<div id="pf235" class="pf w0 h0" data-page-no="235"><div class="pc pc235 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg235.png"/><div class="c x81 y320e w5a h15b"><div class="t m0 xcf h25 y320f ff2 fse fc0 sc0 ls0 ws0">channel (n) input</div><div class="t m0 xf1 h25 y3210 ff2 fse fc0 sc0 ls0 ws339">synchronizer</div><div class="t m0 x17 h25 y3211 ff2 fse fc0 sc0 ls0 ws339">edge</div><div class="t m0 x22 h25 y3212 ff2 fse fc0 sc0 ls0 ws339">detector</div><div class="t m0 xc h25 y3213 ff2 fse fc0 sc0 ls0 ws0">was falling</div><div class="t m0 x1e h25 y3214 ff2 fse fc0 sc0 ls23f ws0">edge selected?</div><div class="t m0 x145 h25 y3215 ff2 fse fc0 sc0 ls0 ws0">was rising</div><div class="t m0 x1e h25 y3216 ff2 fse fc0 sc0 ls0 ws0">edge selected?</div><div class="t m0 x17 h25 y3217 ff2 fse fc0 sc0 ls0 ws0">rising edge</div><div class="t m0 x156 h25 y3218 ff2 fse fc0 sc0 ls0 ws0">falling edge</div><div class="t m0 x1e h25 y3219 ff2 fse fc0 sc0 ls0">0</div><div class="t m0 x10 h25 y321a ff2 fse fc0 sc0 ls0">1</div><div class="t m0 x10 h25 y321b ff2 fse fc0 sc0 ls0">1</div><div class="t m0 x10 h25 y3219 ff2 fse fc0 sc0 ls0">0</div><div class="t m0 x1e h25 y321c ff2 fse fc0 sc0 ls0 ws3ec">0 0</div><div class="t m0 x6 h25 y321d ff2 fse fc0 sc0 ls0 ws339">CnV</div><div class="t m0 x124 h25 y321e ff2 fse fc0 sc0 ls0 ws3ed">D Q</div><div class="t m0 x92 h25 y321f ff2 fse fc0 sc0 ls0 ws339">CLK</div><div class="t m0 x5 h25 y321e ff2 fse fc0 sc0 ls0 ws3ed">D Q</div><div class="t m0 x5f h25 y321f ff2 fse fc0 sc0 ls0 ws339">CLK</div><div class="t m0 x6c h25 y3220 ff2 fse fc0 sc0 ls0 ws0">channel (n) inter<span class="_ _5"></span>rupt</div><div class="t m0 x109 h25 y3221 ff2 fse fc0 sc0 ls0 ws339">CHnIE</div><div class="t m0 x109 h25 y3222 ff2 fse fc0 sc0 ls0 ws339">CHnF</div><div class="t m0 x35 h25 y3223 ff2 fse fc0 sc0 ls0 ws0">timer module clock</div><div class="t m0 x168 h25 y3224 ff2 fse fc0 sc0 ls0 ws0">timer module counter</div></div><div class="t m0 x1c h9 y3225 ff1 fs2 fc0 sc0 ls0 ws0">Figure 31-81. Input capture mode</div><div class="t m0 x9 hf y3226 ff3 fs5 fc0 sc0 ls0 ws0">The CHnF bit is set on the third rising edge of the counter clock after a valid edge occurs</div><div class="t m0 x9 hf y3227 ff3 fs5 fc0 sc0 ls0 ws0">on the channel input.</div><div class="t m0 x9 he y3228 ff1 fs1 fc0 sc0 ls0 ws0">31.4.5<span class="_ _b"> </span>Output Compare Mode</div><div class="t m0 x9 hf y3229 ff3 fs5 fc0 sc0 ls0 ws0">The output compare mode is selected when (CPWMS = 0), and (MSnB:MSnA = 0:1).</div><div class="t m0 x9 hf y322a ff3 fs5 fc0 sc0 ls0 ws0">In output compare mode, the TPM can generate timed pulses with programmable</div><div class="t m0 x9 hf y322b ff3 fs5 fc0 sc0 ls0 ws0">position, polarity, duration, and frequency. When the counter matches the value in the</div><div class="t m0 x9 hf y322c ff3 fs5 fc0 sc0 ls0 ws0">CnV register of an output compare channel, the channel (n) output can be set, cleared, or</div><div class="t m0 x9 hf y322d ff3 fs5 fc0 sc0 ls0">toggled.</div><div class="t m0 x9 hf y322e ff3 fs5 fc0 sc0 ls0 ws0">When a channel is initially configured to output compare mode, the channel output</div><div class="t m0 x9 hf y322f ff3 fs5 fc0 sc0 ls0 ws0">updates with its negated value (logic 0 for set/toggle/pulse high and logic one for clear/</div><div class="t m0 x9 hf y3230 ff3 fs5 fc0 sc0 ls0 ws0">pulse low).</div><div class="t m0 x9 hf y3231 ff3 fs5 fc0 sc0 ls0 ws0">The CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1) at the</div><div class="t m0 x9 hf y3232 ff3 fs5 fc0 sc0 ls0 ws0">channel (n) match (TPM counter = CnV).</div><div class="t m0 x7d h10 y452 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 31 Timer/PWM Module (TPM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>565</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
