xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
design_1_rst_clk_wiz_0_25M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_25M_0/sim/design_1_rst_clk_wiz_0_25M_0.vhd,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
ADD_SUB_Sharing.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c13e/src/ADD_SUB_Sharing.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
ALU.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c13e/src/ALU.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
Controller.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c13e/src/Controller.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
Core.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c13e/src/Core.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
Input_Memory.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c13e/src/Input_Memory.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
Instruction_Memory.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c13e/src/Instruction_Memory.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
receiver.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c13e/src/receiver.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
transmitter.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c13e/src/transmitter.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
Add_IP.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c13e/src/Add_IP.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
design_1_Tiny_CPU_IP_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Tiny_CPU_IP_0_0/sim/design_1_Tiny_CPU_IP_0_0.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../Tiny_CPU.gen/sources_1/bd/design_1/ipshared/7698"
glbl.v,Verilog,xil_defaultlib,glbl.v
