Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/cse/Downloads/send/ass21/test_4bit_isim_beh.exe -prj /home/cse/Downloads/send/ass21/test_4bit_beh.prj work.test_4bit work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/cse/Downloads/send/ass21/fulladder.v" into library work
Analyzing Verilog file "/home/cse/Downloads/send/ass21/ass21.v" into library work
Analyzing Verilog file "/home/cse/Downloads/send/ass21/add4Test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/cse/Downloads/send/ass21/ass21.v" Line 21: Size mismatch in connection of port <carryin>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 94628 KB
Fuse CPU Usage: 1780 ms
Compiling module fulladder
Compiling module eq4
Compiling module test_4bit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/cse/Downloads/send/ass21/test_4bit_isim_beh.exe
Fuse Memory Usage: 392844 KB
Fuse CPU Usage: 1800 ms
GCC CPU Usage: 470 ms
