<xilinx:hls_fe_msgs>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution5/directives.tcl:10:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="matrixmul" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=a complete dim=2" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution5/directives.tcl:11:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="matrixmul" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=b complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution5/directives.tcl:12:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="matrixmul" ARG_PragmaIsValid="1" ARG_PragmaOptions="ap_fifo port=res" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution5/csynth.tcl:15:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="matrixmul" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=matrixmul" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution5/directives.tcl:6:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="matrixmul" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=matrixmul" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution5/directives.tcl:7:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="matrixmul" ARG_PragmaIsValid="1" ARG_PragmaOptions="ap_fifo port=a" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution5/directives.tcl:8:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="matrixmul" ARG_PragmaIsValid="1" ARG_PragmaOptions="ap_fifo port=b" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution5/directives.tcl:9:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="matrixmul" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:59:19" msg_body="Loop 'Product' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="Product"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Unrolling loop 'Product' (../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3">
        <args Factor="3" LoopLoc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:59:19" LoopName="Product"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Applying array_partition to 'a': Complete partitioning on dimension 2.">
        <args Dim="2" Mode="Complete" UOName="a"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Applying array_partition to 'b': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="b"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'a_0'">
        <args Name="a_0"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'a_1'">
        <args Name="a_1"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'a_2'">
        <args Name="a_2"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'b_0'">
        <args Name="b_0"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'b_1'">
        <args Name="b_1"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'b_2'">
        <args Name="b_2"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:52:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'res'">
        <args Name="res"/>
    </msg>
</xilinx:hls_fe_msgs>

