AArch64 LB.RF+ctrlisb-rfi-ctrlisb+addr-rfi-addr
"DpCtrlIsbdW Rfi DpCtrlIsbdW Iffe DpAddrdW Rfi DpAddrdW Rfe"
Cycle=Rfi DpAddrdW Rfe DpCtrlIsbdW Rfi DpCtrlIsbdW Iffe DpAddrdW
Relax=Iffe
Safe=Rfi Rfe DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf
Orig=DpCtrlIsbdW Rfi DpCtrlIsbdW Iffe DpAddrdW Rfi DpAddrdW Rfe
{
0:X1=x; 0:X2=0x1; 0:X3=y; 0:X5=0x14000001; 0:X6=P1:Lself06;
1:X2=0x1; 1:X3=z; 1:X6=x;
}
 P0           | P1                  ;
 LDR W0,[X1]  | Lself06:            ;
 CBNZ W0,LC00 | B L02               ;
 LC00:        | MOV W0,#2           ;
 ISB          | B L03               ;
 STR W2,[X3]  | L02:                ;
 LDR W4,[X3]  | MOV W0,#1           ;
 CBNZ W4,LC01 | L03:                ;
 LC01:        | EOR W1,W0,W0        ;
 ISB          | STR W2,[X3,W1,SXTW] ;
 STR W5,[X6]  | LDR W4,[X3]         ;
              | EOR W5,W4,W4        ;
              | STR W2,[X6,W5,SXTW] ;
exists
(0:X0=0x1 /\ 0:X4=0x1 /\ 1:X0=0x2 /\ 1:X4=0x1)
