"%s: bad pre-trigger offset for %s (%u &gt; %u)\n"	,	L_7
ENOMEM	,	V_50
of_clk_add_provider	,	F_60
clk_register	,	F_43
spin_lock_init	,	F_56
"(%u &gt; %u)\n"	,	L_4
shift	,	V_28
bcm_clk_gate	,	V_12
bcm_clk_div	,	V_8
pre_div	,	V_11
"gate"	,	L_19
bit	,	V_37
hw	,	V_64
selector_exists	,	F_2
hw_sw_sel_bit	,	V_32
__clk_get_hw	,	F_38
ccu	,	V_19
gate_exists	,	F_8
pr_warn	,	F_17
lock	,	V_81
"%s: too many parents (%u &gt; %u)\n"	,	L_31
init	,	V_68
"trigger"	,	L_25
"%s: unrecognized clock type (%d)\n"	,	L_30
clk	,	V_62
bit_posn_valid	,	F_11
"%s: error allocating %u parent selectors\n"	,	L_33
trig	,	V_15
parent_sel	,	V_34
bcm_clk_peri	,	V_9
"%s: multiple parents but no selector for %s\n"	,	L_21
clocks	,	V_38
div_valid	,	F_20
node	,	V_73
clk_requires_trigger	,	F_1
kona_ccu_teardown	,	F_45
__func__	,	V_21
kona_peri_clk_ops	,	V_58
to_kona_clk	,	F_40
"selector"	,	L_20
pr_err	,	F_9
"Broadcom %s setup aborted\n"	,	L_45
GFP_KERNEL	,	V_49
BITS_PER_BYTE	,	V_27
kfree	,	F_19
of_address_to_resource	,	F_53
"%s: bad %s fixed value 0 for %s\n"	,	L_17
flags	,	V_59
"%s: failed to allocate bcm_clk for %s\n"	,	L_36
range	,	V_17
"%s: bad trigger offset for %s (%u &gt; %u)\n"	,	L_6
resource_size_t	,	T_3
kstrdup	,	F_52
bcm_clk_teardown	,	F_36
"%s: address range too large for %s\n"	,	L_41
trigger_clear_exists	,	F_25
list_add_tail	,	F_59
kona_clk_valid	,	F_26
device_node	,	V_75
"gate hw/sw select"	,	L_13
PARENT_COUNT_MAX	,	V_47
"%s: ignoring trigger for %s (not needed)\n"	,	L_27
bitfield_valid	,	F_12
ccu_clks_setup	,	F_51
"%s: error allocating %u parent names\n"	,	L_32
ccu_clks_teardown	,	F_44
kona_ccu_init	,	F_61
sel	,	V_7
"Broadcom %s initialization had errors\n"	,	L_44
"%s: no valid CCU registers found for %s\n"	,	L_40
clk_hw	,	V_63
peri_clk_data	,	V_3
"%s: unable to map CCU registers for %s\n"	,	L_42
bad_count	,	V_42
"(%u needs &gt; %u bits)\n"	,	L_15
i	,	V_44
j	,	V_45
parent_process	,	F_27
num_parents	,	V_54
EINVAL	,	V_48
of_clk_del_provider	,	F_46
s	,	V_22
names	,	V_40
u	,	V_5
width	,	V_29
__init	,	T_2
of_clk_src_onecell_get	,	V_83
kona_dividers_valid	,	F_22
of_node_put	,	F_48
ERR_PTR	,	F_28
orig_count	,	V_43
data	,	V_55
out_free	,	V_66
"divider"	,	L_22
clk_unregister	,	F_39
"%s: bad %s field width 0 for %s\n"	,	L_9
"%s: error processing parent clocks for %s (%d)\n"	,	L_34
status_bit	,	V_30
clk_init_data	,	V_51
clk_num	,	V_69
bit_posn	,	V_24
gate_is_hw_controllable	,	F_15
INIT_LIST_HEAD	,	F_57
bcm_clk	,	V_2
"%s: bad %s for %s (%u + %u &gt; %u)\n"	,	L_10
bcm_clk_type	,	V_65
u32	,	T_1
limit	,	V_18
links	,	V_74
"pre-divider"	,	L_23
U32_MAX	,	V_79
trig_valid	,	F_23
bcm_clk_none	,	V_61
ret	,	V_53
"%s: bad selector for %s "	,	L_14
res	,	V_77
offset	,	V_20
resource	,	V_76
count	,	V_39
gate_valid	,	F_13
sel_valid	,	F_16
max_sel	,	V_33
BAD_CLK_NAME	,	V_46
PTR_ERR	,	F_32
done	,	V_72
ioremap	,	F_55
selector_clear_exists	,	F_18
clk_sel_setup	,	F_30
ops	,	V_56
name	,	V_16
CLK_IGNORE_UNUSED	,	V_60
peri_clk_setup	,	F_35
ccu_data	,	V_57
ccu_list	,	V_82
fixed	,	V_35
peri_clk_teardown	,	F_34
clks	,	V_70
bcm_clk_sel	,	V_6
iounmap	,	F_49
peri_clk_data_valid	,	F_24
frac_width	,	V_36
"%s: bad %s fraction width for %s (%u &gt; %u)\n"	,	L_18
BUG_ON	,	F_6
of_node_get	,	F_58
out_teardown	,	V_67
"gate enable"	,	L_12
clk_sel_teardown	,	F_33
"%s: error adding ccu %s as provider (%d)\n"	,	L_43
kona_clk	,	V_1
"%s: bad %s bit for %s (%u &gt; %u)\n"	,	L_8
"%s: pre-divider but no divider for %s\n"	,	L_24
list_del	,	F_47
"%s: clock data invalid for %s\n"	,	L_37
kzalloc	,	F_42
parent_count	,	V_10
kmalloc	,	F_29
kona_dt_ccu_setup	,	F_50
peri	,	V_4
divider_is_fixed	,	F_4
divider_exists	,	F_3
"gate status"	,	L_11
trigger_exists	,	F_10
en_bit	,	V_31
init_data	,	V_52
gate_is_sw_controllable	,	F_14
kona_clk_teardown	,	F_37
start	,	V_80
clock_name	,	V_26
"%s: unable to allocate CCU struct for %s\n"	,	L_39
kona_clk_setup	,	F_41
"%s: bad divider offset for %s (%u &gt; %u)\n"	,	L_2
pre_trig	,	V_23
"%s: ignoring selector for %s (no parents)\n"	,	L_16
peri_clk_data_offsets_valid	,	F_5
"%s: pre-trigger but no trigger for %s\n"	,	L_28
field_name	,	V_25
"%s: bad selector offset for %s (%u &gt; %u)\n"	,	L_5
"%s: clk %p has null hw pointer\n"	,	L_35
resource_size	,	F_54
parent_names	,	V_41
"%s: error registering clock %s (%ld)\n"	,	L_38
bcm_clk_trig	,	V_14
round_down	,	F_7
"pre-trigger"	,	L_26
gate	,	V_13
divider_has_fraction	,	F_21
"%s: required trigger missing for %s\n"	,	L_29
"%s: bad gate offset for %s (%u &gt; %u)\n"	,	L_1
"%s: bad pre-divider offset for %s "	,	L_3
out_err	,	V_78
IS_ERR	,	F_31
base	,	V_71
