#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000023e7ed27830 .scope module, "alu_tb" "alu_tb" 2 8;
 .timescale -9 -10;
v0000023e7ed7d500_0 .var "DATA1", 31 0;
v0000023e7ed7cba0_0 .var "DATA2", 31 0;
v0000023e7ed7dfa0_0 .net "RESULT", 31 0, v0000023e7ed0b240_0;  1 drivers
v0000023e7ed7cc40_0 .var "SELECT", 4 0;
v0000023e7ed7cce0_0 .var "clk", 0 0;
S_0000023e7ed279c0 .scope module, "uut" "alu" 2 18, 3 9 0, S_0000023e7ed27830;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_0000023e7eccab30 .functor OR 1, L_0000023e7ed7cd80, L_0000023e7ed7ce20, C4<0>, C4<0>;
L_0000023e7ed7fb50 .functor OR 1, L_0000023e7edeba10, L_0000023e7edeaed0, C4<0>, C4<0>;
L_0000023e7ed7fca0 .functor OR 1, L_0000023e7ed7fb50, L_0000023e7edeb510, C4<0>, C4<0>;
L_0000023e7ed7fe60 .functor OR 1, L_0000023e7edeb790, L_0000023e7edea610, C4<0>, C4<0>;
L_0000023e7ed7f4c0 .functor OR 1, L_0000023e7ed7fe60, L_0000023e7edebab0, C4<0>, C4<0>;
L_0000023e7ed7fbc0 .functor OR 1, L_0000023e7edea390, L_0000023e7edebbf0, C4<0>, C4<0>;
L_0000023e7ed7fed0 .functor OR 1, L_0000023e7edeab10, L_0000023e7edebd30, C4<0>, C4<0>;
L_0000023e7ed7f680 .functor OR 1, L_0000023e7ed7fed0, L_0000023e7edea890, C4<0>, C4<0>;
L_0000023e7ed7f1b0 .functor OR 1, L_0000023e7ed7f680, L_0000023e7edead90, C4<0>, C4<0>;
L_0000023e7ed7ff40 .functor OR 1, L_0000023e7edebb50, L_0000023e7edeaf70, C4<0>, C4<0>;
L_0000023e7ed7fc30 .functor OR 1, L_0000023e7ed7ff40, L_0000023e7edeb010, C4<0>, C4<0>;
L_0000023e7ed7f140 .functor OR 1, L_0000023e7ed7fc30, L_0000023e7edea070, C4<0>, C4<0>;
L_0000023e7ed7f6f0 .functor AND 1, L_0000023e7ed7f1b0, L_0000023e7edea930, C4<1>, C4<1>;
L_0000023e7ed7fd80 .functor AND 1, L_0000023e7ed7f1b0, L_0000023e7edeb0b0, C4<1>, C4<1>;
L_0000023e7ed7ffb0 .functor AND 1, L_0000023e7ed7f1b0, L_0000023e7edea6b0, C4<1>, C4<1>;
L_0000023e7ed7f7d0 .functor AND 1, L_0000023e7ed7f140, L_0000023e7edea9d0, C4<1>, C4<1>;
L_0000023e7ed7f920 .functor AND 1, L_0000023e7ed7f140, L_0000023e7ed836a0, C4<1>, C4<1>;
L_0000023e7ed7fae0 .functor AND 1, L_0000023e7ed7f140, L_0000023e7ed83c40, C4<1>, C4<1>;
L_0000023e7ed7f300 .functor AND 1, L_0000023e7ed7f140, L_0000023e7ed82660, C4<1>, C4<1>;
v0000023e7ed0ade0_0 .net/s "DATA1", 31 0, v0000023e7ed7d500_0;  1 drivers
v0000023e7ed0b100_0 .net "DATA2", 31 0, v0000023e7ed7cba0_0;  1 drivers
v0000023e7ed0b240_0 .var "RESULT", 31 0;
v0000023e7ed79120_0 .net "SELECT", 4 0, v0000023e7ed7cc40_0;  1 drivers
L_0000023e7eda2018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed79ee0_0 .net/2u *"_ivl_0", 4 0, L_0000023e7eda2018;  1 drivers
L_0000023e7eda20a8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023e7ed799e0_0 .net/2u *"_ivl_10", 4 0, L_0000023e7eda20a8;  1 drivers
L_0000023e7eda2570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed78900_0 .net/2u *"_ivl_100", 31 0, L_0000023e7eda2570;  1 drivers
L_0000023e7eda25b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed789a0_0 .net/2u *"_ivl_104", 31 0, L_0000023e7eda25b8;  1 drivers
L_0000023e7eda2600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7a5c0_0 .net/2u *"_ivl_108", 31 0, L_0000023e7eda2600;  1 drivers
v0000023e7ed78d60_0 .net *"_ivl_112", 63 0, L_0000023e7edebdd0;  1 drivers
L_0000023e7eda2648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7a340_0 .net *"_ivl_115", 31 0, L_0000023e7eda2648;  1 drivers
v0000023e7ed78f40_0 .net *"_ivl_116", 63 0, L_0000023e7edeb8d0;  1 drivers
L_0000023e7eda2690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed79a80_0 .net *"_ivl_119", 31 0, L_0000023e7eda2690;  1 drivers
v0000023e7ed796c0_0 .net *"_ivl_12", 0 0, L_0000023e7edeba10;  1 drivers
v0000023e7ed79bc0_0 .net *"_ivl_121", 63 0, L_0000023e7edebe70;  1 drivers
L_0000023e7eda26d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed78a40_0 .net/2u *"_ivl_122", 63 0, L_0000023e7eda26d8;  1 drivers
L_0000023e7eda2720 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7a3e0_0 .net/2u *"_ivl_126", 4 0, L_0000023e7eda2720;  1 drivers
v0000023e7ed7a660_0 .net *"_ivl_128", 0 0, L_0000023e7edea930;  1 drivers
v0000023e7ed798a0_0 .net *"_ivl_131", 0 0, L_0000023e7ed7f6f0;  1 drivers
v0000023e7ed7a480_0 .net *"_ivl_133", 0 0, L_0000023e7edea750;  1 drivers
v0000023e7ed7a0c0_0 .net *"_ivl_134", 31 0, L_0000023e7edea570;  1 drivers
v0000023e7ed79f80_0 .net *"_ivl_136", 63 0, L_0000023e7edeac50;  1 drivers
v0000023e7ed79b20_0 .net *"_ivl_139", 0 0, L_0000023e7edebf10;  1 drivers
L_0000023e7eda20f0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0000023e7ed79760_0 .net/2u *"_ivl_14", 4 0, L_0000023e7eda20f0;  1 drivers
v0000023e7ed7a160_0 .net *"_ivl_140", 31 0, L_0000023e7edeb650;  1 drivers
v0000023e7ed79800_0 .net *"_ivl_142", 63 0, L_0000023e7edeabb0;  1 drivers
v0000023e7ed79300_0 .net *"_ivl_145", 63 0, L_0000023e7edeb330;  1 drivers
L_0000023e7eda2768 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed794e0_0 .net/2u *"_ivl_146", 63 0, L_0000023e7eda2768;  1 drivers
L_0000023e7eda27b0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0000023e7ed78cc0_0 .net/2u *"_ivl_150", 4 0, L_0000023e7eda27b0;  1 drivers
v0000023e7ed79260_0 .net *"_ivl_152", 0 0, L_0000023e7edeb0b0;  1 drivers
v0000023e7ed79c60_0 .net *"_ivl_155", 0 0, L_0000023e7ed7fd80;  1 drivers
v0000023e7ed79da0_0 .net *"_ivl_157", 0 0, L_0000023e7edeae30;  1 drivers
v0000023e7ed79620_0 .net *"_ivl_158", 31 0, L_0000023e7edeb150;  1 drivers
v0000023e7ed7a200_0 .net *"_ivl_16", 0 0, L_0000023e7edeaed0;  1 drivers
v0000023e7ed7a7a0_0 .net *"_ivl_160", 63 0, L_0000023e7edea110;  1 drivers
L_0000023e7eda27f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed79d00_0 .net/2u *"_ivl_162", 31 0, L_0000023e7eda27f8;  1 drivers
v0000023e7ed79e40_0 .net *"_ivl_164", 63 0, L_0000023e7edeacf0;  1 drivers
v0000023e7ed79440_0 .net *"_ivl_167", 63 0, L_0000023e7edeb1f0;  1 drivers
L_0000023e7eda2840 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed78fe0_0 .net/2u *"_ivl_168", 63 0, L_0000023e7eda2840;  1 drivers
L_0000023e7eda2888 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0000023e7ed78e00_0 .net/2u *"_ivl_172", 4 0, L_0000023e7eda2888;  1 drivers
v0000023e7ed791c0_0 .net *"_ivl_174", 0 0, L_0000023e7edea6b0;  1 drivers
v0000023e7ed78ae0_0 .net *"_ivl_177", 0 0, L_0000023e7ed7ffb0;  1 drivers
L_0000023e7eda28d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed78b80_0 .net/2u *"_ivl_178", 31 0, L_0000023e7eda28d0;  1 drivers
v0000023e7ed7a020_0 .net *"_ivl_180", 63 0, L_0000023e7edeb6f0;  1 drivers
L_0000023e7eda2918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7a2a0_0 .net/2u *"_ivl_182", 31 0, L_0000023e7eda2918;  1 drivers
v0000023e7ed78c20_0 .net *"_ivl_184", 63 0, L_0000023e7edea250;  1 drivers
v0000023e7ed7a520_0 .net *"_ivl_187", 63 0, L_0000023e7edea2f0;  1 drivers
L_0000023e7eda2960 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7a700_0 .net/2u *"_ivl_188", 63 0, L_0000023e7eda2960;  1 drivers
v0000023e7ed78ea0_0 .net *"_ivl_19", 0 0, L_0000023e7ed7fb50;  1 drivers
L_0000023e7eda29a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed79080_0 .net/2u *"_ivl_192", 31 0, L_0000023e7eda29a8;  1 drivers
v0000023e7ed793a0_0 .net *"_ivl_194", 0 0, L_0000023e7edeb470;  1 drivers
L_0000023e7eda29f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023e7ed79580_0 .net/2u *"_ivl_196", 31 0, L_0000023e7eda29f0;  1 drivers
v0000023e7ed79940_0 .net *"_ivl_2", 0 0, L_0000023e7ed7cd80;  1 drivers
L_0000023e7eda2138 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7ae10_0 .net/2u *"_ivl_20", 4 0, L_0000023e7eda2138;  1 drivers
L_0000023e7eda2a38 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7bdb0_0 .net/2u *"_ivl_200", 4 0, L_0000023e7eda2a38;  1 drivers
v0000023e7ed7b090_0 .net *"_ivl_202", 0 0, L_0000023e7edea9d0;  1 drivers
v0000023e7ed7bb30_0 .net *"_ivl_205", 0 0, L_0000023e7ed7f7d0;  1 drivers
v0000023e7ed7c7b0_0 .net *"_ivl_206", 31 0, L_0000023e7edeb5b0;  1 drivers
L_0000023e7eda2a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7be50_0 .net/2u *"_ivl_208", 31 0, L_0000023e7eda2a80;  1 drivers
L_0000023e7eda2ac8 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7c670_0 .net/2u *"_ivl_212", 4 0, L_0000023e7eda2ac8;  1 drivers
v0000023e7ed7aeb0_0 .net *"_ivl_214", 0 0, L_0000023e7ed836a0;  1 drivers
v0000023e7ed7c350_0 .net *"_ivl_217", 0 0, L_0000023e7ed7f920;  1 drivers
v0000023e7ed7b3b0_0 .net *"_ivl_218", 31 0, L_0000023e7ed82980;  1 drivers
v0000023e7ed7c030_0 .net *"_ivl_22", 0 0, L_0000023e7edeb510;  1 drivers
L_0000023e7eda2b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7c0d0_0 .net/2u *"_ivl_220", 31 0, L_0000023e7eda2b10;  1 drivers
L_0000023e7eda2b58 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7b450_0 .net/2u *"_ivl_224", 4 0, L_0000023e7eda2b58;  1 drivers
v0000023e7ed7b4f0_0 .net *"_ivl_226", 0 0, L_0000023e7ed83c40;  1 drivers
v0000023e7ed7b1d0_0 .net *"_ivl_229", 0 0, L_0000023e7ed7fae0;  1 drivers
v0000023e7ed7c170_0 .net *"_ivl_230", 31 0, L_0000023e7ed83e20;  1 drivers
L_0000023e7eda2ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7ac30_0 .net/2u *"_ivl_232", 31 0, L_0000023e7eda2ba0;  1 drivers
L_0000023e7eda2be8 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7b590_0 .net/2u *"_ivl_236", 4 0, L_0000023e7eda2be8;  1 drivers
v0000023e7ed7c710_0 .net *"_ivl_238", 0 0, L_0000023e7ed82660;  1 drivers
v0000023e7ed7acd0_0 .net *"_ivl_241", 0 0, L_0000023e7ed7f300;  1 drivers
v0000023e7ed7b630_0 .net *"_ivl_242", 31 0, L_0000023e7ed83f60;  1 drivers
L_0000023e7eda2c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7af50_0 .net/2u *"_ivl_244", 31 0, L_0000023e7eda2c30;  1 drivers
L_0000023e7eda2180 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7ad70_0 .net/2u *"_ivl_26", 4 0, L_0000023e7eda2180;  1 drivers
v0000023e7ed7aff0_0 .net *"_ivl_28", 0 0, L_0000023e7edeb790;  1 drivers
L_0000023e7eda21c8 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7b770_0 .net/2u *"_ivl_30", 4 0, L_0000023e7eda21c8;  1 drivers
v0000023e7ed7aaf0_0 .net *"_ivl_32", 0 0, L_0000023e7edea610;  1 drivers
v0000023e7ed7c3f0_0 .net *"_ivl_35", 0 0, L_0000023e7ed7fe60;  1 drivers
L_0000023e7eda2210 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7b950_0 .net/2u *"_ivl_36", 4 0, L_0000023e7eda2210;  1 drivers
v0000023e7ed7c210_0 .net *"_ivl_38", 0 0, L_0000023e7edebab0;  1 drivers
L_0000023e7eda2060 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7bef0_0 .net/2u *"_ivl_4", 4 0, L_0000023e7eda2060;  1 drivers
L_0000023e7eda2258 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7b130_0 .net/2u *"_ivl_42", 4 0, L_0000023e7eda2258;  1 drivers
v0000023e7ed7b270_0 .net *"_ivl_44", 0 0, L_0000023e7edea390;  1 drivers
L_0000023e7eda22a0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7ba90_0 .net/2u *"_ivl_46", 4 0, L_0000023e7eda22a0;  1 drivers
v0000023e7ed7b9f0_0 .net *"_ivl_48", 0 0, L_0000023e7edebbf0;  1 drivers
L_0000023e7eda22e8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7ab90_0 .net/2u *"_ivl_52", 4 0, L_0000023e7eda22e8;  1 drivers
v0000023e7ed7b310_0 .net *"_ivl_54", 0 0, L_0000023e7edeab10;  1 drivers
L_0000023e7eda2330 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7b8b0_0 .net/2u *"_ivl_56", 4 0, L_0000023e7eda2330;  1 drivers
v0000023e7ed7b6d0_0 .net *"_ivl_58", 0 0, L_0000023e7edebd30;  1 drivers
v0000023e7ed7b810_0 .net *"_ivl_6", 0 0, L_0000023e7ed7ce20;  1 drivers
v0000023e7ed7bf90_0 .net *"_ivl_61", 0 0, L_0000023e7ed7fed0;  1 drivers
L_0000023e7eda2378 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7a910_0 .net/2u *"_ivl_62", 4 0, L_0000023e7eda2378;  1 drivers
v0000023e7ed7c530_0 .net *"_ivl_64", 0 0, L_0000023e7edea890;  1 drivers
v0000023e7ed7bbd0_0 .net *"_ivl_67", 0 0, L_0000023e7ed7f680;  1 drivers
L_0000023e7eda23c0 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7c2b0_0 .net/2u *"_ivl_68", 4 0, L_0000023e7eda23c0;  1 drivers
v0000023e7ed7c490_0 .net *"_ivl_70", 0 0, L_0000023e7edead90;  1 drivers
L_0000023e7eda2408 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7bc70_0 .net/2u *"_ivl_74", 4 0, L_0000023e7eda2408;  1 drivers
v0000023e7ed7aa50_0 .net *"_ivl_76", 0 0, L_0000023e7edebb50;  1 drivers
L_0000023e7eda2450 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7bd10_0 .net/2u *"_ivl_78", 4 0, L_0000023e7eda2450;  1 drivers
v0000023e7ed7c5d0_0 .net *"_ivl_80", 0 0, L_0000023e7edeaf70;  1 drivers
v0000023e7ed7a9b0_0 .net *"_ivl_83", 0 0, L_0000023e7ed7ff40;  1 drivers
L_0000023e7eda2498 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7cb00_0 .net/2u *"_ivl_84", 4 0, L_0000023e7eda2498;  1 drivers
v0000023e7ed7ddc0_0 .net *"_ivl_86", 0 0, L_0000023e7edeb010;  1 drivers
v0000023e7ed7e720_0 .net *"_ivl_89", 0 0, L_0000023e7ed7fc30;  1 drivers
L_0000023e7eda24e0 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7e180_0 .net/2u *"_ivl_90", 4 0, L_0000023e7eda24e0;  1 drivers
v0000023e7ed7d3c0_0 .net *"_ivl_92", 0 0, L_0000023e7edea070;  1 drivers
L_0000023e7eda2528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e7ed7dd20_0 .net/2u *"_ivl_96", 31 0, L_0000023e7eda2528;  1 drivers
v0000023e7ed7e040_0 .var "addData", 31 0;
v0000023e7ed7d0a0_0 .var "andData", 31 0;
v0000023e7ed7d320_0 .var "divData", 31 0;
v0000023e7ed7da00_0 .net "div_op1", 31 0, L_0000023e7edeb290;  1 drivers
v0000023e7ed7c920_0 .net "div_op2", 31 0, L_0000023e7edeb970;  1 drivers
v0000023e7ed7c9c0_0 .net/s "div_quotient", 31 0, L_0000023e7edeaa70;  1 drivers
v0000023e7ed7e5e0_0 .net/s "div_remainder", 31 0, L_0000023e7ed834c0;  1 drivers
v0000023e7ed7dc80_0 .var "divuData", 31 0;
v0000023e7ed7d1e0_0 .net "divu_quotient", 31 0, L_0000023e7ed82c00;  1 drivers
v0000023e7ed7e220_0 .net "divu_remainder", 31 0, L_0000023e7ed83d80;  1 drivers
v0000023e7ed7e680_0 .net "do_add_sub", 0 0, L_0000023e7eccab30;  1 drivers
v0000023e7ed7e7c0_0 .net "do_compare", 0 0, L_0000023e7ed7fbc0;  1 drivers
v0000023e7ed7d6e0_0 .net "do_div", 0 0, L_0000023e7ed7f140;  1 drivers
v0000023e7ed7dbe0_0 .net "do_logic", 0 0, L_0000023e7ed7f4c0;  1 drivers
v0000023e7ed7d820_0 .net "do_mul", 0 0, L_0000023e7ed7f1b0;  1 drivers
v0000023e7ed7e0e0_0 .net "do_shifts", 0 0, L_0000023e7ed7fca0;  1 drivers
v0000023e7ed7e2c0_0 .var "mulData", 31 0;
v0000023e7ed7db40_0 .net "mul_op1", 31 0, L_0000023e7edeb830;  1 drivers
v0000023e7ed7d8c0_0 .net "mul_op2", 31 0, L_0000023e7edebc90;  1 drivers
v0000023e7ed7e360_0 .net/s "mul_prod_ss", 63 0, L_0000023e7edea1b0;  1 drivers
v0000023e7ed7d000_0 .var "mulhData", 31 0;
v0000023e7ed7d960_0 .net/s "mulh_prod", 63 0, L_0000023e7edea7f0;  1 drivers
v0000023e7ed7cec0_0 .var "mulhsuData", 31 0;
v0000023e7ed7d640_0 .net/s "mulhsu_prod", 63 0, L_0000023e7edeb3d0;  1 drivers
v0000023e7ed7daa0_0 .var "mulhuData", 31 0;
v0000023e7ed7d460_0 .net "mulhu_prod", 63 0, L_0000023e7edea430;  1 drivers
v0000023e7ed7e400_0 .var "orData", 31 0;
v0000023e7ed7e4a0_0 .var "remData", 31 0;
v0000023e7ed7de60_0 .var "remuData", 31 0;
v0000023e7ed7cf60_0 .net "safe_div_op2", 31 0, L_0000023e7edea4d0;  1 drivers
v0000023e7ed7df00_0 .var "sllData", 31 0;
v0000023e7ed7d5a0_0 .var "sltData", 31 0;
v0000023e7ed7e540_0 .var "sltuData", 31 0;
v0000023e7ed7d780_0 .var "sraData", 31 0;
v0000023e7ed7d140_0 .var "srlData", 31 0;
v0000023e7ed7d280_0 .var "subData", 31 0;
v0000023e7ed7ca60_0 .var "xorData", 31 0;
E_0000023e7ed16e10/0 .event anyedge, v0000023e7ed79120_0, v0000023e7ed7e040_0, v0000023e7ed7d280_0, v0000023e7ed7df00_0;
E_0000023e7ed16e10/1 .event anyedge, v0000023e7ed7d5a0_0, v0000023e7ed7e540_0, v0000023e7ed7ca60_0, v0000023e7ed7d140_0;
E_0000023e7ed16e10/2 .event anyedge, v0000023e7ed7d780_0, v0000023e7ed7e400_0, v0000023e7ed7d0a0_0, v0000023e7ed7e2c0_0;
E_0000023e7ed16e10/3 .event anyedge, v0000023e7ed7d000_0, v0000023e7ed7cec0_0, v0000023e7ed7daa0_0, v0000023e7ed7d320_0;
E_0000023e7ed16e10/4 .event anyedge, v0000023e7ed7dc80_0, v0000023e7ed7e4a0_0, v0000023e7ed7de60_0, v0000023e7ed0b100_0;
E_0000023e7ed16e10 .event/or E_0000023e7ed16e10/0, E_0000023e7ed16e10/1, E_0000023e7ed16e10/2, E_0000023e7ed16e10/3, E_0000023e7ed16e10/4;
E_0000023e7ed16ad0/0 .event anyedge, v0000023e7ed7e680_0, v0000023e7ed79120_0, v0000023e7ed0ade0_0, v0000023e7ed0b100_0;
E_0000023e7ed16ad0/1 .event anyedge, v0000023e7ed7e0e0_0, v0000023e7ed7e7c0_0, v0000023e7ed7dbe0_0, v0000023e7ed7d820_0;
E_0000023e7ed16ad0/2 .event anyedge, v0000023e7ed7e360_0, v0000023e7ed7d960_0, v0000023e7ed7d640_0, v0000023e7ed7d460_0;
E_0000023e7ed16ad0/3 .event anyedge, v0000023e7ed7d6e0_0, v0000023e7ed7c9c0_0, v0000023e7ed7d1e0_0, v0000023e7ed7e5e0_0;
E_0000023e7ed16ad0/4 .event anyedge, v0000023e7ed7e220_0;
E_0000023e7ed16ad0 .event/or E_0000023e7ed16ad0/0, E_0000023e7ed16ad0/1, E_0000023e7ed16ad0/2, E_0000023e7ed16ad0/3, E_0000023e7ed16ad0/4;
L_0000023e7ed7cd80 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2018;
L_0000023e7ed7ce20 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2060;
L_0000023e7edeba10 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda20a8;
L_0000023e7edeaed0 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda20f0;
L_0000023e7edeb510 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2138;
L_0000023e7edeb790 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2180;
L_0000023e7edea610 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda21c8;
L_0000023e7edebab0 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2210;
L_0000023e7edea390 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2258;
L_0000023e7edebbf0 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda22a0;
L_0000023e7edeab10 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda22e8;
L_0000023e7edebd30 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2330;
L_0000023e7edea890 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2378;
L_0000023e7edead90 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda23c0;
L_0000023e7edebb50 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2408;
L_0000023e7edeaf70 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2450;
L_0000023e7edeb010 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2498;
L_0000023e7edea070 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda24e0;
L_0000023e7edeb830 .functor MUXZ 32, L_0000023e7eda2528, v0000023e7ed7d500_0, L_0000023e7ed7f1b0, C4<>;
L_0000023e7edebc90 .functor MUXZ 32, L_0000023e7eda2570, v0000023e7ed7cba0_0, L_0000023e7ed7f1b0, C4<>;
L_0000023e7edeb290 .functor MUXZ 32, L_0000023e7eda25b8, v0000023e7ed7d500_0, L_0000023e7ed7f140, C4<>;
L_0000023e7edeb970 .functor MUXZ 32, L_0000023e7eda2600, v0000023e7ed7cba0_0, L_0000023e7ed7f140, C4<>;
L_0000023e7edebdd0 .concat [ 32 32 0 0], L_0000023e7edeb830, L_0000023e7eda2648;
L_0000023e7edeb8d0 .concat [ 32 32 0 0], L_0000023e7edebc90, L_0000023e7eda2690;
L_0000023e7edebe70 .arith/mult 64, L_0000023e7edebdd0, L_0000023e7edeb8d0;
L_0000023e7edea1b0 .functor MUXZ 64, L_0000023e7eda26d8, L_0000023e7edebe70, L_0000023e7ed7f1b0, C4<>;
L_0000023e7edea930 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2720;
L_0000023e7edea750 .part L_0000023e7edeb830, 31, 1;
LS_0000023e7edea570_0_0 .concat [ 1 1 1 1], L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750;
LS_0000023e7edea570_0_4 .concat [ 1 1 1 1], L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750;
LS_0000023e7edea570_0_8 .concat [ 1 1 1 1], L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750;
LS_0000023e7edea570_0_12 .concat [ 1 1 1 1], L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750;
LS_0000023e7edea570_0_16 .concat [ 1 1 1 1], L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750;
LS_0000023e7edea570_0_20 .concat [ 1 1 1 1], L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750;
LS_0000023e7edea570_0_24 .concat [ 1 1 1 1], L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750;
LS_0000023e7edea570_0_28 .concat [ 1 1 1 1], L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750, L_0000023e7edea750;
LS_0000023e7edea570_1_0 .concat [ 4 4 4 4], LS_0000023e7edea570_0_0, LS_0000023e7edea570_0_4, LS_0000023e7edea570_0_8, LS_0000023e7edea570_0_12;
LS_0000023e7edea570_1_4 .concat [ 4 4 4 4], LS_0000023e7edea570_0_16, LS_0000023e7edea570_0_20, LS_0000023e7edea570_0_24, LS_0000023e7edea570_0_28;
L_0000023e7edea570 .concat [ 16 16 0 0], LS_0000023e7edea570_1_0, LS_0000023e7edea570_1_4;
L_0000023e7edeac50 .concat [ 32 32 0 0], L_0000023e7edeb830, L_0000023e7edea570;
L_0000023e7edebf10 .part L_0000023e7edebc90, 31, 1;
LS_0000023e7edeb650_0_0 .concat [ 1 1 1 1], L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10;
LS_0000023e7edeb650_0_4 .concat [ 1 1 1 1], L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10;
LS_0000023e7edeb650_0_8 .concat [ 1 1 1 1], L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10;
LS_0000023e7edeb650_0_12 .concat [ 1 1 1 1], L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10;
LS_0000023e7edeb650_0_16 .concat [ 1 1 1 1], L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10;
LS_0000023e7edeb650_0_20 .concat [ 1 1 1 1], L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10;
LS_0000023e7edeb650_0_24 .concat [ 1 1 1 1], L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10;
LS_0000023e7edeb650_0_28 .concat [ 1 1 1 1], L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10, L_0000023e7edebf10;
LS_0000023e7edeb650_1_0 .concat [ 4 4 4 4], LS_0000023e7edeb650_0_0, LS_0000023e7edeb650_0_4, LS_0000023e7edeb650_0_8, LS_0000023e7edeb650_0_12;
LS_0000023e7edeb650_1_4 .concat [ 4 4 4 4], LS_0000023e7edeb650_0_16, LS_0000023e7edeb650_0_20, LS_0000023e7edeb650_0_24, LS_0000023e7edeb650_0_28;
L_0000023e7edeb650 .concat [ 16 16 0 0], LS_0000023e7edeb650_1_0, LS_0000023e7edeb650_1_4;
L_0000023e7edeabb0 .concat [ 32 32 0 0], L_0000023e7edebc90, L_0000023e7edeb650;
L_0000023e7edeb330 .arith/mult 64, L_0000023e7edeac50, L_0000023e7edeabb0;
L_0000023e7edea7f0 .functor MUXZ 64, L_0000023e7eda2768, L_0000023e7edeb330, L_0000023e7ed7f6f0, C4<>;
L_0000023e7edeb0b0 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda27b0;
L_0000023e7edeae30 .part L_0000023e7edeb830, 31, 1;
LS_0000023e7edeb150_0_0 .concat [ 1 1 1 1], L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30;
LS_0000023e7edeb150_0_4 .concat [ 1 1 1 1], L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30;
LS_0000023e7edeb150_0_8 .concat [ 1 1 1 1], L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30;
LS_0000023e7edeb150_0_12 .concat [ 1 1 1 1], L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30;
LS_0000023e7edeb150_0_16 .concat [ 1 1 1 1], L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30;
LS_0000023e7edeb150_0_20 .concat [ 1 1 1 1], L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30;
LS_0000023e7edeb150_0_24 .concat [ 1 1 1 1], L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30;
LS_0000023e7edeb150_0_28 .concat [ 1 1 1 1], L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30, L_0000023e7edeae30;
LS_0000023e7edeb150_1_0 .concat [ 4 4 4 4], LS_0000023e7edeb150_0_0, LS_0000023e7edeb150_0_4, LS_0000023e7edeb150_0_8, LS_0000023e7edeb150_0_12;
LS_0000023e7edeb150_1_4 .concat [ 4 4 4 4], LS_0000023e7edeb150_0_16, LS_0000023e7edeb150_0_20, LS_0000023e7edeb150_0_24, LS_0000023e7edeb150_0_28;
L_0000023e7edeb150 .concat [ 16 16 0 0], LS_0000023e7edeb150_1_0, LS_0000023e7edeb150_1_4;
L_0000023e7edea110 .concat [ 32 32 0 0], L_0000023e7edeb830, L_0000023e7edeb150;
L_0000023e7edeacf0 .concat [ 32 32 0 0], L_0000023e7edebc90, L_0000023e7eda27f8;
L_0000023e7edeb1f0 .arith/mult 64, L_0000023e7edea110, L_0000023e7edeacf0;
L_0000023e7edeb3d0 .functor MUXZ 64, L_0000023e7eda2840, L_0000023e7edeb1f0, L_0000023e7ed7fd80, C4<>;
L_0000023e7edea6b0 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2888;
L_0000023e7edeb6f0 .concat [ 32 32 0 0], L_0000023e7edeb830, L_0000023e7eda28d0;
L_0000023e7edea250 .concat [ 32 32 0 0], L_0000023e7edebc90, L_0000023e7eda2918;
L_0000023e7edea2f0 .arith/mult 64, L_0000023e7edeb6f0, L_0000023e7edea250;
L_0000023e7edea430 .functor MUXZ 64, L_0000023e7eda2960, L_0000023e7edea2f0, L_0000023e7ed7ffb0, C4<>;
L_0000023e7edeb470 .cmp/eq 32, L_0000023e7edeb970, L_0000023e7eda29a8;
L_0000023e7edea4d0 .functor MUXZ 32, L_0000023e7edeb970, L_0000023e7eda29f0, L_0000023e7edeb470, C4<>;
L_0000023e7edea9d0 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2a38;
L_0000023e7edeb5b0 .arith/div 32, L_0000023e7edeb290, L_0000023e7edea4d0;
L_0000023e7edeaa70 .functor MUXZ 32, L_0000023e7eda2a80, L_0000023e7edeb5b0, L_0000023e7ed7f7d0, C4<>;
L_0000023e7ed836a0 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2ac8;
L_0000023e7ed82980 .arith/mod 32, L_0000023e7edeb290, L_0000023e7edea4d0;
L_0000023e7ed834c0 .functor MUXZ 32, L_0000023e7eda2b10, L_0000023e7ed82980, L_0000023e7ed7f920, C4<>;
L_0000023e7ed83c40 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2b58;
L_0000023e7ed83e20 .arith/div 32, L_0000023e7edeb290, L_0000023e7edea4d0;
L_0000023e7ed82c00 .functor MUXZ 32, L_0000023e7eda2ba0, L_0000023e7ed83e20, L_0000023e7ed7fae0, C4<>;
L_0000023e7ed82660 .cmp/eq 5, v0000023e7ed7cc40_0, L_0000023e7eda2be8;
L_0000023e7ed83f60 .arith/mod 32, L_0000023e7edeb290, L_0000023e7edea4d0;
L_0000023e7ed83d80 .functor MUXZ 32, L_0000023e7eda2c30, L_0000023e7ed83f60, L_0000023e7ed7f300, C4<>;
    .scope S_0000023e7ed279c0;
T_0 ;
    %wait E_0000023e7ed16ad0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7e040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7d280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7df00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7d140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7d780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7d5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7e540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7e400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7d0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7e2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7d000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7cec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7daa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7d320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7dc80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7e4a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7de60_0, 0, 32;
    %load/vec4 v0000023e7ed7e680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000023e7ed79120_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %add;
    %store/vec4 v0000023e7ed7e040_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %sub;
    %store/vec4 v0000023e7ed7d280_0, 0, 32;
T_0.3 ;
T_0.0 ;
    %load/vec4 v0000023e7ed7e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000023e7ed79120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000023e7ed7df00_0, 0, 32;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000023e7ed7d140_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000023e7ed7d780_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
T_0.4 ;
    %load/vec4 v0000023e7ed7e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0000023e7ed79120_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v0000023e7ed7d5a0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %store/vec4 v0000023e7ed7e540_0, 0, 32;
T_0.13 ;
T_0.10 ;
    %load/vec4 v0000023e7ed7dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %load/vec4 v0000023e7ed79120_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %jmp T_0.23;
T_0.20 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %xor;
    %store/vec4 v0000023e7ed7ca60_0, 0, 32;
    %jmp T_0.23;
T_0.21 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %or;
    %store/vec4 v0000023e7ed7e400_0, 0, 32;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %load/vec4 v0000023e7ed0b100_0;
    %and;
    %store/vec4 v0000023e7ed7d0a0_0, 0, 32;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
T_0.18 ;
    %load/vec4 v0000023e7ed7d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %load/vec4 v0000023e7ed79120_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %jmp T_0.30;
T_0.26 ;
    %load/vec4 v0000023e7ed7e360_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000023e7ed7e2c0_0, 0, 32;
    %jmp T_0.30;
T_0.27 ;
    %load/vec4 v0000023e7ed7d960_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000023e7ed7d000_0, 0, 32;
    %jmp T_0.30;
T_0.28 ;
    %load/vec4 v0000023e7ed7d640_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000023e7ed7cec0_0, 0, 32;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v0000023e7ed7d460_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000023e7ed7daa0_0, 0, 32;
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
T_0.24 ;
    %load/vec4 v0000023e7ed7d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.31, 8;
    %load/vec4 v0000023e7ed79120_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %jmp T_0.37;
T_0.33 ;
    %load/vec4 v0000023e7ed0b100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000023e7ed7d320_0, 0, 32;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.42, 4;
    %load/vec4 v0000023e7ed0b100_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.40, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000023e7ed7d320_0, 0, 32;
    %jmp T_0.41;
T_0.40 ;
    %load/vec4 v0000023e7ed7c9c0_0;
    %store/vec4 v0000023e7ed7d320_0, 0, 32;
T_0.41 ;
T_0.39 ;
    %jmp T_0.37;
T_0.34 ;
    %load/vec4 v0000023e7ed0b100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.43, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000023e7ed7dc80_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0000023e7ed7d1e0_0;
    %store/vec4 v0000023e7ed7dc80_0, 0, 32;
T_0.44 ;
    %jmp T_0.37;
T_0.35 ;
    %load/vec4 v0000023e7ed0b100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.45, 4;
    %load/vec4 v0000023e7ed0ade0_0;
    %store/vec4 v0000023e7ed7e4a0_0, 0, 32;
    %jmp T_0.46;
T_0.45 ;
    %load/vec4 v0000023e7ed0ade0_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.49, 4;
    %load/vec4 v0000023e7ed0b100_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.47, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7e4a0_0, 0, 32;
    %jmp T_0.48;
T_0.47 ;
    %load/vec4 v0000023e7ed7e5e0_0;
    %store/vec4 v0000023e7ed7e4a0_0, 0, 32;
T_0.48 ;
T_0.46 ;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v0000023e7ed0b100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %load/vec4 v0000023e7ed0ade0_0;
    %store/vec4 v0000023e7ed7de60_0, 0, 32;
    %jmp T_0.51;
T_0.50 ;
    %load/vec4 v0000023e7ed7e220_0;
    %store/vec4 v0000023e7ed7de60_0, 0, 32;
T_0.51 ;
    %jmp T_0.37;
T_0.37 ;
    %pop/vec4 1;
T_0.31 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023e7ed279c0;
T_1 ;
    %wait E_0000023e7ed16e10;
    %load/vec4 v0000023e7ed79120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %load/vec4 v0000023e7ed79120_0;
    %parti/s 2, 3, 3;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_1.20, 8;
    %load/vec4 v0000023e7ed0b100_0;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.0 ;
    %load/vec4 v0000023e7ed7e040_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.1 ;
    %load/vec4 v0000023e7ed7d280_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.2 ;
    %load/vec4 v0000023e7ed7df00_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.3 ;
    %load/vec4 v0000023e7ed7d5a0_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.4 ;
    %load/vec4 v0000023e7ed7e540_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.5 ;
    %load/vec4 v0000023e7ed7ca60_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.6 ;
    %load/vec4 v0000023e7ed7d140_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.7 ;
    %load/vec4 v0000023e7ed7d780_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.8 ;
    %load/vec4 v0000023e7ed7e400_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.9 ;
    %load/vec4 v0000023e7ed7d0a0_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.10 ;
    %load/vec4 v0000023e7ed7e2c0_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.11 ;
    %load/vec4 v0000023e7ed7d000_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.12 ;
    %load/vec4 v0000023e7ed7cec0_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.13 ;
    %load/vec4 v0000023e7ed7daa0_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.14 ;
    %load/vec4 v0000023e7ed7d320_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.15 ;
    %load/vec4 v0000023e7ed7dc80_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.16 ;
    %load/vec4 v0000023e7ed7e4a0_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0000023e7ed7de60_0;
    %store/vec4 v0000023e7ed0b240_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023e7ed27830;
T_2 ;
    %delay 50, 0;
    %load/vec4 v0000023e7ed7cce0_0;
    %inv;
    %store/vec4 v0000023e7ed7cce0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023e7ed27830;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e7ed7cce0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 31, 7, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 45 "$display", "FORWARD: DATA1 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 52 "$display", "ADD: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 59 "$display", "SUB: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 66 "$display", "SLL: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 73 "$display", "SLT: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 80 "$display", "SLTU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 87 "$display", "XOR: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 94 "$display", "MUL: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 101 "$display", "DIV: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 108 "$display", "REM: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 115 "$display", "AND: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 122 "$display", "OR: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 129 "$display", "SRL: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 136 "$display", "SRA: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 2684354562, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 2952790019, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 143 "$display", "MULH: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 2147483650, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 150 "$display", "MULHSU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 2147483650, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 157 "$display", "MULHU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 164 "$display", "DIVU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000023e7ed7d500_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000023e7ed7cba0_0, 0, 32;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000023e7ed7cc40_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 171 "$display", "REMU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000023e7ed7d500_0, v0000023e7ed7cba0_0, v0000023e7ed7dfa0_0 {0 0 0};
    %vpi_call 2 174 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
