Analysis & Synthesis report for top_ADCinterface
Sat May 23 23:01:15 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 21. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 22. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 23. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 24. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 25. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 26. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 27. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 28. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 29. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 30. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux
 34. Source assignments for ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 37. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0
 38. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 39. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 40. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 41. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 42. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 43. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 44. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 45. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 46. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 47. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 48. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 49. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 50. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 51. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 52. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 53. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 54. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 55. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo
 56. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 57. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 58. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto
 59. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 60. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller
 61. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 64. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator
 65. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 66. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent
 67. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 68. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo
 69. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter
 72. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 73. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter
 74. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter
 76. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller
 77. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001
 80. Parameter Settings for Inferred Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
 81. altsyncram Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001"
 83. Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 84. Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller"
 85. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter"
 86. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
 87. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter"
 88. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
 89. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
 90. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo"
 91. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent"
 92. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
 93. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator"
 94. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
 95. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 96. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller"
 97. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo"
 98. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
 99. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
100. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
101. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
102. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
103. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
104. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
105. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
106. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
107. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
108. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
109. Post-Synthesis Netlist Statistics for Top Partition
110. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
111. Elapsed Time Per Partition
112. Analysis & Synthesis Messages
113. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 23 23:01:14 2015      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; top_ADCinterface                           ;
; Top-level Entity Name           ; top_ADCinterface                           ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 735                                        ;
; Total pins                      ; 44                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 512                                        ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; top_ADCinterface   ; top_ADCinterface   ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                         ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                       ; Library           ;
+------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ADCinterface_qsys/synthesis/ADCinterface_qsys.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/ADCinterface_qsys.v                                          ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v                         ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v                       ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v             ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                    ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv               ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv    ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv    ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv  ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                    ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv             ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                  ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv     ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                           ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                      ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv                     ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                 ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv                ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v                      ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv         ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv         ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                 ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v               ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v               ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v               ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v               ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv          ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                 ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                        ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v                            ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v                           ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                  ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                   ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                  ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/ADCinterface_qsys/synthesis/submodules/ADCinterface.v                                    ; ADCinterface_qsys ;
; top_ADCinterface.bdf                                                                     ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf                                                                     ;                   ;
; sld_virtual_jtag_basic.v                                                                 ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                            ;                   ;
; sld_jtag_endpoint_adapter.sv                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                                                                        ;                   ;
; altera_std_synchronizer.v                                                                ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                           ;                   ;
; sld_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                         ; work              ;
; db/ip/sldc8f641fe/alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/db/ip/sldc8f641fe/alt_sld_fab.v                                                          ; alt_sld_fab       ;
; db/ip/sldc8f641fe/submodules/alt_sld_fab_ident.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/db/ip/sldc8f641fe/submodules/alt_sld_fab_ident.sv                                        ; alt_sld_fab       ;
; db/ip/sldc8f641fe/submodules/alt_sld_fab_presplit.sv                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/db/ip/sldc8f641fe/submodules/alt_sld_fab_presplit.sv                                     ; alt_sld_fab       ;
; db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd                                   ; alt_sld_fab       ;
; db/ip/sldc8f641fe/submodules/alt_sld_fab_splitter.sv                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/db/ip/sldc8f641fe/submodules/alt_sld_fab_splitter.sv                                     ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                    ;                   ;
; sld_rom_sr.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                      ;                   ;
; altsyncram.tdf                                                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                      ;                   ;
; stratix_ram_block.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                               ;                   ;
; lpm_mux.inc                                                                              ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                         ;                   ;
; lpm_decode.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                      ;                   ;
; aglobal141.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                                                      ;                   ;
; a_rdenreg.inc                                                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                       ;                   ;
; altrom.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                                                          ;                   ;
; altram.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                                                          ;                   ;
; altdpram.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                                                                        ;                   ;
; db/altsyncram_g0n1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/db/altsyncram_g0n1.tdf                                                                   ;                   ;
+------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 545           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 812           ;
;     -- 7 input functions                    ; 10            ;
;     -- 6 input functions                    ; 205           ;
;     -- 5 input functions                    ; 166           ;
;     -- 4 input functions                    ; 140           ;
;     -- <=3 input functions                  ; 291           ;
;                                             ;               ;
; Dedicated logic registers                   ; 735           ;
;                                             ;               ;
; I/O pins                                    ; 44            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 512           ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 412           ;
; Total fan-out                               ; 6051          ;
; Average fan-out                             ; 3.66          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                    ; Library Name      ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; |top_ADCinterface                                                                                   ; 812 (2)           ; 735 (0)      ; 512               ; 0          ; 44   ; 0            ; |top_ADCinterface                                                                                                                                                                                                                                                                                                      ; work              ;
;    |ADCinterface_qsys:inst|                                                                         ; 709 (0)           ; 655 (0)      ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst                                                                                                                                                                                                                                                                               ; ADCinterface_qsys ;
;       |ADCinterface:adcinterface_0|                                                                 ; 75 (75)           ; 121 (121)    ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0                                                                                                                                                                                                                                                   ; ADCinterface_qsys ;
;       |ADCinterface_qsys_master_0:master_0|                                                         ; 536 (0)           ; 442 (0)      ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0                                                                                                                                                                                                                                           ; ADCinterface_qsys ;
;          |altera_avalon_packets_to_master:transacto|                                                ; 185 (0)           ; 124 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                 ; ADCinterface_qsys ;
;             |packets_to_master:p2m|                                                                 ; 185 (185)         ; 124 (124)    ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                           ; ADCinterface_qsys ;
;          |altera_avalon_sc_fifo:fifo|                                                               ; 27 (27)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                ; ADCinterface_qsys ;
;             |altsyncram:mem_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                           ; work              ;
;                |altsyncram_g0n1:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                            ; work              ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                    ; 11 (11)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                     ; ADCinterface_qsys ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                         ; 288 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                          ; ADCinterface_qsys ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                     ; 285 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                        ; ADCinterface_qsys ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                        ; 7 (4)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                            ; ADCinterface_qsys ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                     ; 3 (3)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                ; ADCinterface_qsys ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                  ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                             ; work              ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                  ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                             ; work              ;
;                |altera_jtag_src_crosser:source_crosser|                                             ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                 ; ADCinterface_qsys ;
;                   |altera_jtag_control_signal_crosser:crosser|                                      ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                      ; ADCinterface_qsys ;
;                      |altera_std_synchronizer:synchronizer|                                         ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ; work              ;
;                |altera_jtag_streaming:jtag_streaming|                                               ; 277 (268)         ; 187 (168)    ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                   ; ADCinterface_qsys ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                    ; 5 (5)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                      ; ADCinterface_qsys ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                      ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                        ; ADCinterface_qsys ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                          ; work              ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                 ; work              ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                       ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                         ; work              ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                              ; work              ;
;                |altera_std_synchronizer:synchronizer|                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                   ; work              ;
;             |altera_jtag_sld_node:node|                                                             ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                ; ADCinterface_qsys ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                              ; work              ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                    ; 25 (25)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                     ; ADCinterface_qsys ;
;          |altera_reset_controller:rst_controller|                                                   ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; ADCinterface_qsys ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ; ADCinterface_qsys ;
;       |ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|                                       ; 98 (0)            ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                         ; ADCinterface_qsys ;
;          |altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|                       ; 14 (14)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                      ; ADCinterface_qsys ;
;          |altera_merlin_master_agent:master_0_master_agent|                                         ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                        ; ADCinterface_qsys ;
;          |altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|                            ; 8 (4)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent                                                                                                                                                           ; ADCinterface_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                             ; ADCinterface_qsys ;
;          |altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|                  ; 7 (7)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator                                                                                                                                                 ; ADCinterface_qsys ;
;          |altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|              ; 22 (22)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter                                                                                                                                             ; ADCinterface_qsys ;
;          |altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|              ; 43 (43)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter                                                                                                                                             ; ADCinterface_qsys ;
;       |altera_reset_controller:rst_controller|                                                      ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                        ; ADCinterface_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                             ; ADCinterface_qsys ;
;    |sld_hub:auto_hub|                                                                               ; 101 (1)           ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub                                                                                                                                                                                                                                                                                     ; work              ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 100 (1)           ; 80 (5)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                         ; alt_sld_fab       ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 99 (0)            ; 75 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                         ; alt_sld_fab       ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 99 (64)           ; 75 (47)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                            ; work              ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                    ; work              ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                  ; work              ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------+--------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                      ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                            ; IP Include File        ;
+--------+-----------------------------------+--------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                             ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit               ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric             ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter               ;                        ;
; N/A    ; Qsys                              ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst                                                                                                                                   ; ADCinterface_qsys.qsys ;
; Altera ; altera_jtag_avalon_master         ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0                                                                                               ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                         ; ADCinterface_qsys.qsys ;
; Altera ; channel_adapter                   ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter                                            ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                    ; ADCinterface_qsys.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 100.99.98.97 ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                              ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                         ; ADCinterface_qsys.qsys ;
; Altera ; channel_adapter                   ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter                                            ; ADCinterface_qsys.qsys ;
; Altera ; altera_reset_controller           ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                        ; ADCinterface_qsys.qsys ;
; Altera ; timing_adapter                    ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt                                              ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_mm_interconnect            ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0                                                                             ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_slave_agent         ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent               ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo          ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_width_adapter       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_width_adapter       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_slave_translator    ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux                         ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_master_agent        ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                            ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_master_translator   ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                  ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_router              ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router                           ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_router              ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001                   ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux                         ; ADCinterface_qsys.qsys ;
; Altera ; altera_reset_controller           ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|altera_reset_controller:rst_controller                                                                                            ; ADCinterface_qsys.qsys ;
; Altera ; altera_reset_controller           ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001                                                                                        ; ADCinterface_qsys.qsys ;
+--------+-----------------------------------+--------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                               ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                 ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                    ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                    ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                    ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                    ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                    ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                    ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                    ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]              ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHA_3P5X_PDn                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHA_2X_PDn                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHA_8P5X_PDn                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHB_3P5X_PDn                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHB_2X_PDn                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHB_8P5X_PDn                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|ADC_SDOn                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|ADC_SCLK                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|ADC_CSBn                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHA_EN                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHB_EN                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0..7]                                                           ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[0,1]                                                         ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[34]                                                             ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0]                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                         ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                         ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                         ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                         ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                         ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                         ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                         ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                         ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                         ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                         ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                         ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                         ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                         ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                         ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][74] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][74] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][48]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][74] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][74] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][74] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][49]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][74] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][47]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][73] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][73] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|waitrequest_reset_override                                                            ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][48]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][49]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][47] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][47] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                 ; Merged with ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][74] ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|byteen_reg[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]               ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                           ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]              ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                        ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                        ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                        ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                        ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6           ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7           ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4..31]                                                                                                  ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][34]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][33]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][31]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][28]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][27]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][26]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][25]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][24]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][22]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][21]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][20]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][18]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][17]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][16]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][15]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][14]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][13]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][12]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][11]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[31]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[30]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[29]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[28]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[27]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][35]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[26]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][34]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[25]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[24]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[23]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][31]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[22]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][30]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[21]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][29]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[20]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][28]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[19]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][27]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[18]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][26]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[17]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][25]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[16]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][24]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[15]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][23]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[14]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][22]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[13]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][21]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[12]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][20]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[11]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[10]                                                                   ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][18]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[9]                                                                    ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][17]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[8]                                                                    ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][16]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[7]                                                                    ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][15]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[6]                                                                    ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][14]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[5]                                                                    ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][13]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[4]                                                                    ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][12]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][11]                                                                                 ; Lost fanout                                                                                                                                                            ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]            ; Lost fanout                                                                                                                                                            ;
; Total Number of Removed Registers = 231                                                                                                                                                                                                    ;                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; Stuck at GND                   ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][40],                                                                              ;
;                                                                                                                                                                                                                                ; due to stuck port data_in      ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][39],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][38],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][37],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][36],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][35],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][34],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][33],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][32],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][31],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][30],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][29],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][28],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][27],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][26],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][25],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][24],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][23],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][22],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][21],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][20],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][19],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][18],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][17],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][16],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][15],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][14],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][13],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][12],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][11],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][40],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[31],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][39],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[30],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][38],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[29],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][37],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[28],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][36],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[27],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][35],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[26],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][34],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[25],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][33],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[24],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][32],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[23],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][31],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[22],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][30],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[21],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][29],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[20],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][28],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[19],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][27],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[18],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][26],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[17],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][25],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[16],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][24],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[15],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][23],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[14],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][22],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[13],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][21],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[12],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][20],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[11],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][19],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[10],                                                                ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][18],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[9],                                                                 ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][17],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[8],                                                                 ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][16],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[7],                                                                 ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][15],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[6],                                                                 ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][14],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[5],                                                                 ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][13],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[4],                                                                 ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][12],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][11],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],             ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],             ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],             ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],             ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],             ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],             ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],             ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]              ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts                   ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                                  ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                                   ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                                   ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7],                                                                                                   ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6],                                                                                                   ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5],                                                                                                   ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                    ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                            ; Stuck at GND                   ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][60],                                                                              ;
;                                                                                                                                                                                                                                ; due to stuck port data_in      ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[0],                                                        ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_last_field[34],                                                          ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0],                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[1][60],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][52],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][41],                                                                              ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy   ; Stuck at GND                   ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                                ; due to stuck port clock_enable ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0], ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]   ; Lost Fanouts                   ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],            ;
;                                                                                                                                                                                                                                ;                                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]            ;
;                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 735   ;
; Number of registers using Synchronous Clear  ; 69    ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 386   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 495   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                         ; 12      ;
; ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                       ; 89      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; 214     ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                     ; 4       ;
; ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                        ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                    ; 1       ;
; ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                        ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                               ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                               ; 3       ;
; Total number of inverted registers = 13                                                                                                                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                    ; Megafunction                                                                                    ; Type ;
+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|data_reg[21]                                                                                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[20]                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|data_reg[13]                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|count[1]                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8] ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata[0]                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[3]                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                      ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 16 LEs               ; 1344 LEs               ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led[0]                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                 ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                          ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[8]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[12]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[9]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                         ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                        ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                 ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                 ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                            ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                            ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                            ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                    ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                    ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                            ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                   ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                    ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                    ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                    ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                           ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                           ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 76    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 76    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 76    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ST_DATA_W      ; 75    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 70    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 71    ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 72    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 74    ; Signed Integer                                                                                                                                                ;
; IN_ST_DATA_W                  ; 75    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                                                ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                          ;
; Entity Instance                           ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                                   ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                    ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 655                         ;
;     CLR               ; 119                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 167                         ;
;     ENA CLR           ; 149                         ;
;     ENA CLR SCLR      ; 41                          ;
;     ENA CLR SLD       ; 47                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 26                          ;
;     SCLR              ; 8                           ;
;     plain             ; 84                          ;
; arriav_lcell_comb     ; 711                         ;
;     arith             ; 101                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 96                          ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 2                           ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 601                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 123                         ;
;         5 data inputs ; 146                         ;
;         6 data inputs ; 191                         ;
; boundary_port         ; 73                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.21                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 80                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 101                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 100                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 23                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 92                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.51                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sat May 23 23:00:25 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADCinterface -c top_ADCinterface
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/adcinterface_qsys.v
    Info (12023): Found entity 1: ADCinterface_qsys
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: ADCinterface_qsys_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: ADCinterface_qsys_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0.v
    Info (12023): Found entity 1: ADCinterface_qsys_master_0
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: ADCinterface_qsys_master_0_p2b_adapter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: ADCinterface_qsys_master_0_b2p_adapter
Info (12021): Found 7 design units, including 7 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_timing_adt.sv
    Info (12023): Found entity 1: ADCinterface_qsys_master_0_timing_adt
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface
Info (12021): Found 3 design units, including 3 entities, in source file adcinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser
    Info (12023): Found entity 2: altera_jtag_src_crosser
    Info (12023): Found entity 3: altera_jtag_dc_streaming
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface.v
    Info (12023): Found entity 1: ADCinterface
Info (12021): Found 1 design units, including 1 entities, in source file top_adcinterface.bdf
    Info (12023): Found entity 1: top_ADCinterface
Info (12127): Elaborating entity "top_ADCinterface" for the top level hierarchy
Info (12128): Elaborating entity "ADCinterface_qsys" for hierarchy "ADCinterface_qsys:inst"
Info (12128): Elaborating entity "ADCinterface" for hierarchy "ADCinterface_qsys:inst|ADCinterface:adcinterface_0"
Warning (10036): Verilog HDL or VHDL warning at ADCinterface.v(66): object "mem_null" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(130): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(185): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(186): truncated value with size 8 to match size of target (1)
Warning (10030): Net "mem[9..14]" at ADCinterface.v(62) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ADC_SDIO" at ADCinterface.v(8) has no driver
Info (12128): Elaborating entity "ADCinterface_qsys_master_0" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0"
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12133): Instantiated megafunction "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12133): Instantiated megafunction "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info (12128): Elaborating entity "ADCinterface_qsys_master_0_timing_adt" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt"
Warning (10036): Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info (12128): Elaborating entity "ADCinterface_qsys_master_0_b2p_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter"
Warning (10036): Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ADCinterface_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "ADCinterface_qsys_master_0_p2b_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router_default_decode" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router_001" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_cmd_demux" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_cmd_mux" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_rsp_mux" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADCinterface_qsys:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "adc_interface_adc_csbn" is stuck at VCC
    Warning (13410): Pin "adc_interface_adc_sdio" is stuck at GND
    Warning (13410): Pin "adc_interface_adc_sclk" is stuck at GND
    Warning (13410): Pin "adc_interface_adc_sdon" is stuck at GND
    Warning (13410): Pin "adc_interface_cha_3p5" is stuck at VCC
    Warning (13410): Pin "adc_interface_cha_2x" is stuck at VCC
    Warning (13410): Pin "adc_interface_cha_8p5x" is stuck at VCC
    Warning (13410): Pin "adc_interface_cha_en" is stuck at GND
    Warning (13410): Pin "adc_interface_chb_en" is stuck at GND
    Warning (13410): Pin "adc_interface_chb_3p5x" is stuck at VCC
    Warning (13410): Pin "adc_interface_chb_2x" is stuck at VCC
    Warning (13410): Pin "adc_interface_chb_8p5x" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 178 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/output_files/top_ADCinterface.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "buttonsandswitches_b1"
    Warning (15610): No output dependent on input pin "buttonsandswitches_b2"
    Warning (15610): No output dependent on input pin "buttonsandswitches_sw1"
    Warning (15610): No output dependent on input pin "buttonsandswitches_sw2"
    Warning (15610): No output dependent on input pin "buttonsandswitches_sw3"
Info (21057): Implemented 1241 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 1184 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 750 megabytes
    Info: Processing ended: Sat May 23 23:01:15 2015
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/output_files/top_ADCinterface.map.smsg.


