Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Feb 19 01:22:45 2023
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FilterCircuit_control_sets_placed.rpt
| Design       : FilterCircuit
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             472 |          183 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | FSM_Counter/Counter/forGen[10].FFT_Gen/E[0] | reset_IBUF                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                             | FSM_Counter/Finite_state_machine/Clear |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG |                                             |                                        |               16 |             96 |         6.00 |
|  clk_IBUF_BUFG |                                             | reset_IBUF                             |              178 |            459 |         2.58 |
+----------------+---------------------------------------------+----------------------------------------+------------------+----------------+--------------+


