{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715319534049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715319534050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:38:53 2024 " "Processing started: Fri May 10 14:38:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715319534050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715319534050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off psj -c psj " "Command: quartus_map --read_settings_files=on --write_settings_files=off psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715319534050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715319534451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univexample03291.v 1 1 " "Found 1 design units, including 1 entities, in source file univexample03291.v" { { "Info" "ISGN_ENTITY_NAME" "1 univexample03291 " "Found entity 1: univexample03291" {  } { { "univexample03291.v" "" { Text "C:/altera/projects/psj/univexample03291.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dipsw_int.v 0 0 " "Found 0 design units, including 0 entities, in source file dipsw_int.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psj.v 0 0 " "Found 0 design units, including 0 entities, in source file psj.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/altera/projects/psj/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_display.v 0 0 " "Found 0 design units, including 0 entities, in source file int_display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example0405.v 1 1 " "Found 1 design units, including 1 entities, in source file example0405.v" { { "Info" "ISGN_ENTITY_NAME" "1 example0405 " "Found entity 1: example0405" {  } { { "example0405.v" "" { Text "C:/altera/projects/psj/example0405.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/projects/psj/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_padder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_padder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_padder " "Found entity 1: four_bit_padder" {  } { { "four_bit_padder.v" "" { Text "C:/altera/projects/psj/four_bit_padder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a seg_7.v(2) " "Verilog HDL Declaration information at seg_7.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "seg_7.v" "" { Text "C:/altera/projects/psj/seg_7.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715319534530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.v" "" { Text "C:/altera/projects/psj/seg_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/altera/projects/psj/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/altera/projects/psj/cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7_2.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7_2 " "Found entity 1: seg_7_2" {  } { { "seg_7_2.v" "" { Text "C:/altera/projects/psj/seg_7_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_map.v 1 1 " "Found 1 design units, including 1 entities, in source file input_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_map " "Found entity 1: input_map" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715319534553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715319534553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715319534553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715319534553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7_hex " "Found entity 1: seg_7_hex" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7_2_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7_2_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7_2_5bit " "Found entity 1: seg_7_2_5bit" {  } { { "seg_7_2_5bit.v" "" { Text "C:/altera/projects/psj/seg_7_2_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file five_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_bit_padder " "Found entity 1: five_bit_padder" {  } { { "five_bit_adder.v" "" { Text "C:/altera/projects/psj/five_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/altera/projects/psj/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "C:/altera/projects/psj/binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715319534569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715319534569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a seg_7_2_5bit.v(14) " "Verilog HDL Implicit Net warning at seg_7_2_5bit.v(14): created implicit net for \"a\"" {  } { { "seg_7_2_5bit.v" "" { Text "C:/altera/projects/psj/seg_7_2_5bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715319534569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "input_map " "Elaborating entity \"input_map\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715319534602 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED input_map.v(4) " "Output port \"LED\" at input_map.v(4) has no driver" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715319534603 "|input_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7_2 seg_7_2:S " "Elaborating entity \"seg_7_2\" for hierarchy \"seg_7_2:S\"" {  } { { "input_map.v" "S" { Text "C:/altera/projects/psj/input_map.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715319534612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt seg_7_2:S\|cnt:C1 " "Elaborating entity \"cnt\" for hierarchy \"seg_7_2:S\|cnt:C1\"" {  } { { "seg_7_2.v" "C1" { Text "C:/altera/projects/psj/seg_7_2.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715319534622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 seg_7_2:S\|cnt:C1\|cnt8:U0 " "Elaborating entity \"cnt8\" for hierarchy \"seg_7_2:S\|cnt:C1\|cnt8:U0\"" {  } { { "cnt.v" "U0" { Text "C:/altera/projects/psj/cnt.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715319534625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7_2:S\|seg_7:LSD " "Elaborating entity \"seg_7\" for hierarchy \"seg_7_2:S\|seg_7:LSD\"" {  } { { "seg_7_2.v" "LSD" { Text "C:/altera/projects/psj/seg_7_2.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715319534632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 seg_7_2:S\|mux2to1:M1 " "Elaborating entity \"mux2to1\" for hierarchy \"seg_7_2:S\|mux2to1:M1\"" {  } { { "seg_7_2.v" "M1" { Text "C:/altera/projects/psj/seg_7_2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715319534636 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715319534978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[7\] GND " "Pin \"SEG\[7\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CA\[0\] GND " "Pin \"CA\[0\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|CA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CA\[1\] GND " "Pin \"CA\[1\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|CA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p GND " "Pin \"p\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715319535012 "|input_map|p"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715319535012 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715319535113 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_7_2:S\|cnt:C1\|cnt8:U3\|LessThan0 " "Logic cell \"seg_7_2:S\|cnt:C1\|cnt8:U3\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715319535249 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_7_2:S\|cnt:C1\|cnt8:U2\|LessThan0 " "Logic cell \"seg_7_2:S\|cnt:C1\|cnt8:U2\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715319535249 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_7_2:S\|cnt:C1\|cnt8:U1\|LessThan0 " "Logic cell \"seg_7_2:S\|cnt:C1\|cnt8:U1\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715319535249 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_7_2:S\|cnt:C1\|cnt8:U0\|LessThan0 " "Logic cell \"seg_7_2:S\|cnt:C1\|cnt8:U0\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715319535249 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1715319535249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/projects/psj/output_files/psj.map.smsg " "Generated suppressed messages file C:/altera/projects/psj/output_files/psj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715319535292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715319535378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715319535378 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715319535408 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715319535408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715319535408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715319535408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715319535426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:38:55 2024 " "Processing ended: Fri May 10 14:38:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715319535426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715319535426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715319535426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715319535426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715319536510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715319536510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:38:56 2024 " "Processing started: Fri May 10 14:38:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715319536510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715319536510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off psj -c psj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715319536510 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715319536633 ""}
{ "Info" "0" "" "Project  = psj" {  } {  } 0 0 "Project  = psj" 0 0 "Fitter" 0 0 1715319536633 ""}
{ "Info" "0" "" "Revision = psj" {  } {  } 0 0 "Revision = psj" 0 0 "Fitter" 0 0 1715319536633 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1715319536687 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "psj EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"psj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715319536693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715319536731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715319536731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715319536731 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715319536798 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715319536809 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715319537037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715319537037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715319537037 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715319537037 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715319537039 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715319537039 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715319537039 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715319537039 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715319537039 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715319537039 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715319537040 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "psj.sdc " "Synopsys Design Constraints File file not found: 'psj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715319537454 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715319537454 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715319537456 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715319537456 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715319537457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715319537462 ""}  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715319537462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg_7_2:S\|cnt:C1\|cnt8:U0\|LessThan0  " "Automatically promoted node seg_7_2:S\|cnt:C1\|cnt8:U0\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715319537462 ""}  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_7_2:S|cnt:C1|cnt8:U0|LessThan0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715319537462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg_7_2:S\|cnt:C1\|cnt8:U1\|LessThan0  " "Automatically promoted node seg_7_2:S\|cnt:C1\|cnt8:U1\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715319537462 ""}  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_7_2:S|cnt:C1|cnt8:U1|LessThan0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715319537462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg_7_2:S\|cnt:C1\|cnt8:U2\|LessThan0  " "Automatically promoted node seg_7_2:S\|cnt:C1\|cnt8:U2\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715319537462 ""}  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_7_2:S|cnt:C1|cnt8:U2|LessThan0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715319537462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg_7_2:S\|cnt:C1\|cnt8:U3\|LessThan0  " "Automatically promoted node seg_7_2:S\|cnt:C1\|cnt8:U3\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715319537462 ""}  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_7_2:S|cnt:C1|cnt8:U3|LessThan0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715319537462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715319537710 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715319537710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715319537710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715319537711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715319537711 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715319537711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715319537712 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715319537712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715319537720 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715319537720 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715319537720 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715319537732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715319538415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715319538456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715319538462 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715319538625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715319538625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715319538898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/altera/projects/psj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715319539321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715319539321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715319539598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715319539600 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715319539600 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715319539605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715319539657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715319539796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715319539846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715319540004 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715319540316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/projects/psj/output_files/psj.fit.smsg " "Generated suppressed messages file C:/altera/projects/psj/output_files/psj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715319540588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715319540883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:39:00 2024 " "Processing ended: Fri May 10 14:39:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715319540883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715319540883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715319540883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715319540883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715319541775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715319541775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:39:01 2024 " "Processing started: Fri May 10 14:39:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715319541775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715319541775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off psj -c psj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715319541775 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715319542357 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715319542377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715319542663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:39:02 2024 " "Processing ended: Fri May 10 14:39:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715319542663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715319542663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715319542663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715319542663 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715319543273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715319543762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715319543763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:39:03 2024 " "Processing started: Fri May 10 14:39:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715319543763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715319543763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta psj -c psj " "Command: quartus_sta psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715319543763 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715319543895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715319544069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715319544070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715319544114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715319544114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "psj.sdc " "Synopsys Design Constraints File file not found: 'psj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1715319544309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715319544309 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " "create_clock -period 1.000 -name seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544310 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " "create_clock -period 1.000 -name seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544310 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " "create_clock -period 1.000 -name seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544310 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " "create_clock -period 1.000 -name seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544310 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544310 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544310 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1715319544398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544400 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715319544400 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1715319544408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715319544416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715319544416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.566 " "Worst-case setup slack is -0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566        -0.721 CLOCK  " "   -0.566        -0.721 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565        -0.721 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.565        -0.721 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564        -0.715 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.564        -0.715 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563        -0.714 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.563        -0.714 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285        -0.285 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -0.285        -0.285 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715319544419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.423 " "Worst-case hold slack is -0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423        -0.423 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.423        -0.423 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279        -0.279 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.279        -0.279 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274        -0.274 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.274        -0.274 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081         0.000 CLOCK  " "    0.081         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]  " "    0.454         0.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715319544422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715319544424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715319544426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.461 CLOCK  " "   -3.000        -7.461 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715319544428 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715319544479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1715319544501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1715319544731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544787 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715319544792 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715319544792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.425 " "Worst-case setup slack is -0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425        -0.499 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.425        -0.499 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424        -0.500 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.424        -0.500 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424        -0.498 CLOCK  " "   -0.424        -0.498 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423        -0.497 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.423        -0.497 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160        -0.160 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -0.160        -0.160 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715319544795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.292 " "Worst-case hold slack is -0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292        -0.292 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.292        -0.292 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159        -0.159 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.159        -0.159 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159        -0.159 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.159        -0.159 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 CLOCK  " "    0.164         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]  " "    0.402         0.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715319544798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715319544800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715319544804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.461 CLOCK  " "   -3.000        -7.461 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -1.487        -4.461 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319544808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715319544808 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715319544867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.144 " "Worst-case setup slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144         0.000 CLOCK  " "    0.144         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273         0.000 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]  " "    0.273         0.000 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]  " "    0.313         0.000 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322         0.000 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]  " "    0.322         0.000 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]  " "    0.438         0.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715319545037 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715319545038 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715319545038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.287 " "Worst-case hold slack is -0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287        -0.287 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.287        -0.287 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240        -0.240 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.240        -0.240 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227        -0.227 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.227        -0.227 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097        -0.097 CLOCK  " "   -0.097        -0.097 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]  " "    0.187         0.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715319545041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715319545045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715319545049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -6.195 CLOCK  " "   -3.000        -6.195 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -1.000        -3.000 seg_7_2:S\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -1.000        -3.000 seg_7_2:S\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -1.000        -3.000 seg_7_2:S\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -1.000        -3.000 seg_7_2:S\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715319545052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715319545052 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715319545448 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715319545448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715319545510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:39:05 2024 " "Processing ended: Fri May 10 14:39:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715319545510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715319545510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715319545510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715319545510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715319546446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715319546447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:39:06 2024 " "Processing started: Fri May 10 14:39:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715319546447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715319546447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off psj -c psj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715319546447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_8_1200mv_85c_slow.vo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_8_1200mv_85c_slow.vo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715319546818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_8_1200mv_0c_slow.vo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_8_1200mv_0c_slow.vo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715319546842 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_min_1200mv_0c_fast.vo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_min_1200mv_0c_fast.vo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715319546867 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj.vo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj.vo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715319546891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_8_1200mv_85c_v_slow.sdo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_8_1200mv_85c_v_slow.sdo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715319546911 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_8_1200mv_0c_v_slow.sdo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_8_1200mv_0c_v_slow.sdo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715319546930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_min_1200mv_0c_v_fast.sdo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715319546950 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_v.sdo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_v.sdo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715319546974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4521 " "Peak virtual memory: 4521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715319547011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:39:07 2024 " "Processing ended: Fri May 10 14:39:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715319547011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715319547011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715319547011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715319547011 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715319547645 ""}
