diff -uprN linux-4.4.194/arch/arm/boot/dts/Makefile NUC980-linux-4.4.194/arch/arm/boot/dts/Makefile
--- linux-4.4.194/arch/arm/boot/dts/Makefile	2019-09-20 22:12:54.000000000 -0700
+++ NUC980-linux-4.4.194/arch/arm/boot/dts/Makefile	2019-12-29 19:12:21.000000000 -0800
@@ -777,6 +777,7 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += \
 	mt8127-moose.dtb \
 	mt8135-evbp1.dtb
 dtb-$(CONFIG_ARCH_ZX) += zx296702-ad1.dtb
+dtb-$(CONFIG_ARCH_NUC980) += nuc980-dev-v1.0.dtb
 endif
 
 dtstree		:= $(srctree)/$(src)
diff -uprN linux-4.4.194/arch/arm/boot/dts/nuc980-dev-v1.0.dts NUC980-linux-4.4.194/arch/arm/boot/dts/nuc980-dev-v1.0.dts
--- linux-4.4.194/arch/arm/boot/dts/nuc980-dev-v1.0.dts	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/boot/dts/nuc980-dev-v1.0.dts	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,287 @@
+/*
+ * Device Tree Source for NUC980 DEV board
+ *
+ * Copyright (C) 2018 Nuvoton Technology Corp.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+/dts-v1/;
+/include/ "nuc980.dtsi"
+
+/ {
+	model = "Nuvoton NUC980 DEV V1.0";
+	compatible = "nuvoton,nuc980-dev-v1.0", "nuvoton,nuc980";
+
+	chosen {
+		bootargs = "root=/dev/ram0 console=ttyS0,115200n8 rdinit=/sbin/init mem=64M lpj=744448";
+	};
+
+	apb {
+		uart1: serial@b0071000 {
+			status = "disabled";
+		};
+
+		uart2: serial@b0072000 {
+			status = "disabled";
+		};
+
+		uart3: serial@b0073000 {
+			status = "disabled";
+		};
+
+		uart4: serial@b0074000 {
+			status = "disabled";
+		};
+
+		uart5: serial@b0075000 {
+			status = "disabled";
+		};
+
+		uart6: serial@b0076000 {
+			status = "disabled";
+		};
+
+		uart7: serial@b0077000 {
+			status = "disabled";
+		};
+
+		uart8: serial@b0078000 {
+			status = "disabled";
+		};
+
+		uart9: serial@b0079000 {
+			status = "disabled";
+		};
+
+		can0: can@b00a0000 {
+			status = "disabled";
+		};
+
+		can1: can@b00a1000 {
+			status = "disabled";
+		};
+
+		rtc: rtc@b0041000 {
+			status = "disabled";
+		};
+
+		nadc: nadc@b0043000 {
+			status = "disabled";
+		};
+
+		pwm0: pwm0@b0058000 {
+			status = "disabled";
+		};
+
+		pwm1: pwm1@b0059000 {
+			status = "disabled";
+		};
+
+		qspi0: qspi0@b0060000 {
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			num_cs  = <2>;
+			lsb	 = <0>;
+			txneg   = <1>;
+			rxneg   = <0>;
+			clkpol  = <0>;
+			divider = <4>;
+			sleep   = <0>;
+			txbitlen = <8>;
+			bus_num	= <0>;
+
+			flash: m25p80@0 {
+				compatible = "w25q128";
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0>;
+				spi-max-frequency = <30000000>;
+
+				partition@0 {
+					label = "kernel";
+					reg = <0x00000000 0x0800000>;
+				};
+				partition@1 {
+					label = "rootfs";
+					reg = <0x0800000 0x0800000>;
+				};
+			};
+		};
+
+		spi0: spi0@b0061000 {
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			num_cs  = <2>;
+			lsb	 = <0>;
+			txneg   = <1>;
+			rxneg   = <0>;
+			clkpol  = <0>;
+			divider = <4>;
+			sleep   = <0>;
+			txnum   = <0>;
+			txbitlen = <8>;
+			bus_num	= <1>;
+
+			spidev@0x01 {
+				compatible = "spidev";
+				spi-max-frequency = <30000000>;
+				reg = <0>;
+			};
+		};
+
+		spi1: spi1@b0062000 {
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			num_cs  = <2>;
+			lsb	 = <0>;
+			txneg   = <1>;
+			rxneg   = <0>;
+			clkpol  = <0>;
+			divider = <4>;
+			sleep   = <0>;
+			txnum   = <0>;
+			txbitlen = <8>;
+			bus_num	= <2>;
+
+			spidev@0x01 {
+				compatible = "spidev";
+				spi-max-frequency = <30000000>;
+				reg = <0>;
+			};
+		};
+
+		etimer0: etimer0@b0050000 {
+			status = "disabled";
+		};
+
+		etimer1: etimer1@b0050100 {
+			status = "disabled";
+		};
+
+		etimer2: etimer2@b0051000 {
+			status = "disabled";
+		};
+
+		etimer3: etimer3@b0051100 {
+			status = "disabled";
+		};
+
+		i2c0: i2c0@b0080000 {
+			status = "disabled";
+
+			nau8822: nau8822@1a {
+				compatible = "nuvoton,nau8822";
+				reg = <0x1a> ;
+			};
+		};
+
+		i2c1: i2c1@b0081000 {
+			status = "disabled";
+			pinctrl-0 = <&pinctrl_i2c1_PB>;
+			cap1_nt99141@2a {
+                                compatible = "nuvoton,cap1-nt99141";
+                                reg = <0x2a>;
+                        };
+		};
+
+
+		i2c2: i2c2@b0082000 {
+			status = "disabled";
+			pinctrl-0 = <&pinctrl_i2c2_PB>;
+			cap0_nt99141@2a {
+                                compatible = "nuvoton,cap0-nt99141";
+                                reg = <0x2a>;
+                        };
+		};
+
+	};
+
+	ahb {
+
+		usbh_ehci@b0015000 {
+			status = "okay";
+		};
+		usbh_ohci@b0017000{
+			status = "okay";
+		};
+
+		usbdev@b0016000 {
+			status = "disabled";
+		};
+
+		fmi@b0019000 {
+			compatible = "nuvoton,nuc980-fmi", "nand";
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_nand>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			partition@0x0 {
+				label = "u-boot";
+				reg = <0x00000000 0x0200000>;
+			};
+
+			partition@0x200000 {
+				label = "Kernel";
+				reg = <0x0200000 0x1400000>;
+			};
+
+			partition@0x1600000 {
+				label = "user";
+				reg = <0x1600000 0x6480000>;
+			};
+		};
+
+		sdh@b0018000 {
+			status = "disabled";
+		};
+
+		emac0@b0012000 {
+			status = "okay";
+		};
+		emac1@b0022000 {
+			status = "disabled";
+		};
+		cap0@b0024000 {
+			model = "nt99141";
+			status = "disabled";
+		};
+		cap1@b0014000 {
+			model = "nt99141";
+			status = "disabled";
+		};
+		dma@b0008000 {
+			status = "okay";
+		};
+
+		i2s: i2s@b0020000 {
+			status = "disabled";
+		};
+
+		i2s_pcm: i2s_pcm {
+			status = "disabled";
+		};
+
+		sound {
+			compatible = "nuvoton,nuc980-audio";
+			i2s-controller = <&i2s>;
+			i2s-platform = <&i2s_pcm>;
+			status = "disabled";
+		};
+		ebi: ebi@b0010000 {
+			status = "disabled";
+		};
+	};
+};
diff -uprN linux-4.4.194/arch/arm/boot/dts/nuc980.dtsi NUC980-linux-4.4.194/arch/arm/boot/dts/nuc980.dtsi
--- linux-4.4.194/arch/arm/boot/dts/nuc980.dtsi	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/boot/dts/nuc980.dtsi	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,2026 @@
+/*
+ * Device Tree Source for NUC980
+ *
+ * Copyright (C) 2018 Nuvoton Technology Corp.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+/include/ "skeleton.dtsi"
+
+/ {
+	model = "Nuvoton NUC980 family SoC";
+	compatible = "nuvoton,nuc980";
+	interrupt-parent = <&aic>;
+
+	cpus {
+		#address-cells = <0>;
+		#size-cells = <0>;
+
+		cpu {
+			compatible = "arm,arm926ej-s";
+			device_type = "cpu";
+		};
+	};
+
+	apb {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		aic: interrupt-controller@b0004000 {
+			compatible = "nuvoton,nuc980-aic";
+			reg = <0xb0042000 0x1000>;
+			#interrupt-cells = <3>;
+			interrupt-controller;
+		};
+
+		pinctrl: pinctrl@b0000000 {
+			compatible = "nuvoton,nuc980-pinctrl";
+			status = "okay";
+
+			uart0 {
+				pinctrl_uart0_PF: uart0-PF {
+					nuvoton,pins =
+						<5 0xb 1 0
+						 5 0xc 1 0>;
+				};
+			};
+
+			uart1 {
+				pinctrl_uart1_PF: uart1-PF {
+					nuvoton,pins =
+						<5 7 2 0
+						 5 8 2 0
+						 5 9 2 0
+						 5 0xa 2 0>;
+				};
+
+				pinctrl_uart1_PA: uart1-PA {
+					nuvoton,pins =
+						<0 0 4 0
+						 0 1 4 0>;
+				};
+
+				pinctrl_uart1_PC: uart1-PC {
+					nuvoton,pins =
+						<2 5 7 0
+						 2 6 7 0
+						 2 7 7 0
+						 2 8 7 0>;
+				};
+			};
+
+			uart2 {
+				pinctrl_uart2_PA: uart2-PA {
+					nuvoton,pins =
+						<0 7 2 0
+						 0 8 2 0
+						 0 9 2 0
+						 0 0xa 2 0>;
+				};
+
+				pinctrl_uart2_PG: uart2-PG {
+					nuvoton,pins =
+						<6 0 2 0
+						 6 1 2 0
+						 6 2 2 0
+						 6 3 2 0>;
+				};
+
+				pinctrl_uart2_PD: uart2-PD {
+					nuvoton,pins =
+						<3 6 2 0
+						 3 7 2 0>;
+				};
+
+				pinctrl_uart2_PA_PB: uart2-PA-PB {
+					nuvoton,pins =
+						<0 8 2 0
+						 0 9 2 0
+						 0 0xa 2 0
+						 1 0 2 0>;
+				};
+			};
+
+			uart3 {
+				pinctrl_uart3_PB: uart3-PB {
+					nuvoton,pins =
+						<1 9 1 0
+						 1 0xa 1 0
+						 1 0xb 1 0
+						 1 0xc 1 0>;
+				};
+
+				pinctrl_uart3_PD: uart3-PD {
+					nuvoton,pins =
+						<3 2 2 0
+						 3 3 2 0
+						 3 4 2 0
+						 3 5 2 0>;
+				};
+
+				pinctrl_uart3_PF: uart3-PF {
+					nuvoton,pins =
+						<5 4 5 0
+						 5 5 5 0
+						 5 6 5 0
+						 5 7 5 0>;
+				};
+
+				pinctrl_uart3_PC: uart3-PC {
+					nuvoton,pins =
+						<2 3 5 0
+						 2 4 5 0>;
+				};
+
+				pinctrl_uart3_PB_1: uart3-PB-1 {
+					nuvoton,pins =
+						<1 0xd 5 0
+						 1 0xa 1 0
+						 1 0xb 1 0
+						 1 0xc 1 0>;
+				};
+			};
+
+			uart4 {
+				pinctrl_uart4_PD: uart4-PD {
+					nuvoton,pins =
+						<3 0xc 1 0
+						 3 0xd 1 0
+						 3 0xe 1 0
+						 3 0xf 1 0>;
+				};
+
+				pinctrl_uart4_PE: uart4-PE {
+					nuvoton,pins =
+						<4 0 5 0
+						 4 1 5 0
+						 4 2 5 0
+						 4 3 5 0>;
+				};
+
+				pinctrl_uart4_PC: uart4-PC {
+					nuvoton,pins =
+						<2 9 7 0
+						 2 0xa 7 0>;
+				};
+			};
+
+			uart5 {
+				pinctrl_uart5_PG: uart5-PG {
+					nuvoton,pins =
+						<6 4 2 0
+						 6 5 2 0
+						 6 6 2 0
+						 6 7 2 0>;
+				};
+
+				pinctrl_uart5_PG_1: uart5-PG-1 {
+					nuvoton,pins =
+						<6 0xb 5 0
+						 6 0xc 5 0
+						 6 0xd 5 0
+						 6 0xe 5 0>;
+				};
+
+				pinctrl_uart5_PD: uart5-PD {
+					nuvoton,pins =
+						<3 0 2 0
+						 3 1 2 0>;
+				};
+			};
+
+			uart6 {
+				pinctrl_uart6_PA: uart6-PA {
+					nuvoton,pins =
+						<0 2 1 0
+						 0 3 1 0
+						 0 4 1 0
+						 0 5 1 0>;
+				};
+
+				pinctrl_uart6_PD: uart6-PD {
+					nuvoton,pins =
+						<3 8 2 0
+						 3 9 2 0
+						 3 0xa 2 0
+						 3 0xb 2 0>;
+				};
+
+				pinctrl_uart6_PE: uart6-PE {
+					nuvoton,pins =
+						<4 8 5 0
+						 4 9 5 0>;
+				};
+			};
+
+			uart7 {
+				pinctrl_uart7_PB: uart7-PB {
+					nuvoton,pins =
+						<1 4 5 0
+						 1 5 5 0
+						 1 6 5 0
+						 1 7 5 0>;
+				};
+
+				pinctrl_uart7_PF: uart7-PF {
+					nuvoton,pins =
+						<5 0 5 0
+						 5 1 5 0
+						 5 2 5 0
+						 5 3 5 0>;
+				};
+
+				pinctrl_uart7_PA: uart7-PA {
+					nuvoton,pins =
+						<0 0xd 6 0
+						 0 0xe 6 0>;
+				};
+
+				pinctrl_uart7_PC: uart7-PC {
+					nuvoton,pins =
+						<2 1 4 0
+						 2 2 4 0>;
+				};
+			};
+
+			uart8 {
+				pinctrl_uart8_PA_PG: uart8-PA-PG {
+					nuvoton,pins =
+						<0 0xb 2 0
+						 0 0xc 2 0
+						 6 8 2 0
+						 6 9 2 0>;
+				};
+
+				pinctrl_uart8_PC: uart8-PC {
+					nuvoton,pins =
+						<2 0xc 7 0
+						 2 0xd 7 0
+						 2 0xe 7 0
+						 2 0xf 7 0>;
+				};
+
+				pinctrl_uart8_PB_PC: uart8-PB-PC {
+					nuvoton,pins =
+						<1 8 4 0
+						 2 0 4 0>;
+				};
+			};
+
+			uart9 {
+				pinctrl_uart9_PE: uart9-PE {
+					nuvoton,pins =
+						<4 4 5 0
+						 4 5 5 0
+						 4 6 5 0
+						 4 7 5 0>;
+				};
+
+				pinctrl_uart9_PE_1: uart9-PE-1 {
+					nuvoton,pins =
+						<4 0xa 3 0
+						 4 0xc 3 0>;
+				};
+
+				pinctrl_uart9_PB_PE: uart9-PB-PE {
+					nuvoton,pins =
+						<1 1 7 0
+						 1 2 7 0
+						 1 3 7 0
+						 4 5 5 0>;
+				};
+			};
+
+			can0 {
+				pinctrl_can0_PC: can0-PC {
+					nuvoton,pins =
+						<2 3 7 0
+						 2 4 7 0>;
+				};
+
+				pinctrl_can0_PD: can0-PD {
+					nuvoton,pins =
+						<3 6 4 0
+						 3 7 4 0>;
+				};
+
+				pinctrl_can0_PG: can0-PG {
+					nuvoton,pins =
+						<6 0xb 4 0
+						 6 0xc 4 0>;
+				};
+
+				pinctrl_can0_PE: can0-PE {
+					nuvoton,pins =
+						<4 0 2 0
+						 4 1 2 0>;
+				};
+			};
+
+			can1 {
+				pinctrl_can1_PA: can1-PA {
+					nuvoton,pins =
+						<0 0xd 5 0
+						 0 0xe 5 0>;
+				};
+
+				pinctrl_can1_PD: can1-PD {
+					nuvoton,pins =
+						<3 0xe 4 0
+						 3 0xf 4 0>;
+				};
+
+				pinctrl_can1_PG: can1-PG {
+					nuvoton,pins =
+						<6 0xd 4 0
+						 6 0xe 4 0>;
+				};
+
+				pinctrl_can1_PE: can1-PE {
+					nuvoton,pins =
+						<4 2 2 0
+						 4 3 2 0>;
+				};
+			};
+
+			can2 {
+				pinctrl_can2_PA_PG: can2-PA-PG {
+					nuvoton,pins =
+						<0 0xf 5 0
+						 6 0xa 5 0>;
+				};
+
+				pinctrl_can2_PB: can2-PB {
+					nuvoton,pins =
+						<1 1 4 0
+						 1 3 4 0>;
+				};
+
+				pinctrl_can2_PB_PC: can2-PB-PC {
+					nuvoton,pins =
+						<1 8 3 0
+						 2 0 3 0>;
+				};
+
+				pinctrl_can2_PD: can2-PD {
+					nuvoton,pins =
+						<3 0xc 4 0
+						 3 0xd 4 0>;
+				};
+
+				pinctrl_can2_PE: can2-PE {
+					nuvoton,pins =
+						<4 4 2 0
+						 4 5 2 0>;
+				};
+			};
+
+			can3 {
+				pinctrl_can3_PA: can3-PA {
+					nuvoton,pins =
+						<0 0 7 0
+						 0 1 7 0>;
+				};
+
+				pinctrl_can3_PE: can3-PE {
+					nuvoton,pins =
+						<4 6 2 0
+						 4 7 2 0>;
+				};
+
+				pinctrl_can3_PE_1: can3-PE-1 {
+					nuvoton,pins =
+						<4 0xa 2 0
+						 4 0xc 2 0>;
+				};
+			};
+
+			i2c0 {
+				pinctrl_i2c0_PE: i2c0-PE {
+					nuvoton,pins =
+						<4 0xa 6 0
+						 4 0xc 6 0>;
+				};
+
+				pinctrl_i2c0_PA: i2c0-PA {
+					nuvoton,pins =
+						<0 0 3 0
+						 0 1 3 0>;
+				};
+
+				pinctrl_i2c0_PA_PG: i2c0-PA-PG {
+					nuvoton,pins =
+						<0 0xf 2 0
+						 6 0xa 2 0>;
+				};
+			};
+
+			i2c1 {
+				pinctrl_i2c1_PC: i2c1-PC {
+					nuvoton,pins =
+						<2 3 4 0
+						 2 4 4 0>;
+				};
+
+				pinctrl_i2c1_PB: i2c1-PB {
+					nuvoton,pins =
+						<1 4 2 0
+						 1 6 2 0>;
+				};
+
+				pinctrl_i2c1_PA: i2c1-PA {
+					nuvoton,pins =
+						<0 0xd 2 0
+						 0 0xe 2 0>;
+				};
+			};
+
+			i2c2 {
+				pinctrl_i2c2_PB: i2c2-PB {
+					nuvoton,pins =
+						<1 5 2 0
+						 1 7 2 0>;
+				};
+
+				pinctrl_i2c2_PC_PB: i2c2-PB-PC {
+					nuvoton,pins =
+						<1 8 2 0
+						 2 0 2 0>;
+				};
+			};
+
+			i2c3 {
+				pinctrl_i2c3_PB: i2c3-PB {
+					nuvoton,pins =
+						<1 1 2 0
+						 1 3 2 0>;
+				};
+
+				pinctrl_i2c3_PD: i2c3-PD {
+					nuvoton,pins =
+						<3 0xe 3 0
+						 3 0xf 3 0>;
+				};
+			};
+
+			usbh {
+				pinctrl_usbh_ppwr_ovc: usbh-ppwr-ovc {
+					nuvoton,pins =
+						<4 0xa 1 0
+						 4 0xc 1 0>;
+				};
+				pinctrl_usbh_ppwr: usbh-ppwr {
+					nuvoton,pins =
+						<4 0xc 1 0>;
+				};
+				pinctrl_usbh_ovc: usbh-ovc{
+					nuvoton,pins =
+						<4 0xa 1 0>;
+				};
+			};
+
+			usbh-lite0 {
+				pinctrl_lite0_PB4_PB6: lite0-PB4-PB6 {
+					nuvoton,pins =
+						<1 4 4 0
+						 1 6 4 0>;
+				};
+				pinctrl_lite0_PB5_PB7: lite0-PB5-PB7 {
+					nuvoton,pins =
+						<1 5 4 0
+						 1 7 4 0>;
+				};
+				pinctrl_lite0_PB10_PB9: lite0-PB10-PB9 {
+					nuvoton,pins =
+						<1 0xa 4 0
+						 1 0x9 4 0>;
+				};
+				pinctrl_lite0_PD15_PD14: lite0-PD15-PD14 {
+					nuvoton,pins =
+						<3 0xf 5 0
+						 3 0xe 5 0>;
+				};
+			};
+
+			usbh-lite1 {
+				pinctrl_lite1_PE1_PE0: lite1-PE1-PE0 {
+					nuvoton,pins =
+						<4 1 6 0
+						 4 0 6 0>;
+				};
+				pinctrl_lite1_PF1_PF0: lite1-PF1-PF0 {
+					nuvoton,pins =
+						<5 1 6 0
+						 5 0 6 0>;
+				};
+			};
+
+			usbh-lite2 {
+				pinctrl_lite2_PE3_PE2: lite2-PE3-PE2 {
+					nuvoton,pins =
+						<4 3 6 0
+						 4 2 6 0>;
+				};
+				pinctrl_lite2_PF3_PF2: lite2-PF3-PF2 {
+					nuvoton,pins =
+						<5 3 6 0
+						 5 2 6 0>;
+				};
+			};
+
+			usbh-lite3 {
+				pinctrl_lite3_PE5_PE4: lite3-PE5-PE4 {
+					nuvoton,pins =
+						<4 5 6 0
+						 4 4 6 0>;
+				};
+				pinctrl_lite3_PF5_PF4: lite3-PF5-PF4 {
+					nuvoton,pins =
+						<5 5 6 0
+						 5 4 6 0>;
+				};
+			};
+
+			usbh-lite4 {
+				pinctrl_lite4_PE7_PE6: lite4-PE7-PE6 {
+					nuvoton,pins =
+						<4 7 6 0
+						 4 6 6 0>;
+				};
+				pinctrl_lite4_PF7_PF6: lite4-PF7-PF6 {
+					nuvoton,pins =
+						<5 7 6 0
+						 5 6 6 0>;
+				};
+				pinctrl_lite4_PG10_PA15: lite4-PG10-PA15 {
+					nuvoton,pins =
+						<6 0xa 4 0
+						 0 0xf 4 0>;
+				};
+			};
+
+			usbh-lite5 {
+				pinctrl_lite5_PE9_PE8: lite5-PE9-PE8 {
+					nuvoton,pins =
+						<4 9 6 0
+						 4 8 6 0>;
+				};
+				pinctrl_lite5_PF9_PF8: lite5-PF9-PF8 {
+					nuvoton,pins =
+						<5 9 6 0
+						 5 8 6 0>;
+				};
+				pinctrl_lite5_PA14_PA13: lite5-PA14-PA13 {
+					nuvoton,pins =
+						<0 0xe 4 0
+						 0 0xd 4 0>;
+				};
+				pinctrl_lite5_PB12_PB11: lite5-PB12-PB11 {
+					nuvoton,pins =
+						<1 0xc 4 0
+						 1 0xb 4 0>;
+				};
+			};
+
+			fmi {
+				pinctrl_sd0: sd0 {
+					nuvoton,pins =
+						<2 0xc 6 0
+						 2 5 6 0
+						 2 6 6 0
+						 2 7 6 0
+						 2 8 6 0
+						 2 9 6 0
+						 2 0xa 6 0>;
+				};
+
+				pinctrl_nand: nand {
+					nuvoton,pins =
+						<2 1 3 0
+						 2 2 3 0
+						 2 3 3 0
+						 2 4 3 0
+						 2 5 3 0
+						 2 6 3 0
+						 2 7 3 0
+						 2 8 3 0
+						 2 9 3 0
+						 2 0xa 3 0
+						 2 0xb 3 0
+						 2 0xc 3 0
+						 2 0xd 3 0
+						 2 0xe 3 0
+						 2 0xf 3 0>;
+				};
+			};
+
+			sdh {
+				pinctrl_sdh: sdh {
+					nuvoton,pins =
+						<5 6 2 0
+						 5 0 2 0
+						 5 1 2 0
+						 5 2 2 0
+						 5 3 2 0
+						 5 4 2 0
+						 5 5 2 0>;
+				};
+			};
+
+			usbd {
+				pinctrl_usbd: usbd-vbusvld{
+					nuvoton,pins =
+						<4 0xb 1 0>;
+				};
+			};
+
+
+			emac0 {
+				pinctrl_emac0: emac0 {
+					nuvoton,pins =
+						<4 0 1 0
+						 4 1 1 0
+						 4 2 1 0
+						 4 3 1 0
+						 4 4 1 0
+						 4 5 1 0
+						 4 6 1 0
+						 4 7 1 0
+						 4 8 1 0
+						 4 9 1 0>;
+				};
+			};
+
+			emac1 {
+				pinctrl_emac1: emac1 {
+					nuvoton,pins =
+						<5 0 1 0
+						 5 1 1 0
+						 5 2 1 0
+						 5 3 1 0
+						 5 4 1 0
+						 5 5 1 0
+						 5 6 1 0
+						 5 7 1 0
+						 5 8 1 0
+						 5 9 1 0>;
+				};
+			};
+
+			nadc {
+				pinctrl_nadc: nadc {
+					nuvoton,pins =
+						<1 0x0 0x8 0
+						 //1 0x1 0x8 0
+						 //1 0x2 0x8 0
+						 //1 0x3 0x8 0
+						 //1 0x4 0x8 0
+						 //1 0x5 0x8 0
+						 //1 0x6 0x8 0
+						 //1 0x7 0x8 0
+						>;
+				};
+			};
+
+			qspi0 {
+				pinctrl_qspi0: qspi0 {
+					nuvoton,pins =
+						<3 0x2 0x1 0
+						 3 0x3 0x1 0
+						 3 0x4 0x1 0
+						 3 0x5 0x1 0
+						>;
+				};
+			};
+
+			spi0 {
+				pinctrl_spi0: spi0 {
+					nuvoton,pins =
+						<3 0x8 0x1 0
+						 3 0x9 0x1 0
+						 3 0xA 0x1 0
+						 3 0xB 0x1 0
+						>;
+				};
+			};
+
+			spi1 {
+				pinctrl_spi1: spi1 {
+					nuvoton,pins =
+						<1 0x9 0x5 0
+						 1 0xA 0x5 0
+						 1 0xB 0x5 0
+						 1 0xC 0x5 0
+						>;
+				};
+			};
+
+
+			i2s {
+				pinctrl_i2s_pa: i2s-PA {
+					nuvoton,pins =
+						<0 2 2 0
+						 0 3 2 0
+						 0 4 2 0
+						 0 5 2 0
+						 0 6 2 0 >;
+				};
+
+				pinctrl_i2s_pb: i2s-PB {
+					nuvoton,pins =
+						<1 6 3 0
+						 1 4 3 0
+						 1 7 3 0
+						 1 5 3 0
+						 1 2 3 0 >;
+				};
+			};
+
+			gpio {
+				pinctrl_gpio: gpio-eint {
+					nuvoton,pins =
+						<
+						 //0 0x0 0x5 0	 /* eint0_A0 */
+						 //0 0xD 0x8 0	 /* eint0_A13 */
+
+						 //0 0x1 0x5 0	 /* eint1_A1 */
+						 //0 0xE 0x6 0	 /* eint1_A14 */
+
+						 3 0x0 0x4 0   /* eint2_D0 */
+						 //4 0xA 0x5 0	 /* eint2_E10 */
+						 //1 0x3 0x3 0	 /* eint2_B3 */
+						 //1 0xD 0x2 0	 /* eint2_B13 */
+
+						 //3 0x3 0x4 0   /* eint3_D1 */
+						 //4 0xE 0x5 0	 /* eint3_E12 */
+						 //6 0xF 0x4 0	 /* eint3_G15 */
+						 >;
+				};
+			};
+
+			cap0 {
+				pinctrl_cap0: cap0 {
+					nuvoton,pins =
+						<2 0x3 0x2 0
+						 2 0x4 0x2 0
+						 2 0x5 0x2 0
+						 2 0x6 0x2 0
+						 //2 0x7 0x2 0
+						 2 0x8 0x2 0
+						 2 0x9 0x2 0
+						 2 0xa 0x2 0
+						 2 0xb 0x2 0
+						 2 0xc 0x2 0
+						 2 0xd 0x2 0
+						 2 0xe 0x2 0
+						 2 0xf 0x2 0>;
+				};
+			};
+
+			cap1 {
+				pinctrl_cap1: cap1 {
+					nuvoton,pins =
+						<4 0xc 0x7 0
+						 5 0xa 0x7 0
+						 4 0x0 0x7 0
+						 4 0x1 0x7 0
+						 //4 0xa 0x7 0
+						 4 0x2 0x7 0
+						 4 0x3 0x7 0
+						 4 0x4 0x7 0
+						 4 0x5 0x7 0
+						 4 0x6 0x7 0
+						 4 0x7 0x7 0
+						 4 0x8 0x7 0
+						 4 0x9 0x7 0>;
+				};
+			};
+
+			ebi {
+				pinctrl_ebi0_16bit: ebi-16bit-0 {
+					nuvoton,pins =
+					<
+						 /* nCS0, nRE, nWE */
+						 0 0x9 0x1 0
+						 0 0x8 0x1 0
+						 0 0x7 0x1 0
+						 /* address0~19 */
+						 6 0x0 0x1 0
+						 6 0x1 0x1 0
+						 1 0x2 0x1 0
+						 6 0x3 0x1 0
+						 6 0x6 0x1 0
+						 6 0x7 0x1 0
+						 6 0x8 0x1 0
+						 6 0x9 0x1 0
+						 0 0xc 0x1 0
+						 0 0xb 0x1 0
+						 0 0xa 0x1 0
+						 1 0x8 0x1 0
+						 1 0x0 0x1 0
+						 0 0xd 0x1 0
+						 0 0xe 0x1 0
+						 1 0x7 0x1 0
+						 1 0x5 0x1 0
+						 1 0x1 0x1 0
+						 1 0x3 0x1 0
+						 0 0xf 0x1 0
+						 /* data0~15 */
+						 2 0x0 0x1 0
+						 2 0x1 0x1 0
+						 2 0x2 0x1 0
+						 2 0x3 0x1 0
+						 2 0x4 0x1 0
+						 2 0x5 0x1 0
+						 2 0x6 0x1 0
+						 2 0x7 0x1 0
+						 2 0x8 0x1 0
+						 2 0x9 0x1 0
+						 2 0xa 0x1 0
+						 2 0xb 0x1 0
+						 2 0xc 0x1 0
+						 2 0xd 0x1 0
+						 2 0xe 0x1 0
+						 2 0xf 0x1 0
+						>;
+				};
+				pinctrl_ebi0_8bit: ebi-8bit-0 {
+					nuvoton,pins =
+					<
+						 /* nCS0, nRE, nWE */
+						 0 0x9 0x1 0
+						 0 0x8 0x1 0
+						 0 0x7 0x1 0
+						 /* address0~19 */
+						 6 0x0 0x1 0
+						 6 0x1 0x1 0
+						 1 0x2 0x1 0
+						 6 0x3 0x1 0
+						 6 0x6 0x1 0
+						 6 0x7 0x1 0
+						 6 0x8 0x1 0
+						 6 0x9 0x1 0
+						 0 0xc 0x1 0
+						 0 0xb 0x1 0
+						 0 0xa 0x1 0
+						 1 0x8 0x1 0
+						 1 0x0 0x1 0
+						 0 0xd 0x1 0
+						 0 0xe 0x1 0
+						 1 0x7 0x1 0
+						 1 0x5 0x1 0
+						 1 0x1 0x1 0
+						 1 0x3 0x1 0
+						 0 0xf 0x1 0
+						 /* data0~7 */
+						 2 0x0 0x1 0
+						 2 0x1 0x1 0
+						 2 0x2 0x1 0
+						 2 0x3 0x1 0
+						 2 0x4 0x1 0
+						 2 0x5 0x1 0
+						 2 0x6 0x1 0
+						 2 0x7 0x1 0
+						>;
+				};
+				pinctrl_ebi1_16bit: ebi-16bit-2 {
+					nuvoton,pins =
+					<
+						 /* nCS1, nRE, nWE */
+						 0 0x6 0x1 0
+						 0 0x8 0x1 0
+						 0 0x7 0x1 0
+						 /* address0~19 */
+						 6 0x0 0x1 0
+						 6 0x1 0x1 0
+						 1 0x2 0x1 0
+						 6 0x3 0x1 0
+						 6 0x6 0x1 0
+						 6 0x7 0x1 0
+						 6 0x8 0x1 0
+						 6 0x9 0x1 0
+						 0 0xc 0x1 0
+						 0 0xb 0x1 0
+						 0 0xa 0x1 0
+						 1 0x8 0x1 0
+						 1 0x0 0x1 0
+						 0 0xd 0x1 0
+						 0 0xe 0x1 0
+						 1 0x7 0x1 0
+						 1 0x5 0x1 0
+						 1 0x1 0x1 0
+						 1 0x3 0x1 0
+						 0 0xf 0x1 0
+						 /* data0~15 */
+						 2 0x0 0x1 0
+						 2 0x1 0x1 0
+						 2 0x2 0x1 0
+						 2 0x3 0x1 0
+						 2 0x4 0x1 0
+						 2 0x5 0x1 0
+						 2 0x6 0x1 0
+						 2 0x7 0x1 0
+						 2 0x8 0x1 0
+						 2 0x9 0x1 0
+						 2 0xa 0x1 0
+						 2 0xb 0x1 0
+						 2 0xc 0x1 0
+						 2 0xd 0x1 0
+						 2 0xe 0x1 0
+						 2 0xf 0x1 0
+						>;
+				};
+				pinctrl_ebi1_8bit: ebi-8bit-2 {
+					nuvoton,pins =
+					<
+						 /* nCS1, nRE, nWE */
+						 0 0x6 0x1 0
+						 0 0x8 0x1 0
+						 0 0x7 0x1 0
+						 /* address0~19 */
+						 6 0x0 0x1 0
+						 6 0x1 0x1 0
+						 1 0x2 0x1 0
+						 6 0x3 0x1 0
+						 6 0x6 0x1 0
+						 6 0x7 0x1 0
+						 6 0x8 0x1 0
+						 6 0x9 0x1 0
+						 0 0xc 0x1 0
+						 0 0xb 0x1 0
+						 0 0xa 0x1 0
+						 1 0x8 0x1 0
+						 1 0x0 0x1 0
+						 0 0xd 0x1 0
+						 0 0xe 0x1 0
+						 1 0x7 0x1 0
+						 1 0x5 0x1 0
+						 1 0x1 0x1 0
+						 1 0x3 0x1 0
+						 0 0xf 0x1 0
+						 /* data0~7 */
+						 2 0x0 0x1 0
+						 2 0x1 0x1 0
+						 2 0x2 0x1 0
+						 2 0x3 0x1 0
+						 2 0x4 0x1 0
+						 2 0x5 0x1 0
+						 2 0x6 0x1 0
+						 2 0x7 0x1 0
+						>;
+				};
+				pinctrl_ebi2_16bit: ebi-16bit-4 {
+					nuvoton,pins =
+					<
+						 /* nCS2, nRE, nWE */
+						 0 0x1 0x1 0
+						 0 0x8 0x1 0
+						 0 0x7 0x1 0
+						 /* address0~19 */
+						 6 0x0 0x1 0
+						 6 0x1 0x1 0
+						 1 0x2 0x1 0
+						 6 0x3 0x1 0
+						 6 0x6 0x1 0
+						 6 0x7 0x1 0
+						 6 0x8 0x1 0
+						 6 0x9 0x1 0
+						 0 0xc 0x1 0
+						 0 0xb 0x1 0
+						 0 0xa 0x1 0
+						 1 0x8 0x1 0
+						 1 0x0 0x1 0
+						 0 0xd 0x1 0
+						 0 0xe 0x1 0
+						 1 0x7 0x1 0
+						 1 0x5 0x1 0
+						 1 0x1 0x1 0
+						 1 0x3 0x1 0
+						 0 0xf 0x1 0
+						 /* data0~15 */
+						 2 0x0 0x1 0
+						 2 0x1 0x1 0
+						 2 0x2 0x1 0
+						 2 0x3 0x1 0
+						 2 0x4 0x1 0
+						 2 0x5 0x1 0
+						 2 0x6 0x1 0
+						 2 0x7 0x1 0
+						 2 0x8 0x1 0
+						 2 0x9 0x1 0
+						 2 0xa 0x1 0
+						 2 0xb 0x1 0
+						 2 0xc 0x1 0
+						 2 0xd 0x1 0
+						 2 0xe 0x1 0
+						 2 0xf 0x1 0
+						>;
+				};
+				pinctrl_ebi2_8bit: ebi-8bit-4 {
+					nuvoton,pins =
+					<
+						 /* nCS2, nRE, nWE */
+						 0 0x1 0x1 0
+						 0 0x8 0x1 0
+						 0 0x7 0x1 0
+						 /* address0~19 */
+						 6 0x0 0x1 0
+						 6 0x1 0x1 0
+						 1 0x2 0x1 0
+						 6 0x3 0x1 0
+						 6 0x6 0x1 0
+						 6 0x7 0x1 0
+						 6 0x8 0x1 0
+						 6 0x9 0x1 0
+						 0 0xc 0x1 0
+						 0 0xb 0x1 0
+						 0 0xa 0x1 0
+						 1 0x8 0x1 0
+						 1 0x0 0x1 0
+						 0 0xd 0x1 0
+						 0 0xe 0x1 0
+						 1 0x7 0x1 0
+						 1 0x5 0x1 0
+						 1 0x1 0x1 0
+						 1 0x3 0x1 0
+						 0 0xf 0x1 0
+						 /* data0~7 */
+						 2 0x0 0x1 0
+						 2 0x1 0x1 0
+						 2 0x2 0x1 0
+						 2 0x3 0x1 0
+						 2 0x4 0x1 0
+						 2 0x5 0x1 0
+						 2 0x6 0x1 0
+						 2 0x7 0x1 0
+						>;
+				};
+			};
+
+			etimer0 {
+				pinctrl_etimer0: etimer0 {
+					nuvoton,pins =
+						<0 0x0 0x6 0
+						 1 0x3 0x5 0
+						 1 0x1 0x5 0
+						 //3 0x6 0x3 0
+						 //2 0x0 0x7 0
+						 //1 0x8 0x7 0
+						 //5 0x0 0x3 0
+						 //1 0x9 0x3 0
+						 //1 0xA 0x3 0
+						>;
+				};
+			};
+
+			etimer1 {
+				pinctrl_etimer1: etimer1 {
+					nuvoton,pins =
+						<0 0x1 0x6 0
+						 0 0xE 0x3 0
+						 0 0xD 0x3 0
+						 //3 0x7 0x3 0
+						 //3 0x0 0x3 0
+						 //3 0x1 0x3 0
+						 //5 0x1 0x3 0
+						 //6 0xB 0x3 0
+						 //5 0x9 0x3 0
+						 //0 0x1 0x6 0
+						 //5 0x8 0x3 0
+						 //6 0xC 0x3 0
+						>;
+				};
+			};
+
+			etimer2 {
+				pinctrl_etimer2: etimer2 {
+					nuvoton,pins =
+						<0 0x2 0x6 0
+						 0 0xA 0x3 0
+						 0 0x9 0x3 0
+						 //3 0x8 0x3 0
+						 //1 0xC 0x3 0
+						 //1 0xB 0x3 0
+						 //5 0x2 0x3 0
+						 //3 0xC 0x2 0
+						 //3 0xD 0x2 0
+						>;
+				};
+			};
+
+			etimer3 {
+				pinctrl_etimer3: etimer3 {
+					nuvoton,pins =
+						<0 0x3 0x6 0
+						 0 0x8 0x3 0
+						 0 0x7 0x3 0
+						 //3 0x9 0x3 0
+						 //3 0xE 0x2 0
+						 //3 0xF 0x2 0
+						 //5 0x3 0x3 0
+						 //3 0xE 0x2 0
+						 //3 0xF 0x2 0
+						>;
+				};
+			};
+
+			pwm00 {
+				pinctrl_pwm00: pwm00 {
+					nuvoton,pins =
+						<6 0x0 0x6 0>;
+				};
+			};
+
+			pwm01 {
+				pinctrl_pwm01: pwm01 {
+					nuvoton,pins =
+						<6 0x1 0x6 0>;
+				};
+			};
+
+			pwm02 {
+				pinctrl_pwm02: pwm02 {
+					nuvoton,pins =
+						<6 0x2 0x6 0>;
+				};
+			};
+
+			pwm03 {
+				pinctrl_pwm03: pwm03 {
+					nuvoton,pins =
+						<6 0x3 0x6 0>;
+				};
+			};
+
+			pwm10 {
+				pinctrl_pwm10: pwm10 {
+					nuvoton,pins =
+						<1 0xC 0x2 0>;
+				};
+			};
+
+			pwm11 {
+				pinctrl_pwm11: pwm11 {
+					nuvoton,pins =
+						<1 0xB 0x2 0>;
+				};
+			};
+
+			pwm12 {
+				pinctrl_pwm12: pwm12 {
+					nuvoton,pins =
+						<1 0xA 0x2 0>;
+				};
+			};
+
+			pwm13 {
+				pinctrl_pwm13: pwm13 {
+					nuvoton,pins =
+						<1 0x9 0x2 0>;
+				};
+			};
+
+
+			sc0 {
+				pinctrl_sc0_PA: sc0-PA {
+					nuvoton,pins =
+						<0 2 3 0
+						 0 3 3 0
+						 0 4 3 0
+						 0 5 3 0
+						 0 6 3 0>;
+				};
+				pinctrl_sc0_PC: sc0-PC {
+					nuvoton,pins =
+						<2 0xB 4 0
+						 2 0xC 4 0
+						 2 0xD 4 0
+						 2 0xE 4 0
+						 2 0xF 4 0>;
+				};
+			};
+			scuart0 {
+				pinctrl_scuart0_PA: scuart0-PA {
+					nuvoton,pins =
+						<0 4 3 0
+						 0 5 3 0>;
+				};
+				pinctrl_scuart0_PC: scuart0-PC {
+					nuvoton,pins =
+						<2 0xC 4 0
+						 2 0xD 4 0>;
+				};
+			};
+			sc1 {
+				pinctrl_sc1_PC: sc1-PC {
+					nuvoton,pins =
+						<2 6 4 0
+						 2 7 4 0
+						 2 8 4 0
+						 2 9 4 0
+						 2 0xA 4 0>;
+				};
+				pinctrl_sc1_PF: sc1-PF {
+					nuvoton,pins =
+						<5 0 4 0
+						 5 1 4 0
+						 5 2 4 0
+						 5 3 4 0
+						 5 4 4 0>;
+				};
+			};
+			scuart1 {
+				pinctrl_scuart1_PC: scuart1-PC {
+					nuvoton,pins =
+						<2 7 4 0
+						 2 8 4 0>;
+				};
+				pinctrl_scuart1_PF: scuart1-PF {
+					nuvoton,pins =
+						<5 1 4 0
+						 5 2 4 0>;
+				};
+			};
+
+		};	/* end of pinctrl */
+
+		uart0: serial@b0070000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0070000 0x1000>;
+			interrupts = <36 4 1>;
+			port-number = <0>;
+			map-addr = <0xf0070000>;
+			pinctrl-names = "default";
+			pdma-enable = <0>;
+			pinctrl-0 = <&pinctrl_uart0_PF>;
+			status = "okay";
+		};
+
+		uart1: serial@b0071000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0071000 0x1000>;
+			interrupts = <37 4 1>;
+			port-number = <1>;
+			map-addr = <0xf0071000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart1_PA>;
+			pdma-enable = <0>;
+			status = "disabled";
+		};
+
+		uart2: serial@b0072000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0072000 0x1000>;
+			interrupts = <38 4 1>;
+			port-number = <2>;
+			map-addr = <0xf0072000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart2_PA>;
+			pdma-enable = <0>;
+			status = "disabled";
+		};
+
+		uart3: serial@b0073000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0073000 0x1000>;
+			interrupts = <43 4 1>;
+			port-number = <3>;
+			map-addr = <0xf0073000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart3_PB>;
+			pdma-enable = <0>;
+			status = "disabled";
+		};
+
+		uart4: serial@b0074000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0074000 0x1000>;
+			interrupts = <39 4 1>;
+			port-number = <4>;
+			map-addr = <0xf0074000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart4_PD>;
+			pdma-enable = <0>;
+			status = "disabled";
+		};
+
+		uart5: serial@b0075000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0075000 0x1000>;
+			interrupts = <44 4 1>;
+			port-number = <5>;
+			map-addr = <0xf0075000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart5_PG>;
+			pdma-enable = <0>;
+			status = "disabled";
+		};
+
+		uart6: serial@b0076000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0076000 0x1000>;
+			interrupts = <40 4 1>;
+			port-number = <6>;
+			map-addr = <0xf0076000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart6_PA>;
+			pdma-enable = <0>;
+			status = "disabled";
+		};
+
+		uart7: serial@b0077000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0077000 0x1000>;
+			interrupts = <45 4 1>;
+			port-number = <7>;
+			map-addr = <0xf0077000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart7_PB>;
+			pdma-enable = <0>;
+			status = "disabled";
+		};
+
+		uart8: serial@b0078000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0078000 0x1000>;
+			interrupts = <41 4 1>;
+			port-number = <8>;
+			map-addr = <0xf0078000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart8_PA_PG>;
+			status = "disabled";
+		};
+
+		uart9: serial@b0079000 {
+			compatible = "nuvoton,nuc980-uart";
+			reg = <0xb0079000 0x1000>;
+			interrupts = <46 4 1>;
+			port-number = <9>;
+			map-addr = <0xf0079000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart9_PE>;
+			pdma-enable = <0>;
+			status = "disabled";
+		};
+
+		can0: can@b00a0000 {
+			compatible = "nuvoton,nuc980-can0";
+			reg = <0xb00a0000 0x1000>;
+			interrupts = <58 4 1>;
+			map-addr = <0xf00a0000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_can0_PC>;
+			status = "disabled";
+		};
+
+		can1: can@b00a1000 {
+			compatible = "nuvoton,nuc980-can1";
+			reg = <0xb00a1000 0x1000>;
+			interrupts = <59 4 1>;
+			map-addr = <0xf00a1000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_can1_PD>;
+			status = "disabled";
+		};
+
+		can2: can@b00a2000 {
+			compatible = "nuvoton,nuc980-can2";
+			reg = <0xb00a2000 0x1000>;
+			interrupts = <62 4 1>;
+			map-addr = <0xf00a2000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_can2_PD>;
+			status = "disabled";
+		};
+
+		can3: can@b00a3000 {
+			compatible = "nuvoton,nuc980-can3";
+			reg = <0xb00a3000 0x1000>;
+			interrupts = <42 4 1>;
+			map-addr = <0xf00a3000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_can3_PA>;
+			status = "disabled";
+		};
+
+		rtc: rtc@b0041000 {
+			compatible = "nuvoton,nuc980-rtc";
+			reg = <0xb0041000 0x1000>;
+			interrupts = <15 4 1>;
+			map-addr = <0xf0041000>;
+			status = "disabled";
+		};
+
+		  wdt: wdt@b0004000 {
+			  compatible = "nuvoton,nuc980-wdt";
+			  reg = <0xb0004000 0x100>;
+			  interrupts = <1 4 1>;
+			  map-addr = <0xf0004000>;
+			  status = "disabled";
+		  };
+
+		  wwdt: wdt@b0004100 {
+			  compatible = "nuvoton,nuc980-wwdt";
+			  reg = <0xb0004100 0x100>;
+			  interrupts = <2 4 1>;
+			  map-addr = <0xf0004100>;
+			  status = "disabled";
+		  };
+
+/*****
+		i2c_gpio@0 {
+			compatible = "i2c-gpio";
+			gpios = <&gpio 0x21 0
+				&gpio 0x20 0
+				>;
+			i2c-gpio,delay-us = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "disabled";
+			nt99141@2a {
+				compatible = "nt99141";
+				reg = <0x2a>;
+			};
+			nt99050@21 {
+				compatible = "nt99050";
+				reg = <0x21>;
+			};
+			ov7725@21 {
+				compatible = "ov7725";
+				reg = <0x21>;
+			};
+			ov5640@3c {
+				compatible = "ov5640";
+				reg = <0x3c>;
+			};
+			tw9912@44 {
+				compatible = "tw9912";
+				reg = <0x44>;
+			};
+		};
+***/
+
+		gpio: gpio@b0004000 {
+			compatible = "nuvoton,nuc980-gpio";
+			reg = <0xb0004000 0x1000>;
+			interrupts = <57 4 1>;
+			port-number = <0>;
+			map-addr = <0xf0004000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_gpio>;
+			#gpio-cells = <2>;
+			gpio-controller;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+
+			/* eintX-config : */
+			/* 1st: 0(Disable)/1(Enable) */
+			/* 2nd: 0(PA0)/1(PA13) */
+			/* 3rd: 0(both)/1(rasing)/2(falling)/3(heigh level)/4(low level) */
+			eint0-config = <0 0 0>;
+
+			/* 1st: 0(Disable)/1(Enable) */
+			/* 2nd: 0(PA1)/1(PA14) */
+			/* 3rd: 0(both)/1(rasing)/2(falling)/3(heigh level)/4(low level) */
+			eint1-config = <0 0 0>;
+
+			/* 1st: 0(Disable)/1(Enable) */
+			/* 2nd: 0(PD0)/1(PE10)/2(PB3)/3(PB13) */
+			/* 3rd: 0(both)/1(rasing)/2(falling)/3(heigh level)/4(low level) */
+			eint2-config = <0 2 0>;
+
+			/* 1st: 0(Disable)/1(Enable) */
+			/* 2nd: 0(PD1)/1(PE12)/2(PG15) */
+			/* 3rd: 0(both)/1(rasing)/2(falling)/3(heigh level)/4(low level) */
+			eint3-config = <0 2 0>;
+			status = "okay";
+		};
+
+		nadc: nadc@b0043000 {
+			compatible = "nuvoton,nuc980-nadc";
+			reg = <0xb0043000 0x100>;
+			interrupts = <18 4 1>;
+			map-addr = <0xf0043000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_nadc>;
+			status = "disabled";
+		};
+
+		qspi0: qspi0@b0060000 {
+			compatible = "nuvoton,nuc980-qspi0";
+			reg = <0xb0060000 0x1000>;
+			interrupts = <51 4 1>;
+			map-addr = <0xf0060000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_qspi0>;
+			status = "disabled";
+		};
+
+		spi0: spi0@b0061000 {
+			compatible = "nuvoton,nuc980-spi0";
+			reg = <0xb0061000 0x1000>;
+			interrupts = <52 4 1>;
+			map-addr = <0xf0061000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_spi0>;
+			status = "disabled";
+		};
+
+		spi1: spi1@b0062000 {
+			compatible = "nuvoton,nuc980-spi1";
+			reg = <0xb0062000 0x1000>;
+			interrupts = <50 4 1>;
+			map-addr = <0xf0062000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_spi1>;
+			status = "disabled";
+		};
+
+		i2c0: i2c0@b0080000 {
+			compatible = "nuvoton,nuc980-i2c0";
+			reg = <0xb0080000 0x1000>;
+			interrupts = <53 4 1>;
+			map-addr = <0xf0080000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_i2c0_PA>;
+			bus_num = <0>;
+			bus_freq = <100000>;
+			status = "disabled";
+
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		i2c1: i2c1@b0081000 {
+			compatible = "nuvoton,nuc980-i2c1";
+			reg = <0xb0081000 0x1000>;
+			interrupts = <54 4 1>;
+			map-addr = <0xf0081000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_i2c1_PB>;
+			bus_num = <1>;
+			bus_freq = <100000>;
+			status = "disabled";
+
+			#address-cells = <1>;
+			#size-cells = <0>;
+			/*
+			cap1_nt99141@2a {
+				compatible = "nuvoton,cap1-nt99141";
+				reg = <0x2a>;
+			};
+			cap1_nt99050@21 {
+				compatible = "nuvoton,cap1-nt99050";
+				reg = <0x21>;
+			};
+			cap1_ov7725@21 {
+				compatible = "nuvoton,cap1-ov7725";
+				reg = <0x21>;
+			};
+			cap1_ov5640@3c {
+				compatible = "nuvoton,cap1-ov5640";
+				reg = <0x3c>;
+			};
+			cap1_tw9912@44 {
+				compatible = "nuvoton,cap1-tw9912";
+				reg = <0x44>;
+			};
+                        cap1_gc0308@21 {
+                                compatible = "nuvoton,cap1-gc0308";
+                                reg = <0x21>;
+                        };
+			*/
+		};
+
+		i2c2: i2c2@b0082000 {
+			compatible = "nuvoton,nuc980-i2c2";
+			reg = <0xb0082000 0x1000>;
+			interrupts = <47 4 1>;
+			map-addr = <0xf0082000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_i2c2_PB>;
+			bus_num = <2>;
+			bus_freq = <100000>;
+			status = "disabled";
+
+			#address-cells = <1>;
+			#size-cells = <0>;
+			/*
+			cap0_nt99141@2a {
+				compatible = "nuvoton,cap0-nt99141";
+				reg = <0x2a>;
+			};
+			cap0_nt99050@21 {
+				compatible = "nuvoton,cap0-nt99050";
+				reg = <0x21>;
+			};
+			cap0_ov7725@21 {
+				compatible = "nuvoton,cap0-ov7725";
+				reg = <0x21>;
+			};
+			cap0_ov5640@3c {
+				compatible = "nuvoton,cap0-ov5640";
+				reg = <0x3c>;
+			};
+			cap0_tw9912@44 {
+				compatible = "nuvoton,cap0-tw9912";
+				reg = <0x44>;
+			};
+                        cap0_gc0308@21 {
+                                compatible = "nuvoton,cap0-gc0308";
+                                reg = <0x21>;
+                        };
+			*/
+		};
+
+		i2c3: i2c3@b0083000 {
+			compatible = "nuvoton,nuc980-i2c3";
+			reg = <0xb0083000 0x1000>;
+			interrupts = <48 4 1>;
+			map-addr = <0xf0083000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_i2c3_PB>;
+			bus_num = <3>;
+			bus_freq = <100000>;
+			status = "disabled";
+		};
+
+		etimer0: etimer0@b0050000 {
+			compatible = "nuvoton,nuc980-timer";
+			reg = <0xb0050000 0x100>;
+			interrupts = <16 4 1>;
+			port-number = <0>;
+			map-addr = <0xf0050000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_etimer0>;
+			status = "disabled";
+		};
+
+		etimer1: etimer1@b0050100 {
+			compatible = "nuvoton,nuc980-timer";
+			reg = <0xb0050100 0x100>;
+			interrupts = <17 4 1>;
+			port-number = <1>;
+			map-addr = <0xf0050100>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_etimer1>;
+			status = "disabled";
+		};
+
+		etimer2: etimer2@b0051000 {
+			compatible = "nuvoton,nuc980-timer";
+			reg = <0xb0051000 0x100>;
+			interrupts = <30 4 1>;
+			port-number = <2>;
+			map-addr = <0xf0051000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_etimer2>;
+			status = "disabled";
+		};
+
+		etimer3: etimer3@b0051100 {
+			compatible = "nuvoton,nuc980-timer";
+			reg = <0xb0051100 0x100>;
+			interrupts = <31 4 1>;
+			port-number = <3>;
+			map-addr = <0xf0051100>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_etimer3>;
+			status = "disabled";
+		};
+
+		pwm00: pwm00@b0058000 {
+			compatible = "nuvoton,nuc980-pwm0";
+			reg = <0xb0058000 0x100>;
+			interrupts = <60 4 1>;
+			id = <0>;
+			map-addr = <0xf0058000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_pwm00>;
+			status = "disabled";
+		};
+
+		pwm01: pwm01@b0058000 {
+			compatible = "nuvoton,nuc980-pwm0";
+			reg = <0xb0058000 0x100>;
+			interrupts = <60 4 1>;
+			id = <1>;
+			map-addr = <0xf0058000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_pwm01>;
+			status = "disabled";
+		};
+
+		pwm02: pwm02@b0058000 {
+			compatible = "nuvoton,nuc980-pwm0";
+			reg = <0xb0058000 0x100>;
+			interrupts = <60 4 1>;
+			id = <2>;
+			map-addr = <0xf0058000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_pwm02>;
+			status = "disabled";
+		};
+
+		pwm03: pwm03@b0058000 {
+			compatible = "nuvoton,nuc980-pwm0";
+			reg = <0xb0058000 0x100>;
+			interrupts = <60 4 1>;
+			id = <3>;
+			map-addr = <0xf0058000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_pwm03>;
+			status = "disabled";
+		};
+
+		pwm10: pwm10@b0059000 {
+			compatible = "nuvoton,nuc980-pwm1";
+			reg = <0xb0059000 0x100>;
+			interrupts = <61 4 1>;
+			id = <4>;
+			map-addr = <0xf0059000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_pwm10>;
+			status = "disabled";
+		};
+
+		pwm11: pwm11@b0059000 {
+			compatible = "nuvoton,nuc980-pwm1";
+			reg = <0xb0059000 0x100>;
+			interrupts = <61 4 1>;
+			id = <5>;
+			map-addr = <0xf0059000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_pwm11>;
+			status = "disabled";
+		};
+
+		pwm12: pwm12@b0059000 {
+			compatible = "nuvoton,nuc980-pwm1";
+			reg = <0xb0059000 0x100>;
+			interrupts = <61 4 1>;
+			id = <6>;
+			map-addr = <0xf0059000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_pwm12>;
+			status = "disabled";
+		};
+
+		pwm13: pwm13@b0059000 {
+			compatible = "nuvoton,nuc980-pwm1";
+			reg = <0xb0059000 0x100>;
+			interrupts = <61 4 1>;
+			id = <7>;
+			map-addr = <0xf0059000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_pwm13>;
+			status = "disabled";
+		};
+
+		sc0: sc@b0090000 {
+			compatible = "nuvoton,nuc980-sc";
+			reg = <0xb0090000 0x400>;
+			interrupts = <55 4 1>;
+			map-addr = <0xf0090000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_sc0_PA>;
+			cdlvl = <0>;	// H(0), L(1), N(2)
+			pwrinv = <0>;
+			port-number = <0>;
+			status = "disabled";
+		};
+		sc1: sc@b0091000 {
+			compatible = "nuvoton,nuc980-sc";
+			reg = <0xb0091000 0x400>;
+			interrupts = <56 4 1>;
+			map-addr = <0xf0091000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_sc1_PF>;
+			cdlvl = <0>;	// H(0), L(1), N(2)
+			pwrinv = <0>;
+			port-number = <1>;
+			status = "disabled";
+		};
+		scuart0: serial@b0090000 {
+			compatible = "nuvoton,nuc980-scuart";
+			reg = <0xb0090000 0x400>;
+			interrupts = <55 4 1>;
+			map-addr = <0xf0090000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_scuart0_PA>;
+			port-number = <0>;
+			status = "disabled";
+		};
+		scuart1: serial@b0091000 {
+			compatible = "nuvoton,nuc980-scuart";
+			reg = <0xb0091000 0x400>;
+			interrupts = <56 4 1>;
+			map-addr = <0xf0091000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_scuart1_PC>;
+			port-number = <1>;
+			status = "disabled";
+		};
+
+	};	/* end of apb */
+
+	ahb {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		usbdev@b0016000 {
+			compatible = "nuvoton,nuc980-usbdev";
+			reg = <0xb0016000 0x1000>;
+			interrupts = <29 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_usbd>;
+			status = "disabled";
+		};
+
+		sdh@b0018000 {
+			compatible = "nuvoton,nuc980-sdh";
+			reg = <0xb0018000 0x1000>;
+			interrupts = <27 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_sdh>;
+			status = "disabled";
+		};
+
+		fmi@b0019000 {
+			compatible = "nuvoton,nuc980-fmi";
+			reg = <0xb0019000 0x1000>;
+			interrupts = <28 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_sd0>;
+			status = "disabled";
+		};
+
+		usbh_ehci@b0015000 {
+			compatible = "nuvoton,nuc980-ehci", "usbh-ehci";
+			reg = <0xb0015000 0x1000>;
+			interrupts = <23 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_usbh_ppwr_ovc>;
+			ov_active = <0>;				 /* over-current active level, 1: active high; 0: active low */
+			status = "okay";
+		};
+
+		usbh_ohci@b0017000{
+			compatible = "nuvoton,nuc980-ohci", "usbh-ohci";
+			reg = <0xb0017000 0x1000>;
+			interrupts = <24 4 1>;
+			ov_active = <0>;				 /* over-current active level, 1: active high; 0: active low */
+			status = "okay";
+		};
+
+		usbh_lite0@b0017000{
+			compatible = "nuvoton,nuc980-usbh-lite0", "usbh-ohci";
+			reg = <0xb0017000 0x1000>;
+			interrupts = <24 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_lite0_PB10_PB9>;
+			status = "disabled";
+		};
+
+		usbh_lite1@b0017000{
+			compatible = "nuvoton,nuc980-usbh-lite1", "usbh-ohci";
+			reg = <0xb0017000 0x1000>;
+			interrupts = <24 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_lite1_PE1_PE0>;
+			status = "disabled";
+		};
+
+		usbh_lite2@b0017000{
+			compatible = "nuvoton,nuc980-usbh-lite2", "usbh-ohci";
+			reg = <0xb0017000 0x1000>;
+			interrupts = <24 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_lite2_PE3_PE2>;
+			status = "disabled";
+		};
+
+		usbh_lite3@b0017000{
+			compatible = "nuvoton,nuc980-usbh-lite3", "usbh-ohci";
+			reg = <0xb0017000 0x1000>;
+			interrupts = <24 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_lite3_PE5_PE4>;
+			status = "disabled";
+		};
+
+		usbh_lite4@b0017000{
+			compatible = "nuvoton,nuc980-usbh-lite4", "usbh-ohci";
+			reg = <0xb0017000 0x1000>;
+			interrupts = <24 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_lite4_PE7_PE6>;
+			status = "disabled";
+		};
+
+		usbh_lite5@b0017000{
+			compatible = "nuvoton,nuc980-usbh-lite5", "usbh-ohci";
+			reg = <0xb0017000 0x1000>;
+			interrupts = <24 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_lite5_PE9_PE8>;
+			status = "disabled";
+		};
+
+		crypto@b001c000{
+			compatible = "nuvoton,nuc980-crypto";
+			reg = <0xb001c000 0x1000>;
+			interrupts = <35 4 1>;
+			status = "okay";
+		};
+
+		crypto_raw {                                 /* Important note! Must also enable crypto@b001c000 */
+			compatible = "nuvoton,nuc980-crypto-raw";
+			status = "okay";
+		};
+
+		crypto_prng {                                /* Important note! Must also enable crypto@b001c000 */
+			compatible = "nuvoton,nuvoton-rng";
+			status = "okay";
+		};
+
+		emac0@b0012000 {
+			compatible = "nuvoton,nuc980-emac0";
+			reg = <0xb0012000 0x1000>;
+			interrupts = <21 4 1>, <19 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_emac0>;
+			status = "okay";
+		};
+
+		emac1@b0022000 {
+			compatible = "nuvoton,nuc980-emac1";
+			reg = <0xb0022000 0x1000>;
+			interrupts = <22 4 1>, <20 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_emac1>;
+			status = "disabled";
+		};
+
+		cap0@b0024000 {
+			compatible = "nuvoton,nuc980-cap0";
+			reg = <0xb0024000 0x1000>;
+			interrupts = <14 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_cap0>;
+			status = "disabled";
+			frequency = <24000000>;
+			model = "nt99050";      /*Support ov7725, nt99141, nt99050, ov5640, tw9912 or gc0308 */
+		};
+		cap1@b0014000 {
+			compatible = "nuvoton,nuc980-cap1";
+			reg = <0xb0014000 0x1000>;
+			interrupts = <33 4 1>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_cap1>;
+			status = "disabled";
+			frequency = <24000000>;
+			model = "nt99050";      /*Support ov7725, nt99141, nt99050, ov5640, tw9912 or gc0308 */
+		};
+
+		dma@b0008000 {
+			compatible = "nuvoton,nuc980-dma";
+			reg = <0xb0008000 0x2000>;
+			interrupts = <25 4 1>, <26 4 1>;
+			status = "disabled";
+		};
+
+		ebi@b0010000 {
+			compatible = "nuvoton,nuc980-ebi";
+			reg = <0xb0010000 0x1000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_ebi0_16bit>;
+			status = "disabled";
+		};
+
+		i2s: i2s@b0020000 {
+			compatible = "nuvoton,nuc980-audio-i2s";
+			reg = <0xb0020000 0x100>;
+			interrupts = <12 4 1>;
+			map-addr = <0xf0020000>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_i2s_pa>;
+			status = "disabled";
+		};
+
+		i2s_pcm {
+			compatible = "nuvoton,nuc980-audio-pcm";
+			status = "disabled";
+		};
+
+	};	/* end of ahb */
+};
diff -uprN linux-4.4.194/arch/arm/boot/dts/nuc980-eth2uart.dts NUC980-linux-4.4.194/arch/arm/boot/dts/nuc980-eth2uart.dts
--- linux-4.4.194/arch/arm/boot/dts/nuc980-eth2uart.dts	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/boot/dts/nuc980-eth2uart.dts	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,299 @@
+/*
+ * Device Tree Source for NUC980 DEV board
+ *
+ * Copyright (C) 2018 Nuvoton Technology Corp.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+/dts-v1/;
+/include/ "nuc980.dtsi"
+
+/ {
+	model = "Nuvoton NUC980 DEV V1.0";
+	compatible = "nuvoton,nuc980-dev-v1.0", "nuvoton,nuc980";
+
+	chosen {
+		bootargs = "root=/dev/ram0 console=ttyS0,115200n8 rdinit=/sbin/init mem=64M lpj=744448";
+	};
+
+	apb {
+		uart1: serial@b0071000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart1_PA>;
+			pdma-enable = <1>;
+			status = "okay";
+		};
+
+		uart2: serial@b0072000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart2_PA>;
+			pdma-enable = <1>;
+			status = "okay";
+		};
+
+		uart3: serial@b0073000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart3_PC>;
+			pdma-enable = <1>;
+			status = "okay";
+		};
+
+		uart4: serial@b0074000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart4_PD>;
+			pdma-enable = <1>;
+			status = "okay";
+		};
+
+		uart5: serial@b0075000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart5_PG_1>;
+			pdma-enable = <1>;
+			status = "okay";
+		};
+
+		uart6: serial@b0076000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart6_PA>;
+			pdma-enable = <1>;
+			status = "okay";
+		};
+
+		uart7: serial@b0077000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart7_PB>;
+			pdma-enable = <1>;
+			status = "okay";
+		};
+
+		uart8: serial@b0078000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart8_PA>;
+			pdma-enable = <1>;
+			status = "okay";
+		};
+
+		uart9: serial@b0079000 {
+			status = "disabled";
+		};
+
+		can0: can@b00a0000 {
+			status = "disabled";
+		};
+
+		can1: can@b00a1000 {
+			status = "disabled";
+		};
+
+		rtc: rtc@b0041000 {
+			status = "disabled";
+		};
+
+		nadc: nadc@b0043000 {
+			status = "disabled";
+		};
+
+		pwm0: pwm0@b0058000 {
+			status = "disabled";
+		};
+
+		pwm1: pwm1@b0059000 {
+			status = "disabled";
+		};
+
+		qspi0: qspi0@b0060000 {
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			num_cs  = <2>;
+			lsb	 = <0>;
+			txneg   = <1>;
+			rxneg   = <0>;
+			divider = <4>;
+			sleep   = <0>;
+			txnum   = <0>;
+			txbitlen = <8>;
+			bus_num	= <0>;
+
+			flash: m25p80@0 {
+				compatible = "w25q128";
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0>;
+				spi-max-frequency = <12000000>;
+
+				partition@0 {
+					label = "kernel";
+					reg = <0x00000000 0x0800000>;
+				};
+				partition@1 {
+					label = "rootfs";
+					reg = <0x0800000 0x0800000>;
+				};
+			};
+		};
+
+		spi0: spi0@b0061000 {
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			num_cs  = <2>;
+			lsb	 = <0>;
+			txneg   = <1>;
+			rxneg   = <0>;
+			divider = <4>;
+			sleep   = <0>;
+			txnum   = <0>;
+			txbitlen = <8>;
+			bus_num	= <1>;
+
+			spidev@0x01 {
+				compatible = "spidev";
+				spi-max-frequency = <30000000>;
+				reg = <0>;
+			};
+		};
+
+		spi1: spi1@b0062000 {
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			num_cs  = <2>;
+			lsb	 = <0>;
+			txneg   = <1>;
+			rxneg   = <0>;
+			divider = <4>;
+			sleep   = <0>;
+			txnum   = <0>;
+			txbitlen = <8>;
+			bus_num	= <1>;
+
+			spidev@0x01 {
+				compatible = "spidev";
+				spi-max-frequency = <30000000>;
+				reg = <0>;
+			};
+		};
+
+		etimer0: etimer0@b0050000 {
+			status = "disabled";
+		};
+
+		etimer1: etimer1@b0050100 {
+			status = "disabled";
+		};
+
+		etimer2: etimer2@b0051000 {
+			status = "disabled";
+		};
+
+		etimer3: etimer3@b0051100 {
+			status = "disabled";
+		};
+
+		i2c0: i2c0@b0080000 {
+			status = "disabled";
+
+			nau8822: nau8822@1a {
+				compatible = "nuvoton,nau8822";
+				reg = <0x1a> ;
+			};
+		};
+
+		i2c1: i2c1@b0081000 {
+			status = "disabled";
+			pinctrl-0 = <&pinctrl_i2c1_PB>;
+		};
+
+
+		i2c2: i2c2@b0082000 {
+			status = "disabled";
+			pinctrl-0 = <&pinctrl_i2c2_PB>;
+		};
+
+	};
+
+	ahb {
+
+		usbh_ehci@b0015000 {
+			status = "okay";
+		};
+		usbh_ohci@b0017000{
+			status = "okay";
+		};
+
+		usbdev@b0016000 {
+			status = "disabled";
+		};
+
+		fmi@b0019000 {
+			compatible = "nuvoton,nuc980-fmi", "nand";
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_nand>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			partition@0x0 {
+				label = "u-boot";
+				reg = <0x00000000 0x0200000>;
+			};
+
+			partition@0x200000 {
+				label = "Kernel";
+				reg = <0x0200000 0x1400000>;
+			};
+
+			partition@0x1600000 {
+				label = "user";
+				reg = <0x1600000 0x6480000>;
+			};
+		};
+
+		sdh@b0018000 {
+			status = "okay";
+		};
+
+		emac0@b0012000 {
+			status = "okay";
+		};
+		emac1@b0022000 {
+			status = "okay";
+		};
+		cap0@b0024000 {
+			status = "disabled";
+		};
+		cap1@b0014000 {
+			status = "disabled";
+		};
+		dma@b0008000 {
+			status = "okay";
+		};
+
+		i2s: i2s@b0020000 {
+			status = "disabled";
+		};
+
+		i2s_pcm: i2s_pcm {
+			status = "disabled";
+		};
+
+		sound {
+			compatible = "nuvoton,nuc980-audio";
+			i2s-controller = <&i2s>;
+			i2s-platform = <&i2s_pcm>;
+			status = "disabled";
+		};
+		ebi: ebi@b0010000 {
+			status = "disabled";
+		};
+	};
+};
diff -uprN linux-4.4.194/arch/arm/boot/dts/nuc980-iot-v1.0.dts NUC980-linux-4.4.194/arch/arm/boot/dts/nuc980-iot-v1.0.dts
--- linux-4.4.194/arch/arm/boot/dts/nuc980-iot-v1.0.dts	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/boot/dts/nuc980-iot-v1.0.dts	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,301 @@
+/*
+ * Device Tree Source for NUC980 IOT board
+ *
+ * Copyright (C) 2019 Nuvoton Technology Corp.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+/dts-v1/;
+/include/ "nuc980.dtsi"
+
+/ {
+	model = "Nuvoton NUC980 IOT V1.0";
+	compatible = "nuvoton,nuc980-dev-v1.0", "nuvoton,nuc980";
+
+	chosen {
+		bootargs = "root=/dev/ram0 console=ttyS0,115200n8 rdinit=/sbin/init mem=64M lpj=744448";
+	};
+
+	apb {
+		uart1: serial@b0071000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart1_PF>;
+			pdma-enable = <1>;
+			status = "okay";
+		};
+
+		uart2: serial@b0072000 {
+			status = "disabled";
+		};
+
+		uart3: serial@b0073000 {
+			status = "disabled";
+		};
+
+		uart4: serial@b0074000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart4_PD>;
+			pdma-enable = <1>;
+			status = "disabled";
+		};
+
+		uart5: serial@b0075000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart5_PG>;
+			pdma-enable = <1>;
+			status = "disabled";
+		};
+
+		uart6: serial@b0076000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart6_PD>;
+			pdma-enable = <1>;
+			status = "disabled";
+		};
+
+		uart7: serial@b0077000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart7_PB>;
+			pdma-enable = <1>;
+			status = "disabled";
+		};
+
+		uart8: serial@b0078000 {
+			status = "disabled";
+		};
+
+		uart9: serial@b0079000 {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_uart9_PB_PE>;
+			pdma-enable = <1>;
+			status = "disabled";
+		};
+
+		can0: can@b00a0000 {
+			status = "disabled";
+		};
+
+		can1: can@b00a1000 {
+			status = "disabled";
+		};
+
+		rtc: rtc@b0041000 {
+			status = "disabled";
+		};
+
+		nadc: nadc@b0043000 {
+			status = "disabled";
+		};
+
+		pwm0: pwm0@b0058000 {
+			status = "disabled";
+		};
+
+		pwm1: pwm1@b0059000 {
+			status = "disabled";
+		};
+
+		qspi0: qspi0@b0060000 {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			num_cs  = <2>;
+			lsb	 = <0>;
+			txneg   = <1>;
+			rxneg   = <0>;
+			clkpol  = <0>;
+			divider = <4>;
+			sleep   = <0>;
+			txnum   = <0>;
+			txbitlen = <8>;
+			bus_num	= <0>;
+
+			flash: mt29f@0 {
+				compatible = "mt29f";
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0>;
+				spi-max-frequency = <12000000>;
+
+				partition@0 {
+					label = "kernel";
+					reg = <0x00000000 0x0800000>;
+				};
+				partition@1 {
+					label = "rootfs";
+					reg = <0x0800000 0x0800000>;
+				};
+			};
+		};
+
+		spi0: spi0@b0061000 {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			num_cs  = <2>;
+			lsb	 = <0>;
+			txneg   = <1>;
+			rxneg   = <0>;
+			clkpol  = <0>;
+			divider = <4>;
+			sleep   = <0>;
+			txnum   = <0>;
+			txbitlen = <8>;
+			bus_num	= <1>;
+
+			spidev@0x01 {
+				compatible = "spidev";
+				spi-max-frequency = <30000000>;
+				reg = <0>;
+			};
+		};
+
+		spi1: spi1@b0062000 {
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			num_cs  = <2>;
+			lsb	 = <0>;
+			txneg   = <1>;
+			rxneg   = <0>;
+			clkpol  = <0>;
+			divider = <4>;
+			sleep   = <0>;
+			txnum   = <0>;
+			txbitlen = <8>;
+			bus_num	= <2>;
+
+			spidev@0x01 {
+				compatible = "spidev";
+				spi-max-frequency = <30000000>;
+				reg = <0>;
+			};
+		};
+
+		etimer0: etimer0@b0050000 {
+			status = "disabled";
+		};
+
+		etimer1: etimer1@b0050100 {
+			status = "disabled";
+		};
+
+		etimer2: etimer2@b0051000 {
+			status = "disabled";
+		};
+
+		etimer3: etimer3@b0051100 {
+			status = "disabled";
+		};
+
+		i2c0: i2c0@b0080000 {
+			status = "okay";
+
+			nau8822: nau8822@1a {
+				compatible = "nuvoton,nau8822";
+				reg = <0x1a> ;
+			};
+		};
+
+		i2c1: i2c1@b0081000 {
+			status = "disabled";
+			pinctrl-0 = <&pinctrl_i2c1_PB>;
+		};
+
+
+		i2c2: i2c2@b0082000 {
+			status = "okay";
+			pinctrl-0 = <&pinctrl_i2c2_PB>;
+		};
+
+		i2c3: i2c3@b0083000 {
+			status = "disabled";
+			pinctrl-0 = <&pinctrl_i2c3_PB>;
+		};
+
+	};
+
+	ahb {
+
+		usbh_ehci@b0015000 {
+			status = "okay";
+		};
+		usbh_ohci@b0017000{
+			status = "okay";
+		};
+
+		usbdev@b0016000 {
+			status = "disabled";
+		};
+
+		fmi@b0019000 {
+			compatible = "nuvoton,nuc980-fmi", "nand";
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_nand>;
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			partition@0x0 {
+				label = "u-boot";
+				reg = <0x00000000 0x0200000>;
+			};
+
+			partition@0x200000 {
+				label = "Kernel";
+				reg = <0x0200000 0x1400000>;
+			};
+
+			partition@0x1600000 {
+				label = "user";
+				reg = <0x1600000 0x6480000>;
+			};
+		};
+
+		sdh@b0018000 {
+			status = "okay";
+		};
+
+		emac0@b0012000 {
+			status = "okay";
+		};
+		emac1@b0022000 {
+			status = "disabled";
+		};
+		cap0@b0024000 {
+			status = "disabled";
+		};
+		cap1@b0014000 {
+			status = "disabled";
+		};
+		dma@b0008000 {
+			status = "okay";
+		};
+
+		i2s: i2s@b0020000 {
+			status = "okay";
+		};
+
+		i2s_pcm: i2s_pcm {
+			status = "okay";
+		};
+
+		sound {
+			compatible = "nuvoton,nuc980-audio";
+			i2s-controller = <&i2s>;
+			i2s-platform = <&i2s_pcm>;
+			status = "okay";
+		};
+		ebi: ebi@b0010000 {
+			status = "disabled";
+		};
+	};
+};
diff -uprN linux-4.4.194/arch/arm/configs/nuc980_buildall_defconfig NUC980-linux-4.4.194/arch/arm/configs/nuc980_buildall_defconfig
--- linux-4.4.194/arch/arm/configs/nuc980_buildall_defconfig	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/configs/nuc980_buildall_defconfig	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,1734 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# Linux/arm 4.4.115 Kernel Configuration
+#
+CONFIG_ARM=y
+CONFIG_SYS_SUPPORTS_APM_EMULATION=y
+CONFIG_HAVE_PROC_CPU=y
+CONFIG_STACKTRACE_SUPPORT=y
+CONFIG_HAVE_LATENCYTOP_SUPPORT=y
+CONFIG_LOCKDEP_SUPPORT=y
+CONFIG_TRACE_IRQFLAGS_SUPPORT=y
+CONFIG_RWSEM_XCHGADD_ALGORITHM=y
+CONFIG_FIX_EARLYCON_MEM=y
+CONFIG_GENERIC_HWEIGHT=y
+CONFIG_GENERIC_CALIBRATE_DELAY=y
+CONFIG_NEED_DMA_MAP_STATE=y
+CONFIG_ARCH_SUPPORTS_UPROBES=y
+CONFIG_VECTORS_BASE=0xffff0000
+CONFIG_ARM_PATCH_PHYS_VIRT=y
+CONFIG_GENERIC_BUG=y
+CONFIG_PGTABLE_LEVELS=2
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+CONFIG_IRQ_WORK=y
+CONFIG_BUILDTIME_EXTABLE_SORT=y
+
+#
+# General setup
+#
+CONFIG_BROKEN_ON_SMP=y
+CONFIG_INIT_ENV_ARG_LIMIT=32
+CONFIG_CROSS_COMPILE=""
+# CONFIG_COMPILE_TEST is not set
+CONFIG_LOCALVERSION=""
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_HAVE_KERNEL_GZIP=y
+CONFIG_HAVE_KERNEL_LZMA=y
+CONFIG_HAVE_KERNEL_XZ=y
+CONFIG_HAVE_KERNEL_LZO=y
+CONFIG_HAVE_KERNEL_LZ4=y
+CONFIG_KERNEL_GZIP=y
+# CONFIG_KERNEL_LZMA is not set
+# CONFIG_KERNEL_XZ is not set
+# CONFIG_KERNEL_LZO is not set
+# CONFIG_KERNEL_LZ4 is not set
+CONFIG_DEFAULT_HOSTNAME="(none)"
+CONFIG_SWAP=y
+CONFIG_SYSVIPC=y
+CONFIG_SYSVIPC_SYSCTL=y
+# CONFIG_POSIX_MQUEUE is not set
+# CONFIG_CROSS_MEMORY_ATTACH is not set
+CONFIG_FHANDLE=y
+CONFIG_USELIB=y
+# CONFIG_AUDIT is not set
+
+#
+# IRQ subsystem
+#
+CONFIG_GENERIC_IRQ_PROBE=y
+CONFIG_GENERIC_IRQ_SHOW=y
+CONFIG_GENERIC_IRQ_SHOW_LEVEL=y
+CONFIG_HARDIRQS_SW_RESEND=y
+CONFIG_HANDLE_DOMAIN_IRQ=y
+CONFIG_IRQ_FORCED_THREADING=y
+CONFIG_GENERIC_CLOCKEVENTS=y
+
+#
+# Timers subsystem
+#
+CONFIG_TICK_ONESHOT=y
+CONFIG_HZ_PERIODIC=y
+# CONFIG_NO_HZ_IDLE is not set
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+
+#
+# CPU/Task time and stats accounting
+#
+CONFIG_TICK_CPU_ACCOUNTING=y
+# CONFIG_VIRT_CPU_ACCOUNTING_GEN is not set
+# CONFIG_IRQ_TIME_ACCOUNTING is not set
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+# CONFIG_TASKSTATS is not set
+
+#
+# RCU Subsystem
+#
+CONFIG_PREEMPT_RCU=y
+# CONFIG_RCU_EXPERT is not set
+CONFIG_SRCU=y
+# CONFIG_TASKS_RCU is not set
+CONFIG_RCU_STALL_COMMON=y
+# CONFIG_TREE_RCU_TRACE is not set
+# CONFIG_RCU_EXPEDITE_BOOT is not set
+# CONFIG_BUILD_BIN2C is not set
+# CONFIG_IKCONFIG is not set
+CONFIG_LOG_BUF_SHIFT=17
+CONFIG_GENERIC_SCHED_CLOCK=y
+CONFIG_CGROUPS=y
+# CONFIG_CGROUP_DEBUG is not set
+CONFIG_CGROUP_FREEZER=y
+# CONFIG_CGROUP_PIDS is not set
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CPUSETS=y
+CONFIG_PROC_PID_CPUSET=y
+CONFIG_CGROUP_CPUACCT=y
+# CONFIG_MEMCG is not set
+CONFIG_CGROUP_PERF=y
+CONFIG_CGROUP_SCHED=y
+CONFIG_FAIR_GROUP_SCHED=y
+# CONFIG_CFS_BANDWIDTH is not set
+CONFIG_RT_GROUP_SCHED=y
+# CONFIG_BLK_CGROUP is not set
+# CONFIG_CHECKPOINT_RESTORE is not set
+CONFIG_NAMESPACES=y
+CONFIG_UTS_NS=y
+CONFIG_IPC_NS=y
+# CONFIG_USER_NS is not set
+CONFIG_PID_NS=y
+CONFIG_NET_NS=y
+# CONFIG_SCHED_AUTOGROUP is not set
+# CONFIG_SYSFS_DEPRECATED is not set
+# CONFIG_RELAY is not set
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_INITRAMFS_SOURCE="../rootfs"
+CONFIG_INITRAMFS_ROOT_UID=0
+CONFIG_INITRAMFS_ROOT_GID=0
+CONFIG_RD_GZIP=y
+# CONFIG_RD_BZIP2 is not set
+# CONFIG_RD_LZMA is not set
+# CONFIG_RD_XZ is not set
+# CONFIG_RD_LZO is not set
+# CONFIG_RD_LZ4 is not set
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+CONFIG_SYSCTL=y
+CONFIG_ANON_INODES=y
+CONFIG_HAVE_UID16=y
+CONFIG_BPF=y
+# CONFIG_EXPERT is not set
+CONFIG_UID16=y
+CONFIG_MULTIUSER=y
+# CONFIG_SGETMASK_SYSCALL is not set
+CONFIG_SYSFS_SYSCALL=y
+# CONFIG_SYSCTL_SYSCALL is not set
+CONFIG_KALLSYMS=y
+CONFIG_PRINTK=y
+CONFIG_BUG=y
+CONFIG_ELF_CORE=y
+CONFIG_BASE_FULL=y
+CONFIG_FUTEX=y
+CONFIG_EPOLL=y
+CONFIG_SIGNALFD=y
+CONFIG_TIMERFD=y
+CONFIG_EVENTFD=y
+# CONFIG_BPF_SYSCALL is not set
+CONFIG_SHMEM=y
+CONFIG_AIO=y
+CONFIG_ADVISE_SYSCALLS=y
+# CONFIG_USERFAULTFD is not set
+CONFIG_MEMBARRIER=y
+# CONFIG_EMBEDDED is not set
+CONFIG_HAVE_PERF_EVENTS=y
+CONFIG_PERF_USE_VMALLOC=y
+
+#
+# Kernel Performance Events And Counters
+#
+CONFIG_PERF_EVENTS=y
+CONFIG_VM_EVENT_COUNTERS=y
+CONFIG_SLUB_DEBUG=y
+# CONFIG_COMPAT_BRK is not set
+# CONFIG_SLAB is not set
+CONFIG_SLUB=y
+# CONFIG_SYSTEM_DATA_VERIFICATION is not set
+# CONFIG_PROFILING is not set
+CONFIG_KEXEC_CORE=y
+CONFIG_HAVE_OPROFILE=y
+# CONFIG_KPROBES is not set
+# CONFIG_JUMP_LABEL is not set
+# CONFIG_UPROBES is not set
+# CONFIG_HAVE_64BIT_ALIGNED_ACCESS is not set
+CONFIG_ARCH_USE_BUILTIN_BSWAP=y
+CONFIG_HAVE_KPROBES=y
+CONFIG_HAVE_KRETPROBES=y
+CONFIG_HAVE_OPTPROBES=y
+CONFIG_HAVE_ARCH_TRACEHOOK=y
+CONFIG_HAVE_DMA_ATTRS=y
+CONFIG_HAVE_DMA_CONTIGUOUS=y
+CONFIG_GENERIC_SMP_IDLE_THREAD=y
+CONFIG_GENERIC_IDLE_POLL_SETUP=y
+CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
+CONFIG_HAVE_CLK=y
+CONFIG_HAVE_DMA_API_DEBUG=y
+CONFIG_HAVE_PERF_REGS=y
+CONFIG_HAVE_PERF_USER_STACK_DUMP=y
+CONFIG_HAVE_ARCH_JUMP_LABEL=y
+CONFIG_ARCH_WANT_IPC_PARSE_VERSION=y
+CONFIG_HAVE_CC_STACKPROTECTOR=y
+# CONFIG_CC_STACKPROTECTOR is not set
+CONFIG_CC_STACKPROTECTOR_NONE=y
+# CONFIG_CC_STACKPROTECTOR_REGULAR is not set
+# CONFIG_CC_STACKPROTECTOR_STRONG is not set
+CONFIG_HAVE_CONTEXT_TRACKING=y
+CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y
+CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y
+CONFIG_HAVE_MOD_ARCH_SPECIFIC=y
+CONFIG_MODULES_USE_ELF_REL=y
+CONFIG_ARCH_HAS_ELF_RANDOMIZE=y
+CONFIG_CLONE_BACKWARDS=y
+CONFIG_OLD_SIGSUSPEND3=y
+CONFIG_OLD_SIGACTION=y
+
+#
+# GCOV-based kernel profiling
+#
+# CONFIG_GCOV_KERNEL is not set
+CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y
+CONFIG_HAVE_GENERIC_DMA_COHERENT=y
+CONFIG_SLABINFO=y
+CONFIG_RT_MUTEXES=y
+CONFIG_BASE_SMALL=0
+CONFIG_MODULES=y
+# CONFIG_MODULE_FORCE_LOAD is not set
+CONFIG_MODULE_UNLOAD=y
+# CONFIG_MODULE_FORCE_UNLOAD is not set
+# CONFIG_MODVERSIONS is not set
+# CONFIG_MODULE_SRCVERSION_ALL is not set
+# CONFIG_MODULE_SIG is not set
+# CONFIG_MODULE_COMPRESS is not set
+CONFIG_MODULES_TREE_LOOKUP=y
+CONFIG_BLOCK=y
+CONFIG_LBDAF=y
+CONFIG_BLK_DEV_BSG=y
+# CONFIG_BLK_DEV_BSGLIB is not set
+# CONFIG_BLK_DEV_INTEGRITY is not set
+# CONFIG_BLK_CMDLINE_PARSER is not set
+
+#
+# Partition Types
+#
+# CONFIG_PARTITION_ADVANCED is not set
+CONFIG_MSDOS_PARTITION=y
+CONFIG_EFI_PARTITION=y
+
+#
+# IO Schedulers
+#
+CONFIG_IOSCHED_NOOP=y
+CONFIG_IOSCHED_DEADLINE=y
+CONFIG_IOSCHED_CFQ=y
+# CONFIG_DEFAULT_DEADLINE is not set
+CONFIG_DEFAULT_CFQ=y
+# CONFIG_DEFAULT_NOOP is not set
+CONFIG_DEFAULT_IOSCHED="cfq"
+CONFIG_UNINLINE_SPIN_UNLOCK=y
+CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y
+CONFIG_FREEZER=y
+
+#
+# System Type
+#
+CONFIG_MMU=y
+# CONFIG_ARCH_MULTIPLATFORM is not set
+# CONFIG_ARCH_REALVIEW is not set
+# CONFIG_ARCH_VERSATILE is not set
+# CONFIG_ARCH_CLPS711X is not set
+# CONFIG_ARCH_GEMINI is not set
+# CONFIG_ARCH_EBSA110 is not set
+# CONFIG_ARCH_EP93XX is not set
+# CONFIG_ARCH_FOOTBRIDGE is not set
+# CONFIG_ARCH_NETX is not set
+# CONFIG_ARCH_IOP13XX is not set
+# CONFIG_ARCH_IOP32X is not set
+# CONFIG_ARCH_IOP33X is not set
+# CONFIG_ARCH_IXP4XX is not set
+# CONFIG_ARCH_DOVE is not set
+# CONFIG_ARCH_MV78XX0 is not set
+# CONFIG_ARCH_ORION5X is not set
+# CONFIG_ARCH_MMP is not set
+# CONFIG_ARCH_KS8695 is not set
+# CONFIG_ARCH_W90X900 is not set
+CONFIG_ARCH_NUC980=y
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_PXA is not set
+# CONFIG_ARCH_RPC is not set
+# CONFIG_ARCH_SA1100 is not set
+# CONFIG_ARCH_S3C24XX is not set
+# CONFIG_ARCH_S3C64XX is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_ARCH_OMAP1 is not set
+CONFIG_CPU_NUC980=y
+
+#
+# NUC980 Machines
+#
+CONFIG_MACH_NUC980=y
+CONFIG_BOARD_NUC980=y
+
+#
+# NUC980 Data Flow Test
+#
+CONFIG_CRYPTO_DATA_FLOW=y
+CONFIG_PDMA_DATA_FLOW=y
+CONFIG_SD_DATA_FLOW=y
+CONFIG_SENSOR_DATA_FLOW=y
+CONFIG_USBH_DATA_FLOW=y
+CONFIG_EMAC0_DATA_FLOW=y
+CONFIG_EMAC1_DATA_FLOW=y
+# CONFIG_NUC980_FIQ is not set
+
+#
+# Processor Type
+#
+CONFIG_CPU_ARM926T=y
+CONFIG_CPU_32v5=y
+CONFIG_CPU_ABRT_EV5TJ=y
+CONFIG_CPU_PABRT_LEGACY=y
+CONFIG_CPU_CACHE_VIVT=y
+CONFIG_CPU_COPY_V4WB=y
+CONFIG_CPU_TLB_V4WBI=y
+CONFIG_CPU_CP15=y
+CONFIG_CPU_CP15_MMU=y
+CONFIG_CPU_USE_DOMAINS=y
+
+#
+# Processor Features
+#
+# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set
+CONFIG_ARM_THUMB=y
+# CONFIG_CPU_ICACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_WRITETHROUGH is not set
+# CONFIG_CPU_CACHE_ROUND_ROBIN is not set
+CONFIG_NEED_KUSER_HELPERS=y
+CONFIG_KUSER_HELPERS=y
+# CONFIG_CACHE_L2X0 is not set
+CONFIG_ARM_L1_CACHE_SHIFT=5
+# CONFIG_ARM_KERNMEM_PERMS is not set
+
+#
+# Bus support
+#
+# CONFIG_PCI_DOMAINS_GENERIC is not set
+# CONFIG_PCI_SYSCALL is not set
+# CONFIG_PCCARD is not set
+
+#
+# Kernel Features
+#
+CONFIG_VMSPLIT_3G=y
+# CONFIG_VMSPLIT_3G_OPT is not set
+# CONFIG_VMSPLIT_2G is not set
+# CONFIG_VMSPLIT_1G is not set
+CONFIG_PAGE_OFFSET=0xC0000000
+CONFIG_ARCH_NR_GPIO=0
+# CONFIG_PREEMPT_NONE is not set
+# CONFIG_PREEMPT_VOLUNTARY is not set
+CONFIG_PREEMPT=y
+CONFIG_PREEMPT_COUNT=y
+CONFIG_HZ_FIXED=0
+CONFIG_HZ_100=y
+# CONFIG_HZ_200 is not set
+# CONFIG_HZ_250 is not set
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_500 is not set
+# CONFIG_HZ_1000 is not set
+CONFIG_HZ=100
+CONFIG_SCHED_HRTICK=y
+CONFIG_AEABI=y
+CONFIG_OABI_COMPAT=y
+# CONFIG_ARCH_SPARSEMEM_DEFAULT is not set
+# CONFIG_ARCH_SELECT_MEMORY_MODEL is not set
+CONFIG_HAVE_ARCH_PFN_VALID=y
+CONFIG_HIGHMEM=y
+CONFIG_HIGHPTE=y
+CONFIG_CPU_SW_DOMAIN_PAN=y
+CONFIG_HW_PERF_EVENTS=y
+CONFIG_ARCH_WANT_GENERAL_HUGETLB=y
+# CONFIG_ARM_MODULE_PLTS is not set
+CONFIG_FLATMEM=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+CONFIG_HAVE_MEMBLOCK=y
+CONFIG_NO_BOOTMEM=y
+CONFIG_MEMORY_ISOLATION=y
+# CONFIG_HAVE_BOOTMEM_INFO_NODE is not set
+CONFIG_SPLIT_PTLOCK_CPUS=999999
+CONFIG_COMPACTION=y
+CONFIG_MIGRATION=y
+# CONFIG_PHYS_ADDR_T_64BIT is not set
+CONFIG_ZONE_DMA_FLAG=0
+CONFIG_BOUNCE=y
+# CONFIG_KSM is not set
+CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
+CONFIG_NEED_PER_CPU_KM=y
+# CONFIG_CLEANCACHE is not set
+# CONFIG_FRONTSWAP is not set
+CONFIG_CMA=y
+# CONFIG_CMA_DEBUGFS is not set
+CONFIG_CMA_AREAS=7
+# CONFIG_ZPOOL is not set
+# CONFIG_ZBUD is not set
+# CONFIG_ZSMALLOC is not set
+# CONFIG_IDLE_PAGE_TRACKING is not set
+CONFIG_FORCE_MAX_ZONEORDER=11
+CONFIG_ALIGNMENT_TRAP=y
+# CONFIG_UACCESS_WITH_MEMCPY is not set
+# CONFIG_SECCOMP is not set
+CONFIG_SWIOTLB=y
+CONFIG_IOMMU_HELPER=y
+
+#
+# Boot options
+#
+# CONFIG_USE_OF is not set
+CONFIG_ATAGS=y
+# CONFIG_DEPRECATED_PARAM_STRUCT is not set
+CONFIG_ZBOOT_ROM_TEXT=0
+CONFIG_ZBOOT_ROM_BSS=0
+CONFIG_CMDLINE="root=/dev/ram0 console=ttyS0,115200n8 rdinit=/sbin/init mem=64M"
+CONFIG_CMDLINE_FROM_BOOTLOADER=y
+# CONFIG_CMDLINE_EXTEND is not set
+# CONFIG_CMDLINE_FORCE is not set
+# CONFIG_XIP_KERNEL is not set
+CONFIG_KEXEC=y
+# CONFIG_ATAGS_PROC is not set
+# CONFIG_CRASH_DUMP is not set
+CONFIG_AUTO_ZRELADDR=y
+
+#
+# CPU Power Management
+#
+
+#
+# CPU Frequency scaling
+#
+# CONFIG_CPU_FREQ is not set
+
+#
+# CPU Idle
+#
+# CONFIG_CPU_IDLE is not set
+# CONFIG_ARCH_NEEDS_CPU_IDLE_COUPLED is not set
+
+#
+# Floating point emulation
+#
+
+#
+# At least one emulation must be selected
+#
+CONFIG_FPE_NWFPE=y
+# CONFIG_FPE_NWFPE_XP is not set
+# CONFIG_FPE_FASTFPE is not set
+# CONFIG_VFP is not set
+
+#
+# Userspace binary formats
+#
+CONFIG_BINFMT_ELF=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_SCRIPT=y
+# CONFIG_HAVE_AOUT is not set
+# CONFIG_BINFMT_MISC is not set
+CONFIG_COREDUMP=y
+
+#
+# Power management options
+#
+# CONFIG_SUSPEND is not set
+# CONFIG_HIBERNATION is not set
+# CONFIG_PM is not set
+CONFIG_ARCH_SUSPEND_POSSIBLE=y
+# CONFIG_ARM_CPU_SUSPEND is not set
+CONFIG_ARCH_HIBERNATION_POSSIBLE=y
+CONFIG_NET=y
+
+#
+# Networking options
+#
+CONFIG_PACKET=y
+CONFIG_PACKET_DIAG=y
+CONFIG_UNIX=y
+CONFIG_UNIX_DIAG=y
+CONFIG_XFRM=y
+# CONFIG_XFRM_USER is not set
+# CONFIG_XFRM_SUB_POLICY is not set
+# CONFIG_XFRM_MIGRATE is not set
+# CONFIG_XFRM_STATISTICS is not set
+# CONFIG_NET_KEY is not set
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+# CONFIG_IP_ADVANCED_ROUTER is not set
+CONFIG_IP_PNP=y
+# CONFIG_IP_PNP_DHCP is not set
+# CONFIG_IP_PNP_BOOTP is not set
+# CONFIG_IP_PNP_RARP is not set
+# CONFIG_NET_IPIP is not set
+# CONFIG_NET_IPGRE_DEMUX is not set
+CONFIG_NET_IP_TUNNEL=y
+# CONFIG_IP_MROUTE is not set
+# CONFIG_SYN_COOKIES is not set
+# CONFIG_NET_UDP_TUNNEL is not set
+# CONFIG_NET_FOU is not set
+# CONFIG_NET_FOU_IP_TUNNELS is not set
+# CONFIG_INET_AH is not set
+# CONFIG_INET_ESP is not set
+# CONFIG_INET_IPCOMP is not set
+# CONFIG_INET_XFRM_TUNNEL is not set
+CONFIG_INET_TUNNEL=y
+# CONFIG_INET_XFRM_MODE_TRANSPORT is not set
+# CONFIG_INET_XFRM_MODE_TUNNEL is not set
+# CONFIG_INET_XFRM_MODE_BEET is not set
+# CONFIG_INET_LRO is not set
+# CONFIG_INET_DIAG is not set
+# CONFIG_TCP_CONG_ADVANCED is not set
+CONFIG_TCP_CONG_CUBIC=y
+CONFIG_DEFAULT_TCP_CONG="cubic"
+# CONFIG_TCP_MD5SIG is not set
+CONFIG_IPV6=y
+CONFIG_IPV6_ROUTER_PREF=y
+# CONFIG_IPV6_ROUTE_INFO is not set
+# CONFIG_IPV6_OPTIMISTIC_DAD is not set
+# CONFIG_INET6_AH is not set
+# CONFIG_INET6_ESP is not set
+# CONFIG_INET6_IPCOMP is not set
+# CONFIG_IPV6_MIP6 is not set
+# CONFIG_IPV6_ILA is not set
+# CONFIG_INET6_XFRM_TUNNEL is not set
+# CONFIG_INET6_TUNNEL is not set
+CONFIG_INET6_XFRM_MODE_TRANSPORT=y
+CONFIG_INET6_XFRM_MODE_TUNNEL=y
+CONFIG_INET6_XFRM_MODE_BEET=y
+# CONFIG_INET6_XFRM_MODE_ROUTEOPTIMIZATION is not set
+# CONFIG_IPV6_VTI is not set
+CONFIG_IPV6_SIT=y
+# CONFIG_IPV6_SIT_6RD is not set
+CONFIG_IPV6_NDISC_NODETYPE=y
+# CONFIG_IPV6_TUNNEL is not set
+# CONFIG_IPV6_GRE is not set
+# CONFIG_IPV6_MULTIPLE_TABLES is not set
+# CONFIG_IPV6_MROUTE is not set
+# CONFIG_NETWORK_SECMARK is not set
+# CONFIG_NET_PTP_CLASSIFY is not set
+# CONFIG_NETWORK_PHY_TIMESTAMPING is not set
+# CONFIG_NETFILTER is not set
+# CONFIG_IP_DCCP is not set
+# CONFIG_IP_SCTP is not set
+# CONFIG_RDS is not set
+# CONFIG_TIPC is not set
+# CONFIG_ATM is not set
+# CONFIG_L2TP is not set
+# CONFIG_BRIDGE is not set
+# CONFIG_VLAN_8021Q is not set
+# CONFIG_DECNET is not set
+# CONFIG_LLC2 is not set
+# CONFIG_IPX is not set
+# CONFIG_ATALK is not set
+# CONFIG_X25 is not set
+# CONFIG_LAPB is not set
+# CONFIG_PHONET is not set
+CONFIG_6LOWPAN=y
+CONFIG_6LOWPAN_NHC=y
+CONFIG_6LOWPAN_NHC_DEST=y
+CONFIG_6LOWPAN_NHC_FRAGMENT=y
+CONFIG_6LOWPAN_NHC_HOP=y
+CONFIG_6LOWPAN_NHC_IPV6=y
+CONFIG_6LOWPAN_NHC_MOBILITY=y
+CONFIG_6LOWPAN_NHC_ROUTING=y
+CONFIG_6LOWPAN_NHC_UDP=y
+CONFIG_IEEE802154=y
+# CONFIG_IEEE802154_NL802154_EXPERIMENTAL is not set
+CONFIG_IEEE802154_SOCKET=y
+CONFIG_IEEE802154_6LOWPAN=y
+CONFIG_MAC802154=y
+# CONFIG_NET_SCHED is not set
+# CONFIG_DCB is not set
+# CONFIG_BATMAN_ADV is not set
+# CONFIG_OPENVSWITCH is not set
+# CONFIG_VSOCKETS is not set
+# CONFIG_NETLINK_DIAG is not set
+# CONFIG_MPLS is not set
+# CONFIG_HSR is not set
+# CONFIG_NET_SWITCHDEV is not set
+# CONFIG_NET_L3_MASTER_DEV is not set
+# CONFIG_CGROUP_NET_PRIO is not set
+# CONFIG_CGROUP_NET_CLASSID is not set
+CONFIG_NET_RX_BUSY_POLL=y
+CONFIG_BQL=y
+# CONFIG_BPF_JIT is not set
+
+#
+# Network testing
+#
+# CONFIG_NET_PKTGEN is not set
+# CONFIG_HAMRADIO is not set
+# CONFIG_CAN is not set
+# CONFIG_IRDA is not set
+# CONFIG_BT is not set
+# CONFIG_AF_RXRPC is not set
+CONFIG_WIRELESS=y
+CONFIG_WEXT_CORE=y
+CONFIG_WEXT_PROC=y
+CONFIG_CFG80211=y
+# CONFIG_NL80211_TESTMODE is not set
+# CONFIG_CFG80211_DEVELOPER_WARNINGS is not set
+# CONFIG_CFG80211_REG_DEBUG is not set
+CONFIG_CFG80211_DEFAULT_PS=y
+# CONFIG_CFG80211_DEBUGFS is not set
+# CONFIG_CFG80211_INTERNAL_REGDB is not set
+CONFIG_CFG80211_CRDA_SUPPORT=y
+CONFIG_CFG80211_WEXT=y
+# CONFIG_LIB80211 is not set
+CONFIG_MAC80211=y
+CONFIG_MAC80211_HAS_RC=y
+CONFIG_MAC80211_RC_MINSTREL=y
+CONFIG_MAC80211_RC_MINSTREL_HT=y
+# CONFIG_MAC80211_RC_MINSTREL_VHT is not set
+CONFIG_MAC80211_RC_DEFAULT_MINSTREL=y
+CONFIG_MAC80211_RC_DEFAULT="minstrel_ht"
+# CONFIG_MAC80211_MESH is not set
+# CONFIG_MAC80211_DEBUGFS is not set
+# CONFIG_MAC80211_MESSAGE_TRACING is not set
+# CONFIG_MAC80211_DEBUG_MENU is not set
+CONFIG_MAC80211_STA_HASH_MAX_SIZE=0
+# CONFIG_WIMAX is not set
+# CONFIG_RFKILL is not set
+# CONFIG_NET_9P is not set
+# CONFIG_CAIF is not set
+# CONFIG_CEPH_LIB is not set
+# CONFIG_NFC is not set
+# CONFIG_LWTUNNEL is not set
+CONFIG_HAVE_BPF_JIT=y
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_UEVENT_HELPER=y
+CONFIG_UEVENT_HELPER_PATH="/sbin/hotplug"
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+# CONFIG_STANDALONE is not set
+# CONFIG_PREVENT_FIRMWARE_BUILD is not set
+CONFIG_FW_LOADER=y
+# CONFIG_FIRMWARE_IN_KERNEL is not set
+CONFIG_EXTRA_FIRMWARE=""
+# CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set
+CONFIG_ALLOW_DEV_COREDUMP=y
+# CONFIG_SYS_HYPERVISOR is not set
+# CONFIG_GENERIC_CPU_DEVICES is not set
+# CONFIG_DMA_SHARED_BUFFER is not set
+# CONFIG_DMA_CMA is not set
+
+#
+# Bus devices
+#
+# CONFIG_ARM_CCN is not set
+# CONFIG_BRCMSTB_GISB_ARB is not set
+# CONFIG_CONNECTOR is not set
+# CONFIG_MTD is not set
+# CONFIG_OF is not set
+CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y
+# CONFIG_PARPORT is not set
+CONFIG_BLK_DEV=y
+# CONFIG_BLK_DEV_NULL_BLK is not set
+# CONFIG_BLK_DEV_COW_COMMON is not set
+# CONFIG_BLK_DEV_LOOP is not set
+# CONFIG_BLK_DEV_DRBD is not set
+# CONFIG_BLK_DEV_NBD is not set
+CONFIG_BLK_DEV_RAM=y
+CONFIG_BLK_DEV_RAM_COUNT=16
+CONFIG_BLK_DEV_RAM_SIZE=16384
+# CONFIG_CDROM_PKTCDVD is not set
+# CONFIG_ATA_OVER_ETH is not set
+# CONFIG_MG_DISK is not set
+# CONFIG_BLK_DEV_RBD is not set
+
+#
+# Misc devices
+#
+# CONFIG_SENSORS_LIS3LV02D is not set
+# CONFIG_AD525X_DPOT is not set
+# CONFIG_DUMMY_IRQ is not set
+# CONFIG_ICS932S401 is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+# CONFIG_APDS9802ALS is not set
+# CONFIG_ISL29003 is not set
+# CONFIG_ISL29020 is not set
+# CONFIG_SENSORS_TSL2550 is not set
+# CONFIG_SENSORS_BH1780 is not set
+# CONFIG_SENSORS_BH1770 is not set
+# CONFIG_SENSORS_APDS990X is not set
+# CONFIG_HMC6352 is not set
+# CONFIG_DS1682 is not set
+# CONFIG_BMP085_I2C is not set
+# CONFIG_USB_SWITCH_FSA9480 is not set
+# CONFIG_SRAM is not set
+# CONFIG_NUC980_EBI is not set
+# CONFIG_NUC980_ETIMER is not set
+# CONFIG_NUC980_SC is not set
+# CONFIG_C2PORT is not set
+
+#
+# EEPROM support
+#
+# CONFIG_EEPROM_AT24 is not set
+# CONFIG_EEPROM_LEGACY is not set
+# CONFIG_EEPROM_MAX6875 is not set
+# CONFIG_EEPROM_93CX6 is not set
+
+#
+# Texas Instruments shared transport line discipline
+#
+# CONFIG_TI_ST is not set
+# CONFIG_SENSORS_LIS3_I2C is not set
+
+#
+# Altera FPGA firmware download module
+#
+# CONFIG_ALTERA_STAPL is not set
+
+#
+# Intel MIC Bus Driver
+#
+
+#
+# SCIF Bus Driver
+#
+
+#
+# Intel MIC Host Driver
+#
+
+#
+# Intel MIC Card Driver
+#
+
+#
+# SCIF Driver
+#
+
+#
+# Intel MIC Coprocessor State Management (COSM) Drivers
+#
+# CONFIG_ECHO is not set
+# CONFIG_CXL_BASE is not set
+# CONFIG_CXL_KERNEL_API is not set
+# CONFIG_CXL_EEH is not set
+
+#
+# SCSI device support
+#
+CONFIG_SCSI_MOD=y
+# CONFIG_RAID_ATTRS is not set
+CONFIG_SCSI=y
+CONFIG_SCSI_DMA=y
+# CONFIG_SCSI_NETLINK is not set
+# CONFIG_SCSI_MQ_DEFAULT is not set
+# CONFIG_SCSI_PROC_FS is not set
+
+#
+# SCSI support type (disk, tape, CD-ROM)
+#
+CONFIG_BLK_DEV_SD=y
+# CONFIG_CHR_DEV_ST is not set
+# CONFIG_CHR_DEV_OSST is not set
+# CONFIG_BLK_DEV_SR is not set
+# CONFIG_CHR_DEV_SG is not set
+# CONFIG_CHR_DEV_SCH is not set
+# CONFIG_SCSI_CONSTANTS is not set
+# CONFIG_SCSI_LOGGING is not set
+# CONFIG_SCSI_SCAN_ASYNC is not set
+
+#
+# SCSI Transports
+#
+# CONFIG_SCSI_SPI_ATTRS is not set
+# CONFIG_SCSI_FC_ATTRS is not set
+# CONFIG_SCSI_ISCSI_ATTRS is not set
+# CONFIG_SCSI_SAS_ATTRS is not set
+# CONFIG_SCSI_SAS_LIBSAS is not set
+# CONFIG_SCSI_SRP_ATTRS is not set
+# CONFIG_SCSI_LOWLEVEL is not set
+# CONFIG_SCSI_DH is not set
+# CONFIG_SCSI_OSD_INITIATOR is not set
+# CONFIG_ATA is not set
+# CONFIG_MD is not set
+# CONFIG_TARGET_CORE is not set
+# CONFIG_NETDEVICES is not set
+# CONFIG_NVM is not set
+
+#
+# Input device support
+#
+CONFIG_INPUT=y
+# CONFIG_INPUT_FF_MEMLESS is not set
+# CONFIG_INPUT_POLLDEV is not set
+# CONFIG_INPUT_SPARSEKMAP is not set
+# CONFIG_INPUT_MATRIXKMAP is not set
+
+#
+# Userland interfaces
+#
+# CONFIG_INPUT_MOUSEDEV is not set
+# CONFIG_INPUT_JOYDEV is not set
+# CONFIG_INPUT_EVDEV is not set
+# CONFIG_INPUT_EVBUG is not set
+
+#
+# Input Device Drivers
+#
+# CONFIG_INPUT_KEYBOARD is not set
+# CONFIG_INPUT_MOUSE is not set
+# CONFIG_INPUT_JOYSTICK is not set
+# CONFIG_INPUT_TABLET is not set
+# CONFIG_INPUT_TOUCHSCREEN is not set
+# CONFIG_INPUT_MISC is not set
+# CONFIG_NUC980_ADC is not set
+
+#
+# Hardware I/O ports
+#
+# CONFIG_SERIO is not set
+# CONFIG_GAMEPORT is not set
+
+#
+# Character devices
+#
+CONFIG_TTY=y
+CONFIG_VT=y
+CONFIG_CONSOLE_TRANSLATIONS=y
+CONFIG_VT_CONSOLE=y
+CONFIG_HW_CONSOLE=y
+CONFIG_VT_HW_CONSOLE_BINDING=y
+CONFIG_UNIX98_PTYS=y
+CONFIG_DEVPTS_MULTIPLE_INSTANCES=y
+CONFIG_LEGACY_PTYS=y
+CONFIG_LEGACY_PTY_COUNT=256
+# CONFIG_SERIAL_NONSTANDARD is not set
+# CONFIG_N_GSM is not set
+# CONFIG_TRACE_SINK is not set
+CONFIG_DEVMEM=y
+CONFIG_DEVKMEM=y
+
+#
+# Serial drivers
+#
+# CONFIG_SERIAL_8250 is not set
+
+#
+# Non-8250 serial port support
+#
+CONFIG_SERIAL_NUC980=y
+CONFIG_SERIAL_NUC980_CONSOLE=y
+# CONFIG_SCUART_NUC980 is not set
+# CONFIG_SERIAL_EARLYCON_ARM_SEMIHOST is not set
+# CONFIG_SERIAL_UARTLITE is not set
+CONFIG_SERIAL_CORE=y
+CONFIG_SERIAL_CORE_CONSOLE=y
+# CONFIG_SERIAL_SCCNXP is not set
+# CONFIG_SERIAL_SC16IS7XX is not set
+# CONFIG_SERIAL_BCM63XX is not set
+# CONFIG_SERIAL_ALTERA_JTAGUART is not set
+# CONFIG_SERIAL_ALTERA_UART is not set
+# CONFIG_SERIAL_ARC is not set
+# CONFIG_SERIAL_FSL_LPUART is not set
+# CONFIG_SERIAL_ST_ASC is not set
+# CONFIG_SERIAL_STM32 is not set
+# CONFIG_HVC_DCC is not set
+# CONFIG_IPMI_HANDLER is not set
+# CONFIG_HW_RANDOM is not set
+# CONFIG_R3964 is not set
+# CONFIG_RAW_DRIVER is not set
+# CONFIG_TCG_TPM is not set
+
+#
+# I2C support
+#
+CONFIG_I2C=y
+CONFIG_I2C_BOARDINFO=y
+CONFIG_I2C_COMPAT=y
+CONFIG_I2C_CHARDEV=y
+# CONFIG_I2C_MUX is not set
+CONFIG_I2C_HELPER_AUTO=y
+
+#
+# I2C Hardware Bus support
+#
+
+#
+# I2C system bus drivers (mostly embedded / system-on-chip)
+#
+# CONFIG_I2C_CBUS_GPIO is not set
+# CONFIG_I2C_DESIGNWARE_PLATFORM is not set
+# CONFIG_I2C_EMEV2 is not set
+# CONFIG_I2C_GPIO is not set
+# CONFIG_I2C_OCORES is not set
+# CONFIG_I2C_PCA_PLATFORM is not set
+# CONFIG_I2C_PXA_PCI is not set
+# CONFIG_I2C_SIMTEC is not set
+# CONFIG_I2C_XILINX is not set
+
+#
+# External I2C/SMBus adapter drivers
+#
+# CONFIG_I2C_PARPORT_LIGHT is not set
+# CONFIG_I2C_TAOS_EVM is not set
+
+#
+# Other I2C/SMBus bus drivers
+#
+# CONFIG_I2C_STUB is not set
+# CONFIG_I2C_SLAVE is not set
+# CONFIG_I2C_DEBUG_CORE is not set
+# CONFIG_I2C_DEBUG_ALGO is not set
+# CONFIG_I2C_DEBUG_BUS is not set
+# CONFIG_SPI is not set
+# CONFIG_SPMI is not set
+# CONFIG_HSI is not set
+
+#
+# PPS support
+#
+# CONFIG_PPS is not set
+
+#
+# PPS generators support
+#
+
+#
+# PTP clock support
+#
+# CONFIG_PTP_1588_CLOCK is not set
+
+#
+# Enable PHYLIB and NETWORK_PHY_TIMESTAMPING to see the additional clocks.
+#
+CONFIG_PINCTRL=y
+
+#
+# Pin controllers
+#
+# CONFIG_PINCTRL_AMD is not set
+CONFIG_ARCH_HAVE_CUSTOM_GPIO_H=y
+CONFIG_ARCH_REQUIRE_GPIOLIB=y
+CONFIG_GPIOLIB=y
+CONFIG_GPIO_DEVRES=y
+# CONFIG_GPIO_SYSFS is not set
+
+#
+# Memory mapped GPIO drivers
+#
+# CONFIG_GPIO_NUC980 is not set
+# CONFIG_GPIO_DWAPB is not set
+# CONFIG_GPIO_GENERIC_PLATFORM is not set
+# CONFIG_GPIO_ZX is not set
+
+#
+# I2C GPIO expanders
+#
+# CONFIG_GPIO_ADP5588 is not set
+# CONFIG_GPIO_MAX7300 is not set
+# CONFIG_GPIO_MAX732X is not set
+# CONFIG_GPIO_PCA953X is not set
+# CONFIG_GPIO_PCF857X is not set
+# CONFIG_GPIO_SX150X is not set
+
+#
+# MFD GPIO expanders
+#
+
+#
+# SPI or I2C GPIO expanders
+#
+# CONFIG_GPIO_MCP23S08 is not set
+# CONFIG_W1 is not set
+# CONFIG_POWER_SUPPLY is not set
+# CONFIG_POWER_AVS is not set
+# CONFIG_HWMON is not set
+# CONFIG_THERMAL is not set
+# CONFIG_WATCHDOG is not set
+CONFIG_SSB_POSSIBLE=y
+
+#
+# Sonics Silicon Backplane
+#
+# CONFIG_SSB is not set
+CONFIG_BCMA_POSSIBLE=y
+
+#
+# Broadcom specific AMBA
+#
+# CONFIG_BCMA is not set
+
+#
+# Multifunction device drivers
+#
+# CONFIG_MFD_CORE is not set
+# CONFIG_MFD_AS3711 is not set
+# CONFIG_PMIC_ADP5520 is not set
+# CONFIG_MFD_AAT2870_CORE is not set
+# CONFIG_MFD_BCM590XX is not set
+# CONFIG_MFD_AXP20X is not set
+# CONFIG_MFD_CROS_EC is not set
+# CONFIG_MFD_ASIC3 is not set
+# CONFIG_PMIC_DA903X is not set
+# CONFIG_MFD_DA9052_I2C is not set
+# CONFIG_MFD_DA9055 is not set
+# CONFIG_MFD_DA9062 is not set
+# CONFIG_MFD_DA9063 is not set
+# CONFIG_MFD_DA9150 is not set
+# CONFIG_MFD_MC13XXX_I2C is not set
+# CONFIG_HTC_EGPIO is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_HTC_I2CPLD is not set
+# CONFIG_INTEL_SOC_PMIC is not set
+# CONFIG_MFD_KEMPLD is not set
+# CONFIG_MFD_88PM800 is not set
+# CONFIG_MFD_88PM805 is not set
+# CONFIG_MFD_88PM860X is not set
+# CONFIG_MFD_MAX14577 is not set
+# CONFIG_MFD_MAX77693 is not set
+# CONFIG_MFD_MAX77843 is not set
+# CONFIG_MFD_MAX8907 is not set
+# CONFIG_MFD_MAX8925 is not set
+# CONFIG_MFD_MAX8997 is not set
+# CONFIG_MFD_MAX8998 is not set
+# CONFIG_MFD_MT6397 is not set
+# CONFIG_MFD_MENF21BMC is not set
+# CONFIG_MFD_RETU is not set
+# CONFIG_MFD_PCF50633 is not set
+# CONFIG_MFD_PM8921_CORE is not set
+# CONFIG_MFD_RT5033 is not set
+# CONFIG_MFD_RC5T583 is not set
+# CONFIG_MFD_RN5T618 is not set
+# CONFIG_MFD_SEC_CORE is not set
+# CONFIG_MFD_SI476X_CORE is not set
+# CONFIG_MFD_SM501 is not set
+# CONFIG_MFD_SKY81452 is not set
+# CONFIG_MFD_SMSC is not set
+# CONFIG_ABX500_CORE is not set
+# CONFIG_MFD_SYSCON is not set
+# CONFIG_MFD_TI_AM335X_TSCADC is not set
+# CONFIG_MFD_LP3943 is not set
+# CONFIG_MFD_LP8788 is not set
+# CONFIG_MFD_PALMAS is not set
+# CONFIG_TPS6105X is not set
+# CONFIG_TPS65010 is not set
+# CONFIG_TPS6507X is not set
+# CONFIG_MFD_TPS65090 is not set
+# CONFIG_MFD_TPS65217 is not set
+# CONFIG_MFD_TPS65218 is not set
+# CONFIG_MFD_TPS6586X is not set
+# CONFIG_MFD_TPS65910 is not set
+# CONFIG_MFD_TPS65912 is not set
+# CONFIG_MFD_TPS65912_I2C is not set
+# CONFIG_MFD_TPS80031 is not set
+# CONFIG_TWL4030_CORE is not set
+# CONFIG_TWL6040_CORE is not set
+# CONFIG_MFD_WL1273_CORE is not set
+# CONFIG_MFD_LM3533 is not set
+# CONFIG_MFD_TMIO is not set
+# CONFIG_MFD_T7L66XB is not set
+# CONFIG_MFD_TC6387XB is not set
+# CONFIG_MFD_TC6393XB is not set
+# CONFIG_MFD_ARIZONA_I2C is not set
+# CONFIG_MFD_WM8400 is not set
+# CONFIG_MFD_WM831X_I2C is not set
+# CONFIG_MFD_WM8350_I2C is not set
+# CONFIG_MFD_WM8994 is not set
+# CONFIG_REGULATOR is not set
+# CONFIG_MEDIA_SUPPORT is not set
+
+#
+# Graphics support
+#
+# CONFIG_DRM is not set
+
+#
+# Frame buffer Devices
+#
+# CONFIG_FB is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+# CONFIG_VGASTATE is not set
+
+#
+# Console display driver support
+#
+CONFIG_DUMMY_CONSOLE=y
+# CONFIG_SOUND is not set
+
+#
+# HID support
+#
+CONFIG_HID=y
+# CONFIG_HID_BATTERY_STRENGTH is not set
+# CONFIG_HIDRAW is not set
+# CONFIG_UHID is not set
+# CONFIG_HID_GENERIC is not set
+
+#
+# Special HID drivers
+#
+CONFIG_HID_A4TECH=y
+# CONFIG_HID_ACRUX is not set
+CONFIG_HID_APPLE=y
+# CONFIG_HID_AUREAL is not set
+CONFIG_HID_BELKIN=y
+CONFIG_HID_CHERRY=y
+CONFIG_HID_CHICONY=y
+CONFIG_HID_CYPRESS=y
+# CONFIG_HID_DRAGONRISE is not set
+# CONFIG_HID_EMS_FF is not set
+# CONFIG_HID_ELECOM is not set
+CONFIG_HID_EZKEY=y
+# CONFIG_HID_GEMBIRD is not set
+# CONFIG_HID_GFRM is not set
+# CONFIG_HID_KEYTOUCH is not set
+# CONFIG_HID_KYE is not set
+# CONFIG_HID_WALTOP is not set
+# CONFIG_HID_GYRATION is not set
+# CONFIG_HID_ICADE is not set
+# CONFIG_HID_TWINHAN is not set
+CONFIG_HID_KENSINGTON=y
+# CONFIG_HID_LCPOWER is not set
+# CONFIG_HID_LENOVO is not set
+CONFIG_HID_LOGITECH=y
+# CONFIG_HID_LOGITECH_HIDPP is not set
+# CONFIG_LOGITECH_FF is not set
+# CONFIG_LOGIRUMBLEPAD2_FF is not set
+# CONFIG_LOGIG940_FF is not set
+# CONFIG_LOGIWHEELS_FF is not set
+# CONFIG_HID_MAGICMOUSE is not set
+CONFIG_HID_MICROSOFT=y
+CONFIG_HID_MONTEREY=y
+# CONFIG_HID_MULTITOUCH is not set
+# CONFIG_HID_ORTEK is not set
+# CONFIG_HID_PANTHERLORD is not set
+# CONFIG_HID_PETALYNX is not set
+# CONFIG_HID_PICOLCD is not set
+# CONFIG_HID_PLANTRONICS is not set
+# CONFIG_HID_PRIMAX is not set
+# CONFIG_HID_SAITEK is not set
+# CONFIG_HID_SAMSUNG is not set
+# CONFIG_HID_SPEEDLINK is not set
+# CONFIG_HID_STEELSERIES is not set
+# CONFIG_HID_SUNPLUS is not set
+# CONFIG_HID_RMI is not set
+# CONFIG_HID_GREENASIA is not set
+# CONFIG_HID_SMARTJOYPLUS is not set
+# CONFIG_HID_TIVO is not set
+# CONFIG_HID_TOPSEED is not set
+# CONFIG_HID_THRUSTMASTER is not set
+# CONFIG_HID_WACOM is not set
+# CONFIG_HID_XINMO is not set
+# CONFIG_HID_ZEROPLUS is not set
+# CONFIG_HID_ZYDACRON is not set
+# CONFIG_HID_SENSOR_HUB is not set
+
+#
+# I2C HID support
+#
+# CONFIG_I2C_HID is not set
+CONFIG_USB_OHCI_LITTLE_ENDIAN=y
+# CONFIG_USB_SUPPORT is not set
+# CONFIG_UWB is not set
+# CONFIG_MMC is not set
+# CONFIG_MEMSTICK is not set
+# CONFIG_NEW_LEDS is not set
+# CONFIG_ACCESSIBILITY is not set
+CONFIG_EDAC_ATOMIC_SCRUB=y
+CONFIG_EDAC_SUPPORT=y
+# CONFIG_EDAC is not set
+CONFIG_RTC_LIB=y
+# CONFIG_RTC_CLASS is not set
+# CONFIG_DMADEVICES is not set
+# CONFIG_AUXDISPLAY is not set
+# CONFIG_UIO is not set
+# CONFIG_VIRT_DRIVERS is not set
+
+#
+# Virtio drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+
+#
+# Microsoft Hyper-V guest support
+#
+# CONFIG_STAGING is not set
+# CONFIG_CHROME_PLATFORMS is not set
+CONFIG_CLKDEV_LOOKUP=y
+CONFIG_HAVE_CLK_PREPARE=y
+CONFIG_HAVE_MACH_CLKDEV=y
+CONFIG_COMMON_CLK=y
+
+#
+# Common Clock Framework
+#
+# CONFIG_COMMON_CLK_SI5351 is not set
+# CONFIG_COMMON_CLK_PXA is not set
+# CONFIG_COMMON_CLK_CDCE706 is not set
+
+#
+# Hardware Spinlock drivers
+#
+
+#
+# Clock Source drivers
+#
+CONFIG_CLKSRC_MMIO=y
+# CONFIG_ARM_TIMER_SP804 is not set
+# CONFIG_ATMEL_PIT is not set
+# CONFIG_SH_TIMER_CMT is not set
+# CONFIG_SH_TIMER_MTU2 is not set
+# CONFIG_SH_TIMER_TMU is not set
+# CONFIG_EM_TIMER_STI is not set
+# CONFIG_MAILBOX is not set
+CONFIG_IOMMU_SUPPORT=y
+
+#
+# Generic IOMMU Pagetable Support
+#
+# CONFIG_IOMMU_IO_PGTABLE_LPAE is not set
+# CONFIG_ARM_SMMU is not set
+
+#
+# Remoteproc drivers
+#
+# CONFIG_STE_MODEM_RPROC is not set
+
+#
+# Rpmsg drivers
+#
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_BRCMSTB is not set
+# CONFIG_SUNXI_SRAM is not set
+# CONFIG_SOC_TI is not set
+# CONFIG_PM_DEVFREQ is not set
+# CONFIG_EXTCON is not set
+# CONFIG_MEMORY is not set
+# CONFIG_IIO is not set
+# CONFIG_PWM is not set
+# CONFIG_IPACK_BUS is not set
+# CONFIG_RESET_CONTROLLER is not set
+# CONFIG_FMC is not set
+
+#
+# PHY Subsystem
+#
+# CONFIG_GENERIC_PHY is not set
+# CONFIG_PHY_PXA_28NM_HSIC is not set
+# CONFIG_PHY_PXA_28NM_USB2 is not set
+# CONFIG_BCM_KONA_USB2_PHY is not set
+# CONFIG_POWERCAP is not set
+# CONFIG_MCB is not set
+
+#
+# Performance monitor support
+#
+CONFIG_ARM_PMU=y
+# CONFIG_RAS is not set
+
+#
+# Android
+#
+# CONFIG_ANDROID is not set
+# CONFIG_NVMEM is not set
+# CONFIG_STM is not set
+# CONFIG_STM_DUMMY is not set
+# CONFIG_STM_SOURCE_CONSOLE is not set
+# CONFIG_INTEL_TH is not set
+
+#
+# FPGA Configuration Support
+#
+# CONFIG_FPGA is not set
+
+#
+# Firmware Drivers
+#
+# CONFIG_FIRMWARE_MEMMAP is not set
+
+#
+# File systems
+#
+# CONFIG_EXT2_FS is not set
+# CONFIG_EXT3_FS is not set
+# CONFIG_EXT4_FS is not set
+# CONFIG_REISERFS_FS is not set
+# CONFIG_JFS_FS is not set
+# CONFIG_XFS_FS is not set
+# CONFIG_GFS2_FS is not set
+# CONFIG_BTRFS_FS is not set
+# CONFIG_NILFS2_FS is not set
+# CONFIG_F2FS_FS is not set
+CONFIG_FS_POSIX_ACL=y
+CONFIG_EXPORTFS=y
+CONFIG_FILE_LOCKING=y
+# CONFIG_FSNOTIFY is not set
+# CONFIG_DNOTIFY is not set
+# CONFIG_INOTIFY_USER is not set
+# CONFIG_FANOTIFY is not set
+# CONFIG_QUOTA is not set
+# CONFIG_QUOTACTL is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_FUSE_FS is not set
+# CONFIG_OVERLAY_FS is not set
+
+#
+# Caches
+#
+# CONFIG_FSCACHE is not set
+
+#
+# CD-ROM/DVD Filesystems
+#
+# CONFIG_ISO9660_FS is not set
+# CONFIG_UDF_FS is not set
+
+#
+# DOS/FAT/NT Filesystems
+#
+CONFIG_FAT_FS=y
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_FAT_DEFAULT_CODEPAGE=437
+CONFIG_FAT_DEFAULT_IOCHARSET="iso8859-1"
+# CONFIG_NTFS_FS is not set
+
+#
+# Pseudo filesystems
+#
+CONFIG_PROC_FS=y
+CONFIG_PROC_SYSCTL=y
+CONFIG_PROC_PAGE_MONITOR=y
+# CONFIG_PROC_CHILDREN is not set
+CONFIG_KERNFS=y
+CONFIG_SYSFS=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_TMPFS_XATTR=y
+# CONFIG_HUGETLB_PAGE is not set
+# CONFIG_CONFIGFS_FS is not set
+CONFIG_MISC_FILESYSTEMS=y
+# CONFIG_ADFS_FS is not set
+# CONFIG_AFFS_FS is not set
+# CONFIG_HFS_FS is not set
+# CONFIG_HFSPLUS_FS is not set
+# CONFIG_BEFS_FS is not set
+# CONFIG_BFS_FS is not set
+# CONFIG_EFS_FS is not set
+# CONFIG_LOGFS is not set
+# CONFIG_CRAMFS is not set
+# CONFIG_SQUASHFS is not set
+# CONFIG_VXFS_FS is not set
+# CONFIG_MINIX_FS is not set
+# CONFIG_OMFS_FS is not set
+# CONFIG_HPFS_FS is not set
+# CONFIG_QNX4FS_FS is not set
+# CONFIG_QNX6FS_FS is not set
+CONFIG_ROMFS_FS=y
+CONFIG_ROMFS_BACKED_BY_BLOCK=y
+CONFIG_ROMFS_ON_BLOCK=y
+# CONFIG_PSTORE is not set
+# CONFIG_SYSV_FS is not set
+# CONFIG_UFS_FS is not set
+CONFIG_NETWORK_FILESYSTEMS=y
+CONFIG_NFS_FS=y
+CONFIG_NFS_V2=y
+CONFIG_NFS_V3=y
+# CONFIG_NFS_V3_ACL is not set
+# CONFIG_NFS_V4 is not set
+# CONFIG_NFS_SWAP is not set
+CONFIG_ROOT_NFS=y
+# CONFIG_NFSD is not set
+CONFIG_GRACE_PERIOD=y
+CONFIG_LOCKD=y
+CONFIG_LOCKD_V4=y
+CONFIG_NFS_COMMON=y
+CONFIG_SUNRPC=y
+# CONFIG_SUNRPC_DEBUG is not set
+# CONFIG_CEPH_FS is not set
+# CONFIG_CIFS is not set
+# CONFIG_NCP_FS is not set
+# CONFIG_CODA_FS is not set
+# CONFIG_AFS_FS is not set
+CONFIG_NLS=y
+CONFIG_NLS_DEFAULT="iso8859-1"
+CONFIG_NLS_CODEPAGE_437=y
+# CONFIG_NLS_CODEPAGE_737 is not set
+# CONFIG_NLS_CODEPAGE_775 is not set
+# CONFIG_NLS_CODEPAGE_850 is not set
+# CONFIG_NLS_CODEPAGE_852 is not set
+# CONFIG_NLS_CODEPAGE_855 is not set
+# CONFIG_NLS_CODEPAGE_857 is not set
+# CONFIG_NLS_CODEPAGE_860 is not set
+# CONFIG_NLS_CODEPAGE_861 is not set
+# CONFIG_NLS_CODEPAGE_862 is not set
+# CONFIG_NLS_CODEPAGE_863 is not set
+# CONFIG_NLS_CODEPAGE_864 is not set
+# CONFIG_NLS_CODEPAGE_865 is not set
+# CONFIG_NLS_CODEPAGE_866 is not set
+# CONFIG_NLS_CODEPAGE_869 is not set
+# CONFIG_NLS_CODEPAGE_936 is not set
+# CONFIG_NLS_CODEPAGE_950 is not set
+# CONFIG_NLS_CODEPAGE_932 is not set
+# CONFIG_NLS_CODEPAGE_949 is not set
+# CONFIG_NLS_CODEPAGE_874 is not set
+# CONFIG_NLS_ISO8859_8 is not set
+# CONFIG_NLS_CODEPAGE_1250 is not set
+# CONFIG_NLS_CODEPAGE_1251 is not set
+# CONFIG_NLS_ASCII is not set
+CONFIG_NLS_ISO8859_1=y
+# CONFIG_NLS_ISO8859_2 is not set
+# CONFIG_NLS_ISO8859_3 is not set
+# CONFIG_NLS_ISO8859_4 is not set
+# CONFIG_NLS_ISO8859_5 is not set
+# CONFIG_NLS_ISO8859_6 is not set
+# CONFIG_NLS_ISO8859_7 is not set
+# CONFIG_NLS_ISO8859_9 is not set
+# CONFIG_NLS_ISO8859_13 is not set
+# CONFIG_NLS_ISO8859_14 is not set
+# CONFIG_NLS_ISO8859_15 is not set
+# CONFIG_NLS_KOI8_R is not set
+# CONFIG_NLS_KOI8_U is not set
+# CONFIG_NLS_MAC_ROMAN is not set
+# CONFIG_NLS_MAC_CELTIC is not set
+# CONFIG_NLS_MAC_CENTEURO is not set
+# CONFIG_NLS_MAC_CROATIAN is not set
+# CONFIG_NLS_MAC_CYRILLIC is not set
+# CONFIG_NLS_MAC_GAELIC is not set
+# CONFIG_NLS_MAC_GREEK is not set
+# CONFIG_NLS_MAC_ICELAND is not set
+# CONFIG_NLS_MAC_INUIT is not set
+# CONFIG_NLS_MAC_ROMANIAN is not set
+# CONFIG_NLS_MAC_TURKISH is not set
+# CONFIG_NLS_UTF8 is not set
+
+#
+# Kernel hacking
+#
+
+#
+# printk and dmesg options
+#
+# CONFIG_PRINTK_TIME is not set
+CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
+# CONFIG_DYNAMIC_DEBUG is not set
+
+#
+# Compile-time checks and compiler options
+#
+# CONFIG_ENABLE_WARN_DEPRECATED is not set
+# CONFIG_ENABLE_MUST_CHECK is not set
+CONFIG_FRAME_WARN=1024
+# CONFIG_STRIP_ASM_SYMS is not set
+# CONFIG_UNUSED_SYMBOLS is not set
+CONFIG_DEBUG_FS=y
+# CONFIG_HEADERS_CHECK is not set
+# CONFIG_DEBUG_SECTION_MISMATCH is not set
+CONFIG_SECTION_MISMATCH_WARN_ONLY=y
+CONFIG_FRAME_POINTER=y
+# CONFIG_MAGIC_SYSRQ is not set
+# CONFIG_DEBUG_KERNEL is not set
+
+#
+# Memory Debugging
+#
+# CONFIG_PAGE_EXTENSION is not set
+# CONFIG_SLUB_DEBUG_ON is not set
+# CONFIG_SLUB_STATS is not set
+CONFIG_HAVE_DEBUG_KMEMLEAK=y
+CONFIG_DEBUG_MEMORY_INIT=y
+
+#
+# Debug Lockups and Hangs
+#
+# CONFIG_PANIC_ON_OOPS is not set
+CONFIG_PANIC_ON_OOPS_VALUE=0
+CONFIG_PANIC_TIMEOUT=0
+# CONFIG_SCHED_INFO is not set
+# CONFIG_DEBUG_TIMEKEEPING is not set
+
+#
+# Lock Debugging (spinlocks, mutexes, etc...)
+#
+# CONFIG_STACKTRACE is not set
+CONFIG_DEBUG_BUGVERBOSE=y
+
+#
+# RCU Debugging
+#
+# CONFIG_PROVE_RCU is not set
+# CONFIG_SPARSE_RCU_POINTER is not set
+# CONFIG_TORTURE_TEST is not set
+CONFIG_RCU_CPU_STALL_TIMEOUT=21
+CONFIG_HAVE_FUNCTION_TRACER=y
+CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
+CONFIG_HAVE_DYNAMIC_FTRACE=y
+CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
+CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
+CONFIG_HAVE_C_RECORDMCOUNT=y
+CONFIG_TRACING_SUPPORT=y
+# CONFIG_FTRACE is not set
+
+#
+# Runtime Testing
+#
+# CONFIG_LKDTM is not set
+# CONFIG_ATOMIC64_SELFTEST is not set
+# CONFIG_TEST_HEXDUMP is not set
+# CONFIG_TEST_STRING_HELPERS is not set
+# CONFIG_TEST_KSTRTOX is not set
+# CONFIG_TEST_PRINTF is not set
+# CONFIG_TEST_RHASHTABLE is not set
+# CONFIG_DMA_API_DEBUG is not set
+# CONFIG_TEST_LKM is not set
+# CONFIG_TEST_USER_COPY is not set
+# CONFIG_TEST_BPF is not set
+# CONFIG_TEST_FIRMWARE is not set
+# CONFIG_TEST_UDELAY is not set
+# CONFIG_MEMTEST is not set
+# CONFIG_TEST_STATIC_KEYS is not set
+# CONFIG_SAMPLES is not set
+CONFIG_HAVE_ARCH_KGDB=y
+CONFIG_STRICT_DEVMEM=y
+# CONFIG_ARM_UNWIND is not set
+# CONFIG_DEBUG_USER is not set
+CONFIG_DEBUG_LL_INCLUDE="mach/debug-macro.S"
+# CONFIG_DEBUG_UART_8250 is not set
+CONFIG_UNCOMPRESS_INCLUDE="mach/uncompress.h"
+# CONFIG_DEBUG_SET_MODULE_RONX is not set
+# CONFIG_CORESIGHT is not set
+
+#
+# Security options
+#
+# CONFIG_KEYS is not set
+# CONFIG_SECURITY_DMESG_RESTRICT is not set
+# CONFIG_SECURITY is not set
+# CONFIG_SECURITYFS is not set
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_DEFAULT_SECURITY=""
+CONFIG_CRYPTO=y
+
+#
+# Crypto core or helper
+#
+CONFIG_CRYPTO_ALGAPI=y
+CONFIG_CRYPTO_ALGAPI2=y
+CONFIG_CRYPTO_AEAD=y
+CONFIG_CRYPTO_AEAD2=y
+CONFIG_CRYPTO_BLKCIPHER=y
+CONFIG_CRYPTO_BLKCIPHER2=y
+CONFIG_CRYPTO_HASH=y
+CONFIG_CRYPTO_HASH2=y
+CONFIG_CRYPTO_RNG=y
+CONFIG_CRYPTO_RNG2=y
+CONFIG_CRYPTO_RNG_DEFAULT=y
+CONFIG_CRYPTO_PCOMP2=y
+CONFIG_CRYPTO_AKCIPHER2=y
+# CONFIG_CRYPTO_RSA is not set
+CONFIG_CRYPTO_MANAGER=y
+CONFIG_CRYPTO_MANAGER2=y
+# CONFIG_CRYPTO_USER is not set
+CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y
+CONFIG_CRYPTO_GF128MUL=y
+CONFIG_CRYPTO_NULL=y
+CONFIG_CRYPTO_NULL2=y
+CONFIG_CRYPTO_WORKQUEUE=y
+# CONFIG_CRYPTO_CRYPTD is not set
+# CONFIG_CRYPTO_MCRYPTD is not set
+CONFIG_CRYPTO_AUTHENC=y
+# CONFIG_CRYPTO_TEST is not set
+
+#
+# Authenticated Encryption with Associated Data
+#
+CONFIG_CRYPTO_CCM=y
+CONFIG_CRYPTO_GCM=y
+# CONFIG_CRYPTO_CHACHA20POLY1305 is not set
+CONFIG_CRYPTO_SEQIV=y
+CONFIG_CRYPTO_ECHAINIV=m
+
+#
+# Block modes
+#
+# CONFIG_CRYPTO_CBC is not set
+CONFIG_CRYPTO_CTR=y
+# CONFIG_CRYPTO_CTS is not set
+CONFIG_CRYPTO_ECB=y
+# CONFIG_CRYPTO_LRW is not set
+# CONFIG_CRYPTO_PCBC is not set
+# CONFIG_CRYPTO_XTS is not set
+# CONFIG_CRYPTO_KEYWRAP is not set
+
+#
+# Hash modes
+#
+# CONFIG_CRYPTO_CMAC is not set
+CONFIG_CRYPTO_HMAC=y
+# CONFIG_CRYPTO_XCBC is not set
+# CONFIG_CRYPTO_VMAC is not set
+
+#
+# Digest
+#
+# CONFIG_CRYPTO_CRC32C is not set
+# CONFIG_CRYPTO_CRC32 is not set
+# CONFIG_CRYPTO_CRCT10DIF is not set
+CONFIG_CRYPTO_GHASH=y
+# CONFIG_CRYPTO_POLY1305 is not set
+# CONFIG_CRYPTO_MD4 is not set
+# CONFIG_CRYPTO_MD5 is not set
+CONFIG_CRYPTO_MICHAEL_MIC=y
+# CONFIG_CRYPTO_RMD128 is not set
+# CONFIG_CRYPTO_RMD160 is not set
+# CONFIG_CRYPTO_RMD256 is not set
+# CONFIG_CRYPTO_RMD320 is not set
+# CONFIG_CRYPTO_SHA1 is not set
+CONFIG_CRYPTO_SHA256=y
+# CONFIG_CRYPTO_SHA512 is not set
+# CONFIG_CRYPTO_TGR192 is not set
+# CONFIG_CRYPTO_WP512 is not set
+
+#
+# Ciphers
+#
+CONFIG_CRYPTO_AES=y
+# CONFIG_CRYPTO_ANUBIS is not set
+CONFIG_CRYPTO_ARC4=y
+# CONFIG_CRYPTO_BLOWFISH is not set
+# CONFIG_CRYPTO_CAMELLIA is not set
+# CONFIG_CRYPTO_CAST5 is not set
+# CONFIG_CRYPTO_CAST6 is not set
+# CONFIG_CRYPTO_DES is not set
+# CONFIG_CRYPTO_FCRYPT is not set
+# CONFIG_CRYPTO_KHAZAD is not set
+# CONFIG_CRYPTO_SALSA20 is not set
+# CONFIG_CRYPTO_CHACHA20 is not set
+# CONFIG_CRYPTO_SEED is not set
+# CONFIG_CRYPTO_SERPENT is not set
+# CONFIG_CRYPTO_TEA is not set
+# CONFIG_CRYPTO_TWOFISH is not set
+
+#
+# Compression
+#
+# CONFIG_CRYPTO_DEFLATE is not set
+# CONFIG_CRYPTO_ZLIB is not set
+# CONFIG_CRYPTO_LZO is not set
+# CONFIG_CRYPTO_842 is not set
+# CONFIG_CRYPTO_LZ4 is not set
+# CONFIG_CRYPTO_LZ4HC is not set
+
+#
+# Random Number Generation
+#
+# CONFIG_CRYPTO_ANSI_CPRNG is not set
+CONFIG_CRYPTO_DRBG_MENU=y
+CONFIG_CRYPTO_DRBG_HMAC=y
+# CONFIG_CRYPTO_DRBG_HASH is not set
+# CONFIG_CRYPTO_DRBG_CTR is not set
+CONFIG_CRYPTO_DRBG=y
+CONFIG_CRYPTO_JITTERENTROPY=y
+# CONFIG_CRYPTO_USER_API_HASH is not set
+# CONFIG_CRYPTO_USER_API_SKCIPHER is not set
+# CONFIG_CRYPTO_USER_API_RNG is not set
+# CONFIG_CRYPTO_USER_API_AEAD is not set
+CONFIG_CRYPTO_HW=y
+
+#
+# Certificates for signature checking
+#
+# CONFIG_ARM_CRYPTO is not set
+# CONFIG_BINARY_PRINTF is not set
+
+#
+# Library routines
+#
+CONFIG_BITREVERSE=y
+# CONFIG_HAVE_ARCH_BITREVERSE is not set
+CONFIG_RATIONAL=y
+CONFIG_GENERIC_STRNCPY_FROM_USER=y
+CONFIG_GENERIC_STRNLEN_USER=y
+CONFIG_GENERIC_NET_UTILS=y
+CONFIG_GENERIC_PCI_IOMAP=y
+CONFIG_GENERIC_IO=y
+CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y
+CONFIG_CRC_CCITT=y
+# CONFIG_CRC16 is not set
+# CONFIG_CRC_T10DIF is not set
+# CONFIG_CRC_ITU_T is not set
+CONFIG_CRC32=y
+# CONFIG_CRC32_SELFTEST is not set
+CONFIG_CRC32_SLICEBY8=y
+# CONFIG_CRC32_SLICEBY4 is not set
+# CONFIG_CRC32_SARWATE is not set
+# CONFIG_CRC32_BIT is not set
+# CONFIG_CRC7 is not set
+# CONFIG_LIBCRC32C is not set
+# CONFIG_CRC8 is not set
+# CONFIG_AUDIT_ARCH_COMPAT_GENERIC is not set
+# CONFIG_RANDOM32_SELFTEST is not set
+CONFIG_ZLIB_INFLATE=y
+CONFIG_XZ_DEC=y
+CONFIG_XZ_DEC_X86=y
+CONFIG_XZ_DEC_POWERPC=y
+CONFIG_XZ_DEC_IA64=y
+CONFIG_XZ_DEC_ARM=y
+CONFIG_XZ_DEC_ARMTHUMB=y
+CONFIG_XZ_DEC_SPARC=y
+CONFIG_XZ_DEC_BCJ=y
+# CONFIG_XZ_DEC_TEST is not set
+CONFIG_DECOMPRESS_GZIP=y
+CONFIG_GENERIC_ALLOCATOR=y
+CONFIG_HAS_IOMEM=y
+CONFIG_HAS_IOPORT_MAP=y
+CONFIG_HAS_DMA=y
+CONFIG_DQL=y
+CONFIG_NLATTR=y
+CONFIG_GENERIC_ATOMIC64=y
+CONFIG_ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE=y
+# CONFIG_CORDIC is not set
+# CONFIG_DDR is not set
+# CONFIG_SG_SPLIT is not set
+# CONFIG_ARCH_HAS_SG_CHAIN is not set
+# CONFIG_VIRTUALIZATION is not set
diff -uprN linux-4.4.194/arch/arm/configs/nuc980_defconfig NUC980-linux-4.4.194/arch/arm/configs/nuc980_defconfig
--- linux-4.4.194/arch/arm/configs/nuc980_defconfig	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/configs/nuc980_defconfig	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,1739 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# Linux/arm 4.4.115 Kernel Configuration
+#
+CONFIG_ARM=y
+CONFIG_SYS_SUPPORTS_APM_EMULATION=y
+CONFIG_HAVE_PROC_CPU=y
+CONFIG_STACKTRACE_SUPPORT=y
+CONFIG_HAVE_LATENCYTOP_SUPPORT=y
+CONFIG_LOCKDEP_SUPPORT=y
+CONFIG_TRACE_IRQFLAGS_SUPPORT=y
+CONFIG_RWSEM_XCHGADD_ALGORITHM=y
+CONFIG_FIX_EARLYCON_MEM=y
+CONFIG_GENERIC_HWEIGHT=y
+CONFIG_GENERIC_CALIBRATE_DELAY=y
+CONFIG_NEED_DMA_MAP_STATE=y
+CONFIG_ARCH_SUPPORTS_UPROBES=y
+CONFIG_VECTORS_BASE=0xffff0000
+CONFIG_ARM_PATCH_PHYS_VIRT=y
+CONFIG_GENERIC_BUG=y
+CONFIG_PGTABLE_LEVELS=2
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+CONFIG_IRQ_WORK=y
+CONFIG_BUILDTIME_EXTABLE_SORT=y
+
+#
+# General setup
+#
+CONFIG_BROKEN_ON_SMP=y
+CONFIG_INIT_ENV_ARG_LIMIT=32
+CONFIG_CROSS_COMPILE=""
+# CONFIG_COMPILE_TEST is not set
+CONFIG_LOCALVERSION=""
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_HAVE_KERNEL_GZIP=y
+CONFIG_HAVE_KERNEL_LZMA=y
+CONFIG_HAVE_KERNEL_XZ=y
+CONFIG_HAVE_KERNEL_LZO=y
+CONFIG_HAVE_KERNEL_LZ4=y
+CONFIG_KERNEL_GZIP=y
+# CONFIG_KERNEL_LZMA is not set
+# CONFIG_KERNEL_XZ is not set
+# CONFIG_KERNEL_LZO is not set
+# CONFIG_KERNEL_LZ4 is not set
+CONFIG_DEFAULT_HOSTNAME="(none)"
+# CONFIG_SWAP is not set
+CONFIG_SYSVIPC=y
+CONFIG_SYSVIPC_SYSCTL=y
+# CONFIG_POSIX_MQUEUE is not set
+# CONFIG_CROSS_MEMORY_ATTACH is not set
+CONFIG_FHANDLE=y
+CONFIG_USELIB=y
+# CONFIG_AUDIT is not set
+
+#
+# IRQ subsystem
+#
+CONFIG_GENERIC_IRQ_PROBE=y
+CONFIG_GENERIC_IRQ_SHOW=y
+CONFIG_GENERIC_IRQ_SHOW_LEVEL=y
+CONFIG_HARDIRQS_SW_RESEND=y
+CONFIG_HANDLE_DOMAIN_IRQ=y
+CONFIG_IRQ_FORCED_THREADING=y
+CONFIG_GENERIC_CLOCKEVENTS=y
+
+#
+# Timers subsystem
+#
+CONFIG_TICK_ONESHOT=y
+CONFIG_NO_HZ_COMMON=y
+# CONFIG_HZ_PERIODIC is not set
+CONFIG_NO_HZ_IDLE=y
+# CONFIG_NO_HZ is not set
+CONFIG_HIGH_RES_TIMERS=y
+
+#
+# CPU/Task time and stats accounting
+#
+CONFIG_TICK_CPU_ACCOUNTING=y
+# CONFIG_VIRT_CPU_ACCOUNTING_GEN is not set
+# CONFIG_IRQ_TIME_ACCOUNTING is not set
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+# CONFIG_TASKSTATS is not set
+
+#
+# RCU Subsystem
+#
+CONFIG_PREEMPT_RCU=y
+# CONFIG_RCU_EXPERT is not set
+CONFIG_SRCU=y
+# CONFIG_TASKS_RCU is not set
+CONFIG_RCU_STALL_COMMON=y
+# CONFIG_TREE_RCU_TRACE is not set
+# CONFIG_RCU_EXPEDITE_BOOT is not set
+# CONFIG_BUILD_BIN2C is not set
+# CONFIG_IKCONFIG is not set
+CONFIG_LOG_BUF_SHIFT=17
+CONFIG_GENERIC_SCHED_CLOCK=y
+# CONFIG_CGROUPS is not set
+# CONFIG_CHECKPOINT_RESTORE is not set
+CONFIG_NAMESPACES=y
+# CONFIG_UTS_NS is not set
+# CONFIG_IPC_NS is not set
+# CONFIG_USER_NS is not set
+# CONFIG_PID_NS is not set
+# CONFIG_NET_NS is not set
+# CONFIG_SCHED_AUTOGROUP is not set
+# CONFIG_SYSFS_DEPRECATED is not set
+# CONFIG_RELAY is not set
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_INITRAMFS_SOURCE="../rootfs"
+CONFIG_INITRAMFS_ROOT_UID=0
+CONFIG_INITRAMFS_ROOT_GID=0
+CONFIG_RD_GZIP=y
+# CONFIG_RD_BZIP2 is not set
+# CONFIG_RD_LZMA is not set
+# CONFIG_RD_XZ is not set
+# CONFIG_RD_LZO is not set
+# CONFIG_RD_LZ4 is not set
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+CONFIG_SYSCTL=y
+CONFIG_ANON_INODES=y
+CONFIG_HAVE_UID16=y
+CONFIG_BPF=y
+# CONFIG_EXPERT is not set
+CONFIG_UID16=y
+CONFIG_MULTIUSER=y
+# CONFIG_SGETMASK_SYSCALL is not set
+CONFIG_SYSFS_SYSCALL=y
+# CONFIG_SYSCTL_SYSCALL is not set
+CONFIG_KALLSYMS=y
+CONFIG_PRINTK=y
+CONFIG_BUG=y
+CONFIG_ELF_CORE=y
+CONFIG_BASE_FULL=y
+CONFIG_FUTEX=y
+CONFIG_EPOLL=y
+CONFIG_SIGNALFD=y
+CONFIG_TIMERFD=y
+CONFIG_EVENTFD=y
+# CONFIG_BPF_SYSCALL is not set
+CONFIG_SHMEM=y
+CONFIG_AIO=y
+CONFIG_ADVISE_SYSCALLS=y
+# CONFIG_USERFAULTFD is not set
+CONFIG_MEMBARRIER=y
+# CONFIG_EMBEDDED is not set
+CONFIG_HAVE_PERF_EVENTS=y
+CONFIG_PERF_USE_VMALLOC=y
+
+#
+# Kernel Performance Events And Counters
+#
+# CONFIG_PERF_EVENTS is not set
+CONFIG_VM_EVENT_COUNTERS=y
+CONFIG_SLUB_DEBUG=y
+# CONFIG_COMPAT_BRK is not set
+# CONFIG_SLAB is not set
+CONFIG_SLUB=y
+# CONFIG_SYSTEM_DATA_VERIFICATION is not set
+# CONFIG_PROFILING is not set
+CONFIG_KEXEC_CORE=y
+CONFIG_HAVE_OPROFILE=y
+# CONFIG_KPROBES is not set
+# CONFIG_JUMP_LABEL is not set
+# CONFIG_UPROBES is not set
+# CONFIG_HAVE_64BIT_ALIGNED_ACCESS is not set
+CONFIG_ARCH_USE_BUILTIN_BSWAP=y
+CONFIG_HAVE_KPROBES=y
+CONFIG_HAVE_KRETPROBES=y
+CONFIG_HAVE_OPTPROBES=y
+CONFIG_HAVE_ARCH_TRACEHOOK=y
+CONFIG_HAVE_DMA_ATTRS=y
+CONFIG_HAVE_DMA_CONTIGUOUS=y
+CONFIG_GENERIC_SMP_IDLE_THREAD=y
+CONFIG_GENERIC_IDLE_POLL_SETUP=y
+CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
+CONFIG_HAVE_CLK=y
+CONFIG_HAVE_DMA_API_DEBUG=y
+CONFIG_HAVE_PERF_REGS=y
+CONFIG_HAVE_PERF_USER_STACK_DUMP=y
+CONFIG_HAVE_ARCH_JUMP_LABEL=y
+CONFIG_ARCH_WANT_IPC_PARSE_VERSION=y
+CONFIG_HAVE_CC_STACKPROTECTOR=y
+# CONFIG_CC_STACKPROTECTOR is not set
+CONFIG_CC_STACKPROTECTOR_NONE=y
+# CONFIG_CC_STACKPROTECTOR_REGULAR is not set
+# CONFIG_CC_STACKPROTECTOR_STRONG is not set
+CONFIG_HAVE_CONTEXT_TRACKING=y
+CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y
+CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y
+CONFIG_HAVE_MOD_ARCH_SPECIFIC=y
+CONFIG_MODULES_USE_ELF_REL=y
+CONFIG_ARCH_HAS_ELF_RANDOMIZE=y
+CONFIG_CLONE_BACKWARDS=y
+CONFIG_OLD_SIGSUSPEND3=y
+CONFIG_OLD_SIGACTION=y
+
+#
+# GCOV-based kernel profiling
+#
+# CONFIG_GCOV_KERNEL is not set
+CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y
+CONFIG_HAVE_GENERIC_DMA_COHERENT=y
+CONFIG_SLABINFO=y
+CONFIG_RT_MUTEXES=y
+CONFIG_BASE_SMALL=0
+CONFIG_MODULES=y
+# CONFIG_MODULE_FORCE_LOAD is not set
+CONFIG_MODULE_UNLOAD=y
+# CONFIG_MODULE_FORCE_UNLOAD is not set
+# CONFIG_MODVERSIONS is not set
+# CONFIG_MODULE_SRCVERSION_ALL is not set
+# CONFIG_MODULE_SIG is not set
+# CONFIG_MODULE_COMPRESS is not set
+CONFIG_BLOCK=y
+CONFIG_LBDAF=y
+CONFIG_BLK_DEV_BSG=y
+# CONFIG_BLK_DEV_BSGLIB is not set
+# CONFIG_BLK_DEV_INTEGRITY is not set
+# CONFIG_BLK_CMDLINE_PARSER is not set
+
+#
+# Partition Types
+#
+# CONFIG_PARTITION_ADVANCED is not set
+CONFIG_MSDOS_PARTITION=y
+CONFIG_EFI_PARTITION=y
+
+#
+# IO Schedulers
+#
+CONFIG_IOSCHED_NOOP=y
+# CONFIG_IOSCHED_DEADLINE is not set
+# CONFIG_IOSCHED_CFQ is not set
+CONFIG_DEFAULT_NOOP=y
+CONFIG_DEFAULT_IOSCHED="noop"
+CONFIG_UNINLINE_SPIN_UNLOCK=y
+CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y
+# CONFIG_FREEZER is not set
+
+#
+# System Type
+#
+CONFIG_MMU=y
+# CONFIG_ARCH_MULTIPLATFORM is not set
+# CONFIG_ARCH_REALVIEW is not set
+# CONFIG_ARCH_VERSATILE is not set
+# CONFIG_ARCH_CLPS711X is not set
+# CONFIG_ARCH_GEMINI is not set
+# CONFIG_ARCH_EBSA110 is not set
+# CONFIG_ARCH_EP93XX is not set
+# CONFIG_ARCH_FOOTBRIDGE is not set
+# CONFIG_ARCH_NETX is not set
+# CONFIG_ARCH_IOP13XX is not set
+# CONFIG_ARCH_IOP32X is not set
+# CONFIG_ARCH_IOP33X is not set
+# CONFIG_ARCH_IXP4XX is not set
+# CONFIG_ARCH_DOVE is not set
+# CONFIG_ARCH_MV78XX0 is not set
+# CONFIG_ARCH_ORION5X is not set
+# CONFIG_ARCH_MMP is not set
+# CONFIG_ARCH_KS8695 is not set
+# CONFIG_ARCH_W90X900 is not set
+CONFIG_ARCH_NUC980=y
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_PXA is not set
+# CONFIG_ARCH_RPC is not set
+# CONFIG_ARCH_SA1100 is not set
+# CONFIG_ARCH_S3C24XX is not set
+# CONFIG_ARCH_S3C64XX is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_ARCH_OMAP1 is not set
+CONFIG_CPU_NUC980=y
+
+#
+# NUC980 Machines
+#
+CONFIG_MACH_NUC980=y
+CONFIG_BOARD_NUC980=y
+# CONFIG_NUC980_FIQ is not set
+
+#
+# Processor Type
+#
+CONFIG_CPU_ARM926T=y
+CONFIG_CPU_32v5=y
+CONFIG_CPU_ABRT_EV5TJ=y
+CONFIG_CPU_PABRT_LEGACY=y
+CONFIG_CPU_CACHE_VIVT=y
+CONFIG_CPU_COPY_V4WB=y
+CONFIG_CPU_TLB_V4WBI=y
+CONFIG_CPU_CP15=y
+CONFIG_CPU_CP15_MMU=y
+CONFIG_CPU_USE_DOMAINS=y
+
+#
+# Processor Features
+#
+# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set
+CONFIG_ARM_THUMB=y
+# CONFIG_CPU_ICACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_WRITETHROUGH is not set
+# CONFIG_CPU_CACHE_ROUND_ROBIN is not set
+CONFIG_NEED_KUSER_HELPERS=y
+CONFIG_KUSER_HELPERS=y
+# CONFIG_CACHE_L2X0 is not set
+CONFIG_ARM_L1_CACHE_SHIFT=5
+# CONFIG_ARM_KERNMEM_PERMS is not set
+
+#
+# Bus support
+#
+# CONFIG_PCI_DOMAINS_GENERIC is not set
+# CONFIG_PCI_SYSCALL is not set
+# CONFIG_PCCARD is not set
+
+#
+# Kernel Features
+#
+CONFIG_VMSPLIT_3G=y
+# CONFIG_VMSPLIT_3G_OPT is not set
+# CONFIG_VMSPLIT_2G is not set
+# CONFIG_VMSPLIT_1G is not set
+CONFIG_PAGE_OFFSET=0xC0000000
+CONFIG_ARCH_NR_GPIO=0
+# CONFIG_PREEMPT_NONE is not set
+# CONFIG_PREEMPT_VOLUNTARY is not set
+CONFIG_PREEMPT=y
+CONFIG_PREEMPT_COUNT=y
+CONFIG_HZ_FIXED=0
+CONFIG_HZ_100=y
+# CONFIG_HZ_200 is not set
+# CONFIG_HZ_250 is not set
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_500 is not set
+# CONFIG_HZ_1000 is not set
+CONFIG_HZ=100
+CONFIG_SCHED_HRTICK=y
+CONFIG_AEABI=y
+CONFIG_OABI_COMPAT=y
+# CONFIG_ARCH_SPARSEMEM_DEFAULT is not set
+# CONFIG_ARCH_SELECT_MEMORY_MODEL is not set
+CONFIG_HAVE_ARCH_PFN_VALID=y
+# CONFIG_HIGHMEM is not set
+# CONFIG_CPU_SW_DOMAIN_PAN is not set
+CONFIG_ARCH_WANT_GENERAL_HUGETLB=y
+# CONFIG_ARM_MODULE_PLTS is not set
+CONFIG_FLATMEM=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+CONFIG_HAVE_MEMBLOCK=y
+CONFIG_NO_BOOTMEM=y
+# CONFIG_HAVE_BOOTMEM_INFO_NODE is not set
+CONFIG_SPLIT_PTLOCK_CPUS=999999
+CONFIG_COMPACTION=y
+CONFIG_MIGRATION=y
+# CONFIG_PHYS_ADDR_T_64BIT is not set
+CONFIG_ZONE_DMA_FLAG=0
+# CONFIG_KSM is not set
+CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
+CONFIG_NEED_PER_CPU_KM=y
+# CONFIG_CLEANCACHE is not set
+# CONFIG_CMA is not set
+# CONFIG_ZPOOL is not set
+# CONFIG_ZBUD is not set
+# CONFIG_ZSMALLOC is not set
+# CONFIG_IDLE_PAGE_TRACKING is not set
+CONFIG_FORCE_MAX_ZONEORDER=11
+CONFIG_ALIGNMENT_TRAP=y
+# CONFIG_UACCESS_WITH_MEMCPY is not set
+# CONFIG_SECCOMP is not set
+CONFIG_SWIOTLB=y
+CONFIG_IOMMU_HELPER=y
+
+#
+# Boot options
+#
+# CONFIG_USE_OF is not set
+CONFIG_ATAGS=y
+# CONFIG_DEPRECATED_PARAM_STRUCT is not set
+CONFIG_ZBOOT_ROM_TEXT=0
+CONFIG_ZBOOT_ROM_BSS=0
+CONFIG_CMDLINE="root=/dev/ram0 console=ttyS0,115200n8 rdinit=/sbin/init mem=64M"
+CONFIG_CMDLINE_FROM_BOOTLOADER=y
+# CONFIG_CMDLINE_EXTEND is not set
+# CONFIG_CMDLINE_FORCE is not set
+# CONFIG_XIP_KERNEL is not set
+CONFIG_KEXEC=y
+# CONFIG_ATAGS_PROC is not set
+# CONFIG_CRASH_DUMP is not set
+CONFIG_AUTO_ZRELADDR=y
+
+#
+# CPU Power Management
+#
+
+#
+# CPU Frequency scaling
+#
+# CONFIG_CPU_FREQ is not set
+
+#
+# CPU Idle
+#
+# CONFIG_CPU_IDLE is not set
+# CONFIG_ARCH_NEEDS_CPU_IDLE_COUPLED is not set
+
+#
+# Floating point emulation
+#
+
+#
+# At least one emulation must be selected
+#
+CONFIG_FPE_NWFPE=y
+# CONFIG_FPE_NWFPE_XP is not set
+# CONFIG_FPE_FASTFPE is not set
+# CONFIG_VFP is not set
+
+#
+# Userspace binary formats
+#
+CONFIG_BINFMT_ELF=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_SCRIPT=y
+# CONFIG_HAVE_AOUT is not set
+# CONFIG_BINFMT_MISC is not set
+CONFIG_COREDUMP=y
+
+#
+# Power management options
+#
+# CONFIG_SUSPEND is not set
+# CONFIG_PM is not set
+CONFIG_ARCH_SUSPEND_POSSIBLE=y
+# CONFIG_ARM_CPU_SUSPEND is not set
+CONFIG_ARCH_HIBERNATION_POSSIBLE=y
+CONFIG_NET=y
+
+#
+# Networking options
+#
+CONFIG_PACKET=y
+CONFIG_PACKET_DIAG=y
+CONFIG_UNIX=y
+CONFIG_UNIX_DIAG=y
+# CONFIG_XFRM_USER is not set
+# CONFIG_NET_KEY is not set
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+# CONFIG_IP_ADVANCED_ROUTER is not set
+# CONFIG_IP_PNP is not set
+# CONFIG_NET_IPIP is not set
+# CONFIG_NET_IPGRE_DEMUX is not set
+# CONFIG_NET_IP_TUNNEL is not set
+# CONFIG_IP_MROUTE is not set
+# CONFIG_SYN_COOKIES is not set
+# CONFIG_NET_UDP_TUNNEL is not set
+# CONFIG_NET_FOU is not set
+# CONFIG_INET_AH is not set
+# CONFIG_INET_ESP is not set
+# CONFIG_INET_IPCOMP is not set
+# CONFIG_INET_XFRM_TUNNEL is not set
+# CONFIG_INET_TUNNEL is not set
+# CONFIG_INET_XFRM_MODE_TRANSPORT is not set
+# CONFIG_INET_XFRM_MODE_TUNNEL is not set
+# CONFIG_INET_XFRM_MODE_BEET is not set
+# CONFIG_INET_LRO is not set
+# CONFIG_INET_DIAG is not set
+# CONFIG_TCP_CONG_ADVANCED is not set
+CONFIG_TCP_CONG_CUBIC=y
+CONFIG_DEFAULT_TCP_CONG="cubic"
+# CONFIG_TCP_MD5SIG is not set
+# CONFIG_IPV6 is not set
+# CONFIG_NETWORK_SECMARK is not set
+# CONFIG_NET_PTP_CLASSIFY is not set
+# CONFIG_NETWORK_PHY_TIMESTAMPING is not set
+# CONFIG_NETFILTER is not set
+# CONFIG_IP_DCCP is not set
+# CONFIG_IP_SCTP is not set
+# CONFIG_RDS is not set
+# CONFIG_TIPC is not set
+# CONFIG_ATM is not set
+# CONFIG_L2TP is not set
+# CONFIG_BRIDGE is not set
+CONFIG_HAVE_NET_DSA=y
+# CONFIG_NET_DSA is not set
+# CONFIG_VLAN_8021Q is not set
+# CONFIG_DECNET is not set
+# CONFIG_LLC2 is not set
+# CONFIG_IPX is not set
+# CONFIG_ATALK is not set
+# CONFIG_X25 is not set
+# CONFIG_LAPB is not set
+# CONFIG_PHONET is not set
+# CONFIG_IEEE802154 is not set
+# CONFIG_NET_SCHED is not set
+# CONFIG_DCB is not set
+# CONFIG_BATMAN_ADV is not set
+# CONFIG_OPENVSWITCH is not set
+# CONFIG_VSOCKETS is not set
+# CONFIG_NETLINK_DIAG is not set
+# CONFIG_MPLS is not set
+# CONFIG_HSR is not set
+# CONFIG_NET_SWITCHDEV is not set
+# CONFIG_NET_L3_MASTER_DEV is not set
+CONFIG_NET_RX_BUSY_POLL=y
+CONFIG_BQL=y
+# CONFIG_BPF_JIT is not set
+
+#
+# Network testing
+#
+# CONFIG_NET_PKTGEN is not set
+# CONFIG_HAMRADIO is not set
+# CONFIG_CAN is not set
+# CONFIG_IRDA is not set
+# CONFIG_BT is not set
+# CONFIG_AF_RXRPC is not set
+# CONFIG_WIRELESS is not set
+# CONFIG_WIMAX is not set
+# CONFIG_RFKILL is not set
+# CONFIG_NET_9P is not set
+# CONFIG_CAIF is not set
+# CONFIG_CEPH_LIB is not set
+# CONFIG_NFC is not set
+# CONFIG_LWTUNNEL is not set
+CONFIG_HAVE_BPF_JIT=y
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_UEVENT_HELPER=y
+CONFIG_UEVENT_HELPER_PATH="/sbin/hotplug"
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+# CONFIG_STANDALONE is not set
+# CONFIG_PREVENT_FIRMWARE_BUILD is not set
+CONFIG_FW_LOADER=y
+# CONFIG_FIRMWARE_IN_KERNEL is not set
+CONFIG_EXTRA_FIRMWARE=""
+# CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set
+CONFIG_ALLOW_DEV_COREDUMP=y
+# CONFIG_SYS_HYPERVISOR is not set
+# CONFIG_GENERIC_CPU_DEVICES is not set
+# CONFIG_DMA_SHARED_BUFFER is not set
+
+#
+# Bus devices
+#
+# CONFIG_BRCMSTB_GISB_ARB is not set
+# CONFIG_CONNECTOR is not set
+# CONFIG_MTD is not set
+# CONFIG_OF is not set
+CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y
+# CONFIG_PARPORT is not set
+CONFIG_BLK_DEV=y
+# CONFIG_BLK_DEV_NULL_BLK is not set
+# CONFIG_BLK_DEV_COW_COMMON is not set
+# CONFIG_BLK_DEV_LOOP is not set
+# CONFIG_BLK_DEV_DRBD is not set
+# CONFIG_BLK_DEV_NBD is not set
+CONFIG_BLK_DEV_RAM=y
+CONFIG_BLK_DEV_RAM_COUNT=16
+CONFIG_BLK_DEV_RAM_SIZE=16384
+# CONFIG_CDROM_PKTCDVD is not set
+# CONFIG_ATA_OVER_ETH is not set
+# CONFIG_MG_DISK is not set
+# CONFIG_BLK_DEV_RBD is not set
+
+#
+# Misc devices
+#
+# CONFIG_SENSORS_LIS3LV02D is not set
+# CONFIG_DUMMY_IRQ is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+# CONFIG_SRAM is not set
+# CONFIG_NUC980_EBI is not set
+# CONFIG_NUC980_ETIMER is not set
+# CONFIG_NUC980_QSPI0_SLAVE is not set
+# CONFIG_NUC980_SPI0_SLAVE is not set
+# CONFIG_NUC980_SPI1_SLAVE is not set
+# CONFIG_NUC980_SC is not set
+# CONFIG_C2PORT is not set
+
+#
+# EEPROM support
+#
+# CONFIG_EEPROM_93CX6 is not set
+
+#
+# Texas Instruments shared transport line discipline
+#
+# CONFIG_TI_ST is not set
+
+#
+# Altera FPGA firmware download module
+#
+
+#
+# Intel MIC Bus Driver
+#
+
+#
+# SCIF Bus Driver
+#
+
+#
+# Intel MIC Host Driver
+#
+
+#
+# Intel MIC Card Driver
+#
+
+#
+# SCIF Driver
+#
+
+#
+# Intel MIC Coprocessor State Management (COSM) Drivers
+#
+# CONFIG_ECHO is not set
+# CONFIG_CXL_BASE is not set
+# CONFIG_CXL_KERNEL_API is not set
+# CONFIG_CXL_EEH is not set
+
+#
+# SCSI device support
+#
+CONFIG_SCSI_MOD=y
+# CONFIG_RAID_ATTRS is not set
+CONFIG_SCSI=y
+CONFIG_SCSI_DMA=y
+# CONFIG_SCSI_NETLINK is not set
+# CONFIG_SCSI_MQ_DEFAULT is not set
+# CONFIG_SCSI_PROC_FS is not set
+
+#
+# SCSI support type (disk, tape, CD-ROM)
+#
+CONFIG_BLK_DEV_SD=y
+# CONFIG_CHR_DEV_ST is not set
+# CONFIG_CHR_DEV_OSST is not set
+# CONFIG_BLK_DEV_SR is not set
+# CONFIG_CHR_DEV_SG is not set
+# CONFIG_CHR_DEV_SCH is not set
+# CONFIG_SCSI_CONSTANTS is not set
+# CONFIG_SCSI_LOGGING is not set
+# CONFIG_SCSI_SCAN_ASYNC is not set
+
+#
+# SCSI Transports
+#
+# CONFIG_SCSI_SPI_ATTRS is not set
+# CONFIG_SCSI_FC_ATTRS is not set
+# CONFIG_SCSI_ISCSI_ATTRS is not set
+# CONFIG_SCSI_SAS_ATTRS is not set
+# CONFIG_SCSI_SAS_LIBSAS is not set
+# CONFIG_SCSI_SRP_ATTRS is not set
+# CONFIG_SCSI_LOWLEVEL is not set
+# CONFIG_SCSI_DH is not set
+# CONFIG_SCSI_OSD_INITIATOR is not set
+# CONFIG_ATA is not set
+# CONFIG_MD is not set
+# CONFIG_TARGET_CORE is not set
+CONFIG_NETDEVICES=y
+CONFIG_MII=y
+CONFIG_NET_CORE=y
+# CONFIG_BONDING is not set
+CONFIG_DUMMY=y
+# CONFIG_EQUALIZER is not set
+# CONFIG_NET_TEAM is not set
+# CONFIG_MACVLAN is not set
+# CONFIG_VXLAN is not set
+# CONFIG_NETCONSOLE is not set
+# CONFIG_NETPOLL is not set
+# CONFIG_NET_POLL_CONTROLLER is not set
+# CONFIG_TUN is not set
+# CONFIG_TUN_VNET_CROSS_LE is not set
+# CONFIG_VETH is not set
+# CONFIG_NLMON is not set
+
+#
+# CAIF transport drivers
+#
+
+#
+# Distributed Switch Architecture drivers
+#
+# CONFIG_NET_DSA_MV88E6XXX is not set
+# CONFIG_NET_DSA_MV88E6XXX_NEED_PPU is not set
+CONFIG_ETHERNET=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_NET_VENDOR_ARC is not set
+# CONFIG_NET_VENDOR_AURORA is not set
+# CONFIG_NET_CADENCE is not set
+# CONFIG_NET_VENDOR_BROADCOM is not set
+# CONFIG_NET_VENDOR_CIRRUS is not set
+# CONFIG_DM9000 is not set
+# CONFIG_DNET is not set
+# CONFIG_NET_VENDOR_EZCHIP is not set
+# CONFIG_NET_VENDOR_FARADAY is not set
+# CONFIG_NET_VENDOR_INTEL is not set
+# CONFIG_NET_VENDOR_MARVELL is not set
+# CONFIG_NET_VENDOR_MICREL is not set
+# CONFIG_NET_VENDOR_NATSEMI is not set
+CONFIG_NET_VENDOR_NUVOTON=y
+CONFIG_NUC980_ETH0=y
+# CONFIG_NUC980_ETH1 is not set
+# CONFIG_ETHOC is not set
+# CONFIG_NET_VENDOR_QUALCOMM is not set
+# CONFIG_NET_VENDOR_RENESAS is not set
+# CONFIG_NET_VENDOR_ROCKER is not set
+# CONFIG_NET_VENDOR_SAMSUNG is not set
+# CONFIG_NET_VENDOR_SEEQ is not set
+# CONFIG_NET_VENDOR_SMSC is not set
+# CONFIG_NET_VENDOR_STMICRO is not set
+# CONFIG_NET_VENDOR_SYNOPSYS is not set
+# CONFIG_NET_VENDOR_VIA is not set
+# CONFIG_NET_VENDOR_WIZNET is not set
+CONFIG_PHYLIB=y
+
+#
+# MII PHY device drivers
+#
+# CONFIG_AQUANTIA_PHY is not set
+# CONFIG_AT803X_PHY is not set
+# CONFIG_AMD_PHY is not set
+# CONFIG_MARVELL_PHY is not set
+# CONFIG_DAVICOM_PHY is not set
+# CONFIG_QSEMI_PHY is not set
+# CONFIG_LXT_PHY is not set
+# CONFIG_CICADA_PHY is not set
+# CONFIG_VITESSE_PHY is not set
+# CONFIG_TERANETICS_PHY is not set
+# CONFIG_SMSC_PHY is not set
+# CONFIG_BROADCOM_PHY is not set
+# CONFIG_BCM7XXX_PHY is not set
+# CONFIG_BCM87XX_PHY is not set
+CONFIG_ICPLUS_PHY=y
+# CONFIG_REALTEK_PHY is not set
+# CONFIG_NATIONAL_PHY is not set
+# CONFIG_STE10XP is not set
+# CONFIG_LSI_ET1011C_PHY is not set
+# CONFIG_MICREL_PHY is not set
+# CONFIG_DP83848_PHY is not set
+# CONFIG_DP83867_PHY is not set
+# CONFIG_MICROCHIP_PHY is not set
+# CONFIG_FIXED_PHY is not set
+# CONFIG_MDIO_BITBANG is not set
+# CONFIG_MDIO_BCM_UNIMAC is not set
+# CONFIG_PPP is not set
+# CONFIG_SLIP is not set
+# CONFIG_USB_NET_DRIVERS is not set
+# CONFIG_WLAN is not set
+
+#
+# Enable WiMAX (Networking options) to see the WiMAX drivers
+#
+# CONFIG_WAN is not set
+# CONFIG_ISDN is not set
+# CONFIG_NVM is not set
+
+#
+# Input device support
+#
+CONFIG_INPUT=y
+# CONFIG_INPUT_FF_MEMLESS is not set
+# CONFIG_INPUT_POLLDEV is not set
+# CONFIG_INPUT_SPARSEKMAP is not set
+# CONFIG_INPUT_MATRIXKMAP is not set
+
+#
+# Userland interfaces
+#
+# CONFIG_INPUT_MOUSEDEV is not set
+# CONFIG_INPUT_JOYDEV is not set
+# CONFIG_INPUT_EVDEV is not set
+# CONFIG_INPUT_EVBUG is not set
+
+#
+# Input Device Drivers
+#
+# CONFIG_INPUT_KEYBOARD is not set
+# CONFIG_INPUT_MOUSE is not set
+# CONFIG_INPUT_JOYSTICK is not set
+# CONFIG_INPUT_TABLET is not set
+# CONFIG_INPUT_TOUCHSCREEN is not set
+# CONFIG_INPUT_MISC is not set
+# CONFIG_NUC980_ADC is not set
+
+#
+# Hardware I/O ports
+#
+# CONFIG_SERIO is not set
+# CONFIG_GAMEPORT is not set
+
+#
+# Character devices
+#
+CONFIG_TTY=y
+CONFIG_VT=y
+CONFIG_CONSOLE_TRANSLATIONS=y
+CONFIG_VT_CONSOLE=y
+CONFIG_HW_CONSOLE=y
+CONFIG_VT_HW_CONSOLE_BINDING=y
+CONFIG_UNIX98_PTYS=y
+CONFIG_DEVPTS_MULTIPLE_INSTANCES=y
+CONFIG_LEGACY_PTYS=y
+CONFIG_LEGACY_PTY_COUNT=256
+# CONFIG_SERIAL_NONSTANDARD is not set
+# CONFIG_N_GSM is not set
+# CONFIG_TRACE_SINK is not set
+CONFIG_DEVMEM=y
+CONFIG_DEVKMEM=y
+
+#
+# Serial drivers
+#
+# CONFIG_SERIAL_8250 is not set
+
+#
+# Non-8250 serial port support
+#
+CONFIG_SERIAL_NUC980=y
+CONFIG_SERIAL_NUC980_CONSOLE=y
+# CONFIG_NUC980_UART1 is not set
+# CONFIG_NUC980_UART2 is not set
+# CONFIG_NUC980_UART3 is not set
+# CONFIG_NUC980_UART4 is not set
+# CONFIG_NUC980_UART5 is not set
+# CONFIG_NUC980_UART6 is not set
+# CONFIG_NUC980_UART7 is not set
+# CONFIG_NUC980_UART8 is not set
+# CONFIG_NUC980_UART9 is not set
+# CONFIG_SCUART_NUC980 is not set
+# CONFIG_SERIAL_EARLYCON_ARM_SEMIHOST is not set
+# CONFIG_SERIAL_UARTLITE is not set
+CONFIG_SERIAL_CORE=y
+CONFIG_SERIAL_CORE_CONSOLE=y
+# CONFIG_SERIAL_SCCNXP is not set
+# CONFIG_SERIAL_BCM63XX is not set
+# CONFIG_SERIAL_ALTERA_JTAGUART is not set
+# CONFIG_SERIAL_ALTERA_UART is not set
+# CONFIG_SERIAL_ARC is not set
+# CONFIG_SERIAL_FSL_LPUART is not set
+# CONFIG_SERIAL_ST_ASC is not set
+# CONFIG_SERIAL_STM32 is not set
+# CONFIG_HVC_DCC is not set
+# CONFIG_IPMI_HANDLER is not set
+# CONFIG_HW_RANDOM is not set
+# CONFIG_R3964 is not set
+# CONFIG_RAW_DRIVER is not set
+# CONFIG_TCG_TPM is not set
+
+#
+# I2C support
+#
+# CONFIG_I2C is not set
+# CONFIG_SPI is not set
+# CONFIG_SPMI is not set
+# CONFIG_HSI is not set
+
+#
+# PPS support
+#
+# CONFIG_PPS is not set
+
+#
+# PPS generators support
+#
+
+#
+# PTP clock support
+#
+# CONFIG_PTP_1588_CLOCK is not set
+
+#
+# Enable PHYLIB and NETWORK_PHY_TIMESTAMPING to see the additional clocks.
+#
+CONFIG_PINCTRL=y
+
+#
+# Pin controllers
+#
+CONFIG_PINMUX=y
+CONFIG_PINCONF=y
+# CONFIG_PINCTRL_AMD is not set
+CONFIG_PINCTRL_NUC980=y
+CONFIG_ARCH_HAVE_CUSTOM_GPIO_H=y
+CONFIG_ARCH_REQUIRE_GPIOLIB=y
+CONFIG_GPIOLIB=y
+CONFIG_GPIO_DEVRES=y
+CONFIG_GPIO_SYSFS=y
+
+#
+# Memory mapped GPIO drivers
+#
+CONFIG_GPIO_NUC980=y
+# CONFIG_GPIO_NUC980_EINT_WKUP is not set
+# CONFIG_GPIO_DWAPB is not set
+# CONFIG_GPIO_GENERIC_PLATFORM is not set
+# CONFIG_GPIO_ZX is not set
+
+#
+# MFD GPIO expanders
+#
+
+#
+# USB GPIO expanders
+#
+# CONFIG_W1 is not set
+# CONFIG_POWER_SUPPLY is not set
+# CONFIG_POWER_AVS is not set
+# CONFIG_HWMON is not set
+# CONFIG_THERMAL is not set
+# CONFIG_WATCHDOG is not set
+CONFIG_SSB_POSSIBLE=y
+
+#
+# Sonics Silicon Backplane
+#
+# CONFIG_SSB is not set
+CONFIG_BCMA_POSSIBLE=y
+
+#
+# Broadcom specific AMBA
+#
+# CONFIG_BCMA is not set
+
+#
+# Multifunction device drivers
+#
+# CONFIG_MFD_CORE is not set
+# CONFIG_MFD_CROS_EC is not set
+# CONFIG_MFD_ASIC3 is not set
+# CONFIG_MFD_DLN2 is not set
+# CONFIG_HTC_EGPIO is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_MFD_KEMPLD is not set
+# CONFIG_MFD_MT6397 is not set
+# CONFIG_MFD_VIPERBOARD is not set
+# CONFIG_MFD_PM8921_CORE is not set
+# CONFIG_MFD_RTSX_USB is not set
+# CONFIG_MFD_SM501 is not set
+# CONFIG_ABX500_CORE is not set
+# CONFIG_MFD_SYSCON is not set
+# CONFIG_MFD_TI_AM335X_TSCADC is not set
+# CONFIG_MFD_TPS65912 is not set
+# CONFIG_MFD_TMIO is not set
+# CONFIG_MFD_T7L66XB is not set
+# CONFIG_MFD_TC6387XB is not set
+# CONFIG_MFD_TC6393XB is not set
+# CONFIG_REGULATOR is not set
+# CONFIG_MEDIA_SUPPORT is not set
+
+#
+# Graphics support
+#
+# CONFIG_DRM is not set
+
+#
+# Frame buffer Devices
+#
+# CONFIG_FB is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+# CONFIG_VGASTATE is not set
+
+#
+# Console display driver support
+#
+CONFIG_DUMMY_CONSOLE=y
+# CONFIG_SOUND is not set
+
+#
+# HID support
+#
+CONFIG_HID=y
+# CONFIG_HID_BATTERY_STRENGTH is not set
+# CONFIG_HIDRAW is not set
+# CONFIG_UHID is not set
+# CONFIG_HID_GENERIC is not set
+
+#
+# Special HID drivers
+#
+CONFIG_HID_A4TECH=y
+# CONFIG_HID_ACRUX is not set
+CONFIG_HID_APPLE=y
+# CONFIG_HID_APPLEIR is not set
+# CONFIG_HID_AUREAL is not set
+CONFIG_HID_BELKIN=y
+# CONFIG_HID_BETOP_FF is not set
+CONFIG_HID_CHERRY=y
+CONFIG_HID_CHICONY=y
+CONFIG_HID_CYPRESS=y
+# CONFIG_HID_DRAGONRISE is not set
+# CONFIG_HID_EMS_FF is not set
+# CONFIG_HID_ELECOM is not set
+# CONFIG_HID_ELO is not set
+CONFIG_HID_EZKEY=y
+# CONFIG_HID_GEMBIRD is not set
+# CONFIG_HID_GFRM is not set
+# CONFIG_HID_HOLTEK is not set
+# CONFIG_HID_KEYTOUCH is not set
+# CONFIG_HID_KYE is not set
+# CONFIG_HID_UCLOGIC is not set
+# CONFIG_HID_WALTOP is not set
+# CONFIG_HID_GYRATION is not set
+# CONFIG_HID_ICADE is not set
+# CONFIG_HID_TWINHAN is not set
+CONFIG_HID_KENSINGTON=y
+# CONFIG_HID_LCPOWER is not set
+# CONFIG_HID_LENOVO is not set
+CONFIG_HID_LOGITECH=y
+# CONFIG_HID_LOGITECH_HIDPP is not set
+# CONFIG_LOGITECH_FF is not set
+# CONFIG_LOGIRUMBLEPAD2_FF is not set
+# CONFIG_LOGIG940_FF is not set
+# CONFIG_LOGIWHEELS_FF is not set
+# CONFIG_HID_MAGICMOUSE is not set
+CONFIG_HID_MICROSOFT=y
+CONFIG_HID_MONTEREY=y
+# CONFIG_HID_MULTITOUCH is not set
+# CONFIG_HID_NTRIG is not set
+# CONFIG_HID_ORTEK is not set
+# CONFIG_HID_PANTHERLORD is not set
+# CONFIG_HID_PENMOUNT is not set
+# CONFIG_HID_PETALYNX is not set
+# CONFIG_HID_PICOLCD is not set
+# CONFIG_HID_PLANTRONICS is not set
+# CONFIG_HID_PRIMAX is not set
+# CONFIG_HID_ROCCAT is not set
+# CONFIG_HID_SAITEK is not set
+# CONFIG_HID_SAMSUNG is not set
+# CONFIG_HID_SPEEDLINK is not set
+# CONFIG_HID_STEELSERIES is not set
+# CONFIG_HID_SUNPLUS is not set
+# CONFIG_HID_RMI is not set
+# CONFIG_HID_GREENASIA is not set
+# CONFIG_HID_SMARTJOYPLUS is not set
+# CONFIG_HID_TIVO is not set
+# CONFIG_HID_TOPSEED is not set
+# CONFIG_HID_THRUSTMASTER is not set
+# CONFIG_HID_WACOM is not set
+# CONFIG_HID_XINMO is not set
+# CONFIG_HID_ZEROPLUS is not set
+# CONFIG_HID_ZYDACRON is not set
+# CONFIG_HID_SENSOR_HUB is not set
+
+#
+# USB HID support
+#
+CONFIG_USB_HID=y
+# CONFIG_HID_PID is not set
+# CONFIG_USB_HIDDEV is not set
+CONFIG_USB_OHCI_LITTLE_ENDIAN=y
+CONFIG_USB_SUPPORT=y
+CONFIG_USB_COMMON=y
+CONFIG_USB_ARCH_HAS_HCD=y
+CONFIG_USB=y
+# CONFIG_USB_ANNOUNCE_NEW_DEVICES is not set
+
+#
+# Miscellaneous USB options
+#
+CONFIG_USB_DEFAULT_PERSIST=y
+# CONFIG_USB_DYNAMIC_MINORS is not set
+# CONFIG_USB_OTG_WHITELIST is not set
+# CONFIG_USB_ULPI_BUS is not set
+# CONFIG_USB_MON is not set
+# CONFIG_USB_WUSB_CBAF is not set
+
+#
+# USB Host Controller Drivers
+#
+# CONFIG_USB_C67X00_HCD is not set
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+# CONFIG_USB_EHCI_ROOT_HUB_TT is not set
+CONFIG_USB_EHCI_TT_NEWSCHED=y
+CONFIG_USB_NUC980_EHCI=y
+CONFIG_NUC980_USBH_PWREN_OVC_ON=y
+# CONFIG_NUC980_USBH_PWREN_ON is not set
+# CONFIG_NUC980_USBH_OVC_ON is not set
+# CONFIG_NUC980_USBH_PWREN_OVC_OFF is not set
+# CONFIG_USB_NUC980_PM_VBUS_OFF is not set
+# CONFIG_USB_EHCI_HCD_PLATFORM is not set
+# CONFIG_USB_OXU210HP_HCD is not set
+# CONFIG_USB_ISP116X_HCD is not set
+# CONFIG_USB_ISP1362_HCD is not set
+# CONFIG_USB_FOTG210_HCD is not set
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_NUC980_OHCI=y
+# CONFIG_USB_NUC980_USBH_LITE0 is not set
+# CONFIG_USB_NUC980_USBH_LITE1 is not set
+# CONFIG_USB_NUC980_USBH_LITE2 is not set
+# CONFIG_USB_NUC980_USBH_LITE3 is not set
+# CONFIG_USB_NUC980_USBH_LITE4 is not set
+# CONFIG_USB_NUC980_USBH_LITE5 is not set
+# CONFIG_USB_OHCI_HCD_PLATFORM is not set
+# CONFIG_USB_SL811_HCD is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_HCD_TEST_MODE is not set
+
+#
+# USB Device Class drivers
+#
+# CONFIG_USB_ACM is not set
+# CONFIG_USB_PRINTER is not set
+# CONFIG_USB_WDM is not set
+# CONFIG_USB_TMC is not set
+
+#
+# NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may
+#
+
+#
+# also be needed; see USB_STORAGE Help for more info
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_STORAGE_DEBUG is not set
+# CONFIG_USB_STORAGE_REALTEK is not set
+# CONFIG_USB_STORAGE_DATAFAB is not set
+# CONFIG_USB_STORAGE_FREECOM is not set
+# CONFIG_USB_STORAGE_ISD200 is not set
+# CONFIG_USB_STORAGE_USBAT is not set
+# CONFIG_USB_STORAGE_SDDR09 is not set
+# CONFIG_USB_STORAGE_SDDR55 is not set
+# CONFIG_USB_STORAGE_JUMPSHOT is not set
+# CONFIG_USB_STORAGE_ALAUDA is not set
+# CONFIG_USB_STORAGE_ONETOUCH is not set
+# CONFIG_USB_STORAGE_KARMA is not set
+# CONFIG_USB_STORAGE_CYPRESS_ATACB is not set
+# CONFIG_USB_STORAGE_ENE_UB6250 is not set
+# CONFIG_USB_UAS is not set
+
+#
+# USB Imaging devices
+#
+# CONFIG_USB_MDC800 is not set
+# CONFIG_USB_MICROTEK is not set
+# CONFIG_USBIP_CORE is not set
+# CONFIG_USB_MUSB_HDRC is not set
+# CONFIG_USB_DWC3 is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_CHIPIDEA is not set
+# CONFIG_USB_ISP1760 is not set
+
+#
+# USB port drivers
+#
+# CONFIG_USB_SERIAL is not set
+
+#
+# USB Miscellaneous drivers
+#
+# CONFIG_USB_EMI62 is not set
+# CONFIG_USB_EMI26 is not set
+# CONFIG_USB_ADUTUX is not set
+# CONFIG_USB_SEVSEG is not set
+# CONFIG_USB_RIO500 is not set
+# CONFIG_USB_LEGOTOWER is not set
+# CONFIG_USB_LCD is not set
+# CONFIG_USB_LED is not set
+# CONFIG_USB_CYPRESS_CY7C63 is not set
+# CONFIG_USB_CYTHERM is not set
+# CONFIG_USB_IDMOUSE is not set
+# CONFIG_USB_FTDI_ELAN is not set
+# CONFIG_USB_APPLEDISPLAY is not set
+# CONFIG_USB_SISUSBVGA is not set
+# CONFIG_USB_LD is not set
+# CONFIG_USB_TRANCEVIBRATOR is not set
+# CONFIG_USB_IOWARRIOR is not set
+# CONFIG_USB_TEST is not set
+# CONFIG_USB_EHSET_TEST_FIXTURE is not set
+# CONFIG_USB_ISIGHTFW is not set
+# CONFIG_USB_YUREX is not set
+# CONFIG_USB_EZUSB_FX2 is not set
+# CONFIG_USB_LINK_LAYER_TEST is not set
+
+#
+# USB Physical Layer drivers
+#
+# CONFIG_USB_PHY is not set
+# CONFIG_NOP_USB_XCEIV is not set
+# CONFIG_AM335X_PHY_USB is not set
+# CONFIG_USB_GPIO_VBUS is not set
+# CONFIG_USB_ULPI is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_UWB is not set
+# CONFIG_MMC is not set
+# CONFIG_MEMSTICK is not set
+# CONFIG_NEW_LEDS is not set
+# CONFIG_ACCESSIBILITY is not set
+CONFIG_EDAC_ATOMIC_SCRUB=y
+CONFIG_EDAC_SUPPORT=y
+# CONFIG_EDAC is not set
+CONFIG_RTC_LIB=y
+# CONFIG_RTC_CLASS is not set
+# CONFIG_DMADEVICES is not set
+# CONFIG_AUXDISPLAY is not set
+# CONFIG_UIO is not set
+# CONFIG_VIRT_DRIVERS is not set
+
+#
+# Virtio drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+
+#
+# Microsoft Hyper-V guest support
+#
+# CONFIG_STAGING is not set
+# CONFIG_CHROME_PLATFORMS is not set
+CONFIG_CLKDEV_LOOKUP=y
+CONFIG_HAVE_CLK_PREPARE=y
+CONFIG_HAVE_MACH_CLKDEV=y
+CONFIG_COMMON_CLK=y
+
+#
+# Common Clock Framework
+#
+# CONFIG_COMMON_CLK_PXA is not set
+
+#
+# Hardware Spinlock drivers
+#
+
+#
+# Clock Source drivers
+#
+CONFIG_CLKSRC_MMIO=y
+# CONFIG_ARM_TIMER_SP804 is not set
+# CONFIG_ATMEL_PIT is not set
+# CONFIG_SH_TIMER_CMT is not set
+# CONFIG_SH_TIMER_MTU2 is not set
+# CONFIG_SH_TIMER_TMU is not set
+# CONFIG_EM_TIMER_STI is not set
+# CONFIG_MAILBOX is not set
+CONFIG_IOMMU_SUPPORT=y
+
+#
+# Generic IOMMU Pagetable Support
+#
+# CONFIG_IOMMU_IO_PGTABLE_LPAE is not set
+# CONFIG_ARM_SMMU is not set
+
+#
+# Remoteproc drivers
+#
+# CONFIG_STE_MODEM_RPROC is not set
+
+#
+# Rpmsg drivers
+#
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_BRCMSTB is not set
+# CONFIG_SUNXI_SRAM is not set
+# CONFIG_SOC_TI is not set
+# CONFIG_PM_DEVFREQ is not set
+# CONFIG_EXTCON is not set
+# CONFIG_MEMORY is not set
+# CONFIG_IIO is not set
+# CONFIG_PWM is not set
+# CONFIG_IPACK_BUS is not set
+# CONFIG_RESET_CONTROLLER is not set
+# CONFIG_FMC is not set
+
+#
+# PHY Subsystem
+#
+# CONFIG_GENERIC_PHY is not set
+# CONFIG_PHY_PXA_28NM_HSIC is not set
+# CONFIG_PHY_PXA_28NM_USB2 is not set
+# CONFIG_BCM_KONA_USB2_PHY is not set
+# CONFIG_POWERCAP is not set
+# CONFIG_MCB is not set
+
+#
+# Performance monitor support
+#
+# CONFIG_RAS is not set
+
+#
+# Android
+#
+# CONFIG_ANDROID is not set
+# CONFIG_NVMEM is not set
+# CONFIG_STM is not set
+# CONFIG_STM_DUMMY is not set
+# CONFIG_STM_SOURCE_CONSOLE is not set
+# CONFIG_INTEL_TH is not set
+
+#
+# FPGA Configuration Support
+#
+# CONFIG_FPGA is not set
+
+#
+# Firmware Drivers
+#
+# CONFIG_FIRMWARE_MEMMAP is not set
+
+#
+# File systems
+#
+# CONFIG_EXT2_FS is not set
+# CONFIG_EXT3_FS is not set
+# CONFIG_EXT4_FS is not set
+# CONFIG_REISERFS_FS is not set
+# CONFIG_JFS_FS is not set
+# CONFIG_XFS_FS is not set
+# CONFIG_GFS2_FS is not set
+# CONFIG_BTRFS_FS is not set
+# CONFIG_NILFS2_FS is not set
+# CONFIG_F2FS_FS is not set
+CONFIG_FS_POSIX_ACL=y
+CONFIG_EXPORTFS=y
+CONFIG_FILE_LOCKING=y
+# CONFIG_FSNOTIFY is not set
+# CONFIG_DNOTIFY is not set
+# CONFIG_INOTIFY_USER is not set
+# CONFIG_FANOTIFY is not set
+# CONFIG_QUOTA is not set
+# CONFIG_QUOTACTL is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_FUSE_FS is not set
+# CONFIG_OVERLAY_FS is not set
+
+#
+# Caches
+#
+# CONFIG_FSCACHE is not set
+
+#
+# CD-ROM/DVD Filesystems
+#
+# CONFIG_ISO9660_FS is not set
+# CONFIG_UDF_FS is not set
+
+#
+# DOS/FAT/NT Filesystems
+#
+CONFIG_FAT_FS=y
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_FAT_DEFAULT_CODEPAGE=437
+CONFIG_FAT_DEFAULT_IOCHARSET="iso8859-1"
+# CONFIG_NTFS_FS is not set
+
+#
+# Pseudo filesystems
+#
+CONFIG_PROC_FS=y
+CONFIG_PROC_SYSCTL=y
+CONFIG_PROC_PAGE_MONITOR=y
+# CONFIG_PROC_CHILDREN is not set
+CONFIG_KERNFS=y
+CONFIG_SYSFS=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_TMPFS_XATTR=y
+# CONFIG_HUGETLB_PAGE is not set
+# CONFIG_CONFIGFS_FS is not set
+CONFIG_MISC_FILESYSTEMS=y
+# CONFIG_ADFS_FS is not set
+# CONFIG_AFFS_FS is not set
+# CONFIG_HFS_FS is not set
+# CONFIG_HFSPLUS_FS is not set
+# CONFIG_BEFS_FS is not set
+# CONFIG_BFS_FS is not set
+# CONFIG_EFS_FS is not set
+# CONFIG_LOGFS is not set
+# CONFIG_CRAMFS is not set
+# CONFIG_SQUASHFS is not set
+# CONFIG_VXFS_FS is not set
+# CONFIG_MINIX_FS is not set
+# CONFIG_OMFS_FS is not set
+# CONFIG_HPFS_FS is not set
+# CONFIG_QNX4FS_FS is not set
+# CONFIG_QNX6FS_FS is not set
+# CONFIG_ROMFS_FS is not set
+# CONFIG_PSTORE is not set
+# CONFIG_SYSV_FS is not set
+# CONFIG_UFS_FS is not set
+# CONFIG_NETWORK_FILESYSTEMS is not set
+CONFIG_NLS=y
+CONFIG_NLS_DEFAULT="iso8859-1"
+CONFIG_NLS_CODEPAGE_437=y
+# CONFIG_NLS_CODEPAGE_737 is not set
+# CONFIG_NLS_CODEPAGE_775 is not set
+# CONFIG_NLS_CODEPAGE_850 is not set
+# CONFIG_NLS_CODEPAGE_852 is not set
+# CONFIG_NLS_CODEPAGE_855 is not set
+# CONFIG_NLS_CODEPAGE_857 is not set
+# CONFIG_NLS_CODEPAGE_860 is not set
+# CONFIG_NLS_CODEPAGE_861 is not set
+# CONFIG_NLS_CODEPAGE_862 is not set
+# CONFIG_NLS_CODEPAGE_863 is not set
+# CONFIG_NLS_CODEPAGE_864 is not set
+# CONFIG_NLS_CODEPAGE_865 is not set
+# CONFIG_NLS_CODEPAGE_866 is not set
+# CONFIG_NLS_CODEPAGE_869 is not set
+# CONFIG_NLS_CODEPAGE_936 is not set
+# CONFIG_NLS_CODEPAGE_950 is not set
+# CONFIG_NLS_CODEPAGE_932 is not set
+# CONFIG_NLS_CODEPAGE_949 is not set
+# CONFIG_NLS_CODEPAGE_874 is not set
+# CONFIG_NLS_ISO8859_8 is not set
+# CONFIG_NLS_CODEPAGE_1250 is not set
+# CONFIG_NLS_CODEPAGE_1251 is not set
+# CONFIG_NLS_ASCII is not set
+CONFIG_NLS_ISO8859_1=y
+# CONFIG_NLS_ISO8859_2 is not set
+# CONFIG_NLS_ISO8859_3 is not set
+# CONFIG_NLS_ISO8859_4 is not set
+# CONFIG_NLS_ISO8859_5 is not set
+# CONFIG_NLS_ISO8859_6 is not set
+# CONFIG_NLS_ISO8859_7 is not set
+# CONFIG_NLS_ISO8859_9 is not set
+# CONFIG_NLS_ISO8859_13 is not set
+# CONFIG_NLS_ISO8859_14 is not set
+# CONFIG_NLS_ISO8859_15 is not set
+# CONFIG_NLS_KOI8_R is not set
+# CONFIG_NLS_KOI8_U is not set
+# CONFIG_NLS_MAC_ROMAN is not set
+# CONFIG_NLS_MAC_CELTIC is not set
+# CONFIG_NLS_MAC_CENTEURO is not set
+# CONFIG_NLS_MAC_CROATIAN is not set
+# CONFIG_NLS_MAC_CYRILLIC is not set
+# CONFIG_NLS_MAC_GAELIC is not set
+# CONFIG_NLS_MAC_GREEK is not set
+# CONFIG_NLS_MAC_ICELAND is not set
+# CONFIG_NLS_MAC_INUIT is not set
+# CONFIG_NLS_MAC_ROMANIAN is not set
+# CONFIG_NLS_MAC_TURKISH is not set
+# CONFIG_NLS_UTF8 is not set
+
+#
+# Kernel hacking
+#
+
+#
+# printk and dmesg options
+#
+# CONFIG_PRINTK_TIME is not set
+CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
+# CONFIG_DYNAMIC_DEBUG is not set
+
+#
+# Compile-time checks and compiler options
+#
+# CONFIG_ENABLE_WARN_DEPRECATED is not set
+# CONFIG_ENABLE_MUST_CHECK is not set
+CONFIG_FRAME_WARN=1024
+# CONFIG_STRIP_ASM_SYMS is not set
+# CONFIG_UNUSED_SYMBOLS is not set
+CONFIG_DEBUG_FS=y
+# CONFIG_HEADERS_CHECK is not set
+# CONFIG_DEBUG_SECTION_MISMATCH is not set
+CONFIG_SECTION_MISMATCH_WARN_ONLY=y
+CONFIG_FRAME_POINTER=y
+# CONFIG_MAGIC_SYSRQ is not set
+# CONFIG_DEBUG_KERNEL is not set
+
+#
+# Memory Debugging
+#
+# CONFIG_PAGE_EXTENSION is not set
+# CONFIG_SLUB_DEBUG_ON is not set
+# CONFIG_SLUB_STATS is not set
+CONFIG_HAVE_DEBUG_KMEMLEAK=y
+CONFIG_DEBUG_MEMORY_INIT=y
+
+#
+# Debug Lockups and Hangs
+#
+# CONFIG_PANIC_ON_OOPS is not set
+CONFIG_PANIC_ON_OOPS_VALUE=0
+CONFIG_PANIC_TIMEOUT=0
+# CONFIG_SCHED_INFO is not set
+# CONFIG_DEBUG_TIMEKEEPING is not set
+
+#
+# Lock Debugging (spinlocks, mutexes, etc...)
+#
+# CONFIG_STACKTRACE is not set
+CONFIG_DEBUG_BUGVERBOSE=y
+
+#
+# RCU Debugging
+#
+# CONFIG_PROVE_RCU is not set
+# CONFIG_SPARSE_RCU_POINTER is not set
+# CONFIG_TORTURE_TEST is not set
+CONFIG_RCU_CPU_STALL_TIMEOUT=21
+CONFIG_HAVE_FUNCTION_TRACER=y
+CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
+CONFIG_HAVE_DYNAMIC_FTRACE=y
+CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
+CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
+CONFIG_HAVE_C_RECORDMCOUNT=y
+CONFIG_TRACING_SUPPORT=y
+# CONFIG_FTRACE is not set
+
+#
+# Runtime Testing
+#
+# CONFIG_LKDTM is not set
+# CONFIG_ATOMIC64_SELFTEST is not set
+# CONFIG_TEST_HEXDUMP is not set
+# CONFIG_TEST_STRING_HELPERS is not set
+# CONFIG_TEST_KSTRTOX is not set
+# CONFIG_TEST_PRINTF is not set
+# CONFIG_TEST_RHASHTABLE is not set
+# CONFIG_DMA_API_DEBUG is not set
+# CONFIG_TEST_LKM is not set
+# CONFIG_TEST_USER_COPY is not set
+# CONFIG_TEST_BPF is not set
+# CONFIG_TEST_FIRMWARE is not set
+# CONFIG_TEST_UDELAY is not set
+# CONFIG_MEMTEST is not set
+# CONFIG_TEST_STATIC_KEYS is not set
+# CONFIG_SAMPLES is not set
+CONFIG_HAVE_ARCH_KGDB=y
+CONFIG_STRICT_DEVMEM=y
+# CONFIG_ARM_UNWIND is not set
+# CONFIG_DEBUG_USER is not set
+CONFIG_DEBUG_LL_INCLUDE="mach/debug-macro.S"
+# CONFIG_DEBUG_UART_8250 is not set
+CONFIG_UNCOMPRESS_INCLUDE="mach/uncompress.h"
+# CONFIG_DEBUG_SET_MODULE_RONX is not set
+# CONFIG_CORESIGHT is not set
+
+#
+# Security options
+#
+# CONFIG_KEYS is not set
+# CONFIG_SECURITY_DMESG_RESTRICT is not set
+# CONFIG_SECURITY is not set
+# CONFIG_SECURITYFS is not set
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_DEFAULT_SECURITY=""
+CONFIG_CRYPTO=y
+
+#
+# Crypto core or helper
+#
+CONFIG_CRYPTO_ALGAPI=y
+CONFIG_CRYPTO_ALGAPI2=y
+CONFIG_CRYPTO_AEAD=y
+CONFIG_CRYPTO_AEAD2=y
+CONFIG_CRYPTO_BLKCIPHER=y
+CONFIG_CRYPTO_BLKCIPHER2=y
+CONFIG_CRYPTO_HASH=y
+CONFIG_CRYPTO_HASH2=y
+CONFIG_CRYPTO_RNG=y
+CONFIG_CRYPTO_RNG2=y
+CONFIG_CRYPTO_RNG_DEFAULT=y
+CONFIG_CRYPTO_PCOMP2=y
+CONFIG_CRYPTO_AKCIPHER2=y
+# CONFIG_CRYPTO_RSA is not set
+CONFIG_CRYPTO_MANAGER=y
+CONFIG_CRYPTO_MANAGER2=y
+# CONFIG_CRYPTO_USER is not set
+# CONFIG_CRYPTO_MANAGER_DISABLE_TESTS is not set
+CONFIG_CRYPTO_GF128MUL=y
+CONFIG_CRYPTO_NULL=y
+CONFIG_CRYPTO_NULL2=y
+CONFIG_CRYPTO_WORKQUEUE=y
+# CONFIG_CRYPTO_CRYPTD is not set
+# CONFIG_CRYPTO_MCRYPTD is not set
+# CONFIG_CRYPTO_AUTHENC is not set
+# CONFIG_CRYPTO_TEST is not set
+
+#
+# Authenticated Encryption with Associated Data
+#
+# CONFIG_CRYPTO_CCM is not set
+# CONFIG_CRYPTO_GCM is not set
+# CONFIG_CRYPTO_CHACHA20POLY1305 is not set
+CONFIG_CRYPTO_SEQIV=y
+# CONFIG_CRYPTO_ECHAINIV is not set
+
+#
+# Block modes
+#
+# CONFIG_CRYPTO_CBC is not set
+# CONFIG_CRYPTO_CTR is not set
+# CONFIG_CRYPTO_CTS is not set
+# CONFIG_CRYPTO_ECB is not set
+# CONFIG_CRYPTO_LRW is not set
+# CONFIG_CRYPTO_PCBC is not set
+# CONFIG_CRYPTO_XTS is not set
+# CONFIG_CRYPTO_KEYWRAP is not set
+
+#
+# Hash modes
+#
+# CONFIG_CRYPTO_CMAC is not set
+CONFIG_CRYPTO_HMAC=y
+# CONFIG_CRYPTO_XCBC is not set
+# CONFIG_CRYPTO_VMAC is not set
+
+#
+# Digest
+#
+# CONFIG_CRYPTO_CRC32C is not set
+# CONFIG_CRYPTO_CRC32 is not set
+# CONFIG_CRYPTO_CRCT10DIF is not set
+# CONFIG_CRYPTO_GHASH is not set
+# CONFIG_CRYPTO_POLY1305 is not set
+# CONFIG_CRYPTO_MD4 is not set
+# CONFIG_CRYPTO_MD5 is not set
+# CONFIG_CRYPTO_MICHAEL_MIC is not set
+# CONFIG_CRYPTO_RMD128 is not set
+# CONFIG_CRYPTO_RMD160 is not set
+# CONFIG_CRYPTO_RMD256 is not set
+# CONFIG_CRYPTO_RMD320 is not set
+# CONFIG_CRYPTO_SHA1 is not set
+CONFIG_CRYPTO_SHA256=y
+# CONFIG_CRYPTO_SHA512 is not set
+# CONFIG_CRYPTO_TGR192 is not set
+# CONFIG_CRYPTO_WP512 is not set
+
+#
+# Ciphers
+#
+CONFIG_CRYPTO_AES=y
+# CONFIG_CRYPTO_ANUBIS is not set
+# CONFIG_CRYPTO_ARC4 is not set
+# CONFIG_CRYPTO_BLOWFISH is not set
+# CONFIG_CRYPTO_CAMELLIA is not set
+# CONFIG_CRYPTO_CAST5 is not set
+# CONFIG_CRYPTO_CAST6 is not set
+# CONFIG_CRYPTO_DES is not set
+# CONFIG_CRYPTO_FCRYPT is not set
+# CONFIG_CRYPTO_KHAZAD is not set
+# CONFIG_CRYPTO_SALSA20 is not set
+# CONFIG_CRYPTO_CHACHA20 is not set
+# CONFIG_CRYPTO_SEED is not set
+# CONFIG_CRYPTO_SERPENT is not set
+# CONFIG_CRYPTO_TEA is not set
+# CONFIG_CRYPTO_TWOFISH is not set
+
+#
+# Compression
+#
+# CONFIG_CRYPTO_DEFLATE is not set
+# CONFIG_CRYPTO_ZLIB is not set
+# CONFIG_CRYPTO_LZO is not set
+# CONFIG_CRYPTO_842 is not set
+# CONFIG_CRYPTO_LZ4 is not set
+# CONFIG_CRYPTO_LZ4HC is not set
+
+#
+# Random Number Generation
+#
+# CONFIG_CRYPTO_ANSI_CPRNG is not set
+CONFIG_CRYPTO_DRBG_MENU=y
+CONFIG_CRYPTO_DRBG_HMAC=y
+# CONFIG_CRYPTO_DRBG_HASH is not set
+# CONFIG_CRYPTO_DRBG_CTR is not set
+CONFIG_CRYPTO_DRBG=y
+CONFIG_CRYPTO_JITTERENTROPY=y
+# CONFIG_CRYPTO_USER_API_HASH is not set
+# CONFIG_CRYPTO_USER_API_SKCIPHER is not set
+# CONFIG_CRYPTO_USER_API_RNG is not set
+# CONFIG_CRYPTO_USER_API_AEAD is not set
+# CONFIG_CRYPTO_HW is not set
+
+#
+# Certificates for signature checking
+#
+# CONFIG_ARM_CRYPTO is not set
+# CONFIG_BINARY_PRINTF is not set
+
+#
+# Library routines
+#
+CONFIG_BITREVERSE=y
+# CONFIG_HAVE_ARCH_BITREVERSE is not set
+CONFIG_RATIONAL=y
+CONFIG_GENERIC_STRNCPY_FROM_USER=y
+CONFIG_GENERIC_STRNLEN_USER=y
+CONFIG_GENERIC_NET_UTILS=y
+CONFIG_GENERIC_PCI_IOMAP=y
+CONFIG_GENERIC_IO=y
+CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y
+CONFIG_CRC_CCITT=y
+# CONFIG_CRC16 is not set
+# CONFIG_CRC_T10DIF is not set
+# CONFIG_CRC_ITU_T is not set
+CONFIG_CRC32=y
+# CONFIG_CRC32_SELFTEST is not set
+CONFIG_CRC32_SLICEBY8=y
+# CONFIG_CRC32_SLICEBY4 is not set
+# CONFIG_CRC32_SARWATE is not set
+# CONFIG_CRC32_BIT is not set
+# CONFIG_CRC7 is not set
+# CONFIG_LIBCRC32C is not set
+# CONFIG_CRC8 is not set
+# CONFIG_AUDIT_ARCH_COMPAT_GENERIC is not set
+# CONFIG_RANDOM32_SELFTEST is not set
+CONFIG_ZLIB_INFLATE=y
+CONFIG_XZ_DEC=y
+CONFIG_XZ_DEC_X86=y
+CONFIG_XZ_DEC_POWERPC=y
+CONFIG_XZ_DEC_IA64=y
+CONFIG_XZ_DEC_ARM=y
+CONFIG_XZ_DEC_ARMTHUMB=y
+CONFIG_XZ_DEC_SPARC=y
+CONFIG_XZ_DEC_BCJ=y
+# CONFIG_XZ_DEC_TEST is not set
+CONFIG_DECOMPRESS_GZIP=y
+CONFIG_GENERIC_ALLOCATOR=y
+CONFIG_HAS_IOMEM=y
+CONFIG_HAS_IOPORT_MAP=y
+CONFIG_HAS_DMA=y
+CONFIG_DQL=y
+CONFIG_NLATTR=y
+CONFIG_GENERIC_ATOMIC64=y
+CONFIG_ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE=y
+# CONFIG_CORDIC is not set
+# CONFIG_DDR is not set
+# CONFIG_SG_SPLIT is not set
+# CONFIG_ARCH_HAS_SG_CHAIN is not set
+# CONFIG_VIRTUALIZATION is not set
diff -uprN linux-4.4.194/arch/arm/configs/nuc980_eth2uart_defconfig NUC980-linux-4.4.194/arch/arm/configs/nuc980_eth2uart_defconfig
--- linux-4.4.194/arch/arm/configs/nuc980_eth2uart_defconfig	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/configs/nuc980_eth2uart_defconfig	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,2013 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# Linux/arm 4.4.179 Kernel Configuration
+#
+CONFIG_ARM=y
+CONFIG_SYS_SUPPORTS_APM_EMULATION=y
+CONFIG_HAVE_PROC_CPU=y
+CONFIG_STACKTRACE_SUPPORT=y
+CONFIG_HAVE_LATENCYTOP_SUPPORT=y
+CONFIG_LOCKDEP_SUPPORT=y
+CONFIG_TRACE_IRQFLAGS_SUPPORT=y
+CONFIG_RWSEM_XCHGADD_ALGORITHM=y
+CONFIG_FIX_EARLYCON_MEM=y
+CONFIG_GENERIC_HWEIGHT=y
+CONFIG_GENERIC_CALIBRATE_DELAY=y
+CONFIG_NEED_DMA_MAP_STATE=y
+CONFIG_ARCH_SUPPORTS_UPROBES=y
+CONFIG_VECTORS_BASE=0xffff0000
+CONFIG_ARM_PATCH_PHYS_VIRT=y
+CONFIG_GENERIC_BUG=y
+CONFIG_PGTABLE_LEVELS=2
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+CONFIG_IRQ_WORK=y
+CONFIG_BUILDTIME_EXTABLE_SORT=y
+
+#
+# General setup
+#
+CONFIG_BROKEN_ON_SMP=y
+CONFIG_INIT_ENV_ARG_LIMIT=32
+CONFIG_CROSS_COMPILE=""
+# CONFIG_COMPILE_TEST is not set
+CONFIG_LOCALVERSION=""
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_HAVE_KERNEL_GZIP=y
+CONFIG_HAVE_KERNEL_LZMA=y
+CONFIG_HAVE_KERNEL_XZ=y
+CONFIG_HAVE_KERNEL_LZO=y
+CONFIG_HAVE_KERNEL_LZ4=y
+CONFIG_KERNEL_GZIP=y
+# CONFIG_KERNEL_LZMA is not set
+# CONFIG_KERNEL_XZ is not set
+# CONFIG_KERNEL_LZO is not set
+# CONFIG_KERNEL_LZ4 is not set
+CONFIG_DEFAULT_HOSTNAME="(none)"
+# CONFIG_SWAP is not set
+CONFIG_SYSVIPC=y
+CONFIG_SYSVIPC_SYSCTL=y
+# CONFIG_POSIX_MQUEUE is not set
+# CONFIG_CROSS_MEMORY_ATTACH is not set
+CONFIG_FHANDLE=y
+CONFIG_USELIB=y
+# CONFIG_AUDIT is not set
+
+#
+# IRQ subsystem
+#
+CONFIG_GENERIC_IRQ_PROBE=y
+CONFIG_GENERIC_IRQ_SHOW=y
+CONFIG_GENERIC_IRQ_SHOW_LEVEL=y
+CONFIG_HARDIRQS_SW_RESEND=y
+CONFIG_HANDLE_DOMAIN_IRQ=y
+CONFIG_IRQ_FORCED_THREADING=y
+CONFIG_GENERIC_CLOCKEVENTS=y
+
+#
+# Timers subsystem
+#
+CONFIG_TICK_ONESHOT=y
+CONFIG_NO_HZ_COMMON=y
+# CONFIG_HZ_PERIODIC is not set
+CONFIG_NO_HZ_IDLE=y
+# CONFIG_NO_HZ is not set
+CONFIG_HIGH_RES_TIMERS=y
+
+#
+# CPU/Task time and stats accounting
+#
+CONFIG_TICK_CPU_ACCOUNTING=y
+# CONFIG_VIRT_CPU_ACCOUNTING_GEN is not set
+# CONFIG_IRQ_TIME_ACCOUNTING is not set
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+# CONFIG_TASKSTATS is not set
+
+#
+# RCU Subsystem
+#
+CONFIG_PREEMPT_RCU=y
+# CONFIG_RCU_EXPERT is not set
+CONFIG_SRCU=y
+# CONFIG_TASKS_RCU is not set
+CONFIG_RCU_STALL_COMMON=y
+# CONFIG_TREE_RCU_TRACE is not set
+# CONFIG_RCU_EXPEDITE_BOOT is not set
+# CONFIG_BUILD_BIN2C is not set
+# CONFIG_IKCONFIG is not set
+CONFIG_LOG_BUF_SHIFT=17
+CONFIG_GENERIC_SCHED_CLOCK=y
+# CONFIG_CGROUPS is not set
+# CONFIG_CHECKPOINT_RESTORE is not set
+CONFIG_NAMESPACES=y
+# CONFIG_UTS_NS is not set
+# CONFIG_IPC_NS is not set
+# CONFIG_USER_NS is not set
+# CONFIG_PID_NS is not set
+# CONFIG_NET_NS is not set
+# CONFIG_SCHED_AUTOGROUP is not set
+# CONFIG_SYSFS_DEPRECATED is not set
+# CONFIG_RELAY is not set
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_INITRAMFS_SOURCE="../rootfs"
+CONFIG_INITRAMFS_ROOT_UID=0
+CONFIG_INITRAMFS_ROOT_GID=0
+CONFIG_RD_GZIP=y
+# CONFIG_RD_BZIP2 is not set
+# CONFIG_RD_LZMA is not set
+# CONFIG_RD_XZ is not set
+# CONFIG_RD_LZO is not set
+# CONFIG_RD_LZ4 is not set
+CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE=y
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+CONFIG_SYSCTL=y
+CONFIG_ANON_INODES=y
+CONFIG_HAVE_UID16=y
+CONFIG_BPF=y
+# CONFIG_EXPERT is not set
+CONFIG_UID16=y
+CONFIG_MULTIUSER=y
+# CONFIG_SGETMASK_SYSCALL is not set
+CONFIG_SYSFS_SYSCALL=y
+# CONFIG_SYSCTL_SYSCALL is not set
+CONFIG_KALLSYMS=y
+CONFIG_PRINTK=y
+CONFIG_BUG=y
+CONFIG_ELF_CORE=y
+CONFIG_BASE_FULL=y
+CONFIG_FUTEX=y
+CONFIG_EPOLL=y
+CONFIG_SIGNALFD=y
+CONFIG_TIMERFD=y
+CONFIG_EVENTFD=y
+# CONFIG_BPF_SYSCALL is not set
+CONFIG_SHMEM=y
+CONFIG_AIO=y
+CONFIG_ADVISE_SYSCALLS=y
+# CONFIG_USERFAULTFD is not set
+CONFIG_MEMBARRIER=y
+# CONFIG_EMBEDDED is not set
+CONFIG_HAVE_PERF_EVENTS=y
+CONFIG_PERF_USE_VMALLOC=y
+
+#
+# Kernel Performance Events And Counters
+#
+# CONFIG_PERF_EVENTS is not set
+CONFIG_VM_EVENT_COUNTERS=y
+CONFIG_SLUB_DEBUG=y
+# CONFIG_COMPAT_BRK is not set
+# CONFIG_SLAB is not set
+CONFIG_SLUB=y
+# CONFIG_SYSTEM_DATA_VERIFICATION is not set
+# CONFIG_PROFILING is not set
+CONFIG_KEXEC_CORE=y
+CONFIG_HAVE_OPROFILE=y
+# CONFIG_KPROBES is not set
+# CONFIG_JUMP_LABEL is not set
+# CONFIG_UPROBES is not set
+# CONFIG_HAVE_64BIT_ALIGNED_ACCESS is not set
+CONFIG_ARCH_USE_BUILTIN_BSWAP=y
+CONFIG_HAVE_KPROBES=y
+CONFIG_HAVE_KRETPROBES=y
+CONFIG_HAVE_OPTPROBES=y
+CONFIG_HAVE_ARCH_TRACEHOOK=y
+CONFIG_HAVE_DMA_ATTRS=y
+CONFIG_HAVE_DMA_CONTIGUOUS=y
+CONFIG_GENERIC_SMP_IDLE_THREAD=y
+CONFIG_GENERIC_IDLE_POLL_SETUP=y
+CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
+CONFIG_HAVE_CLK=y
+CONFIG_HAVE_DMA_API_DEBUG=y
+CONFIG_HAVE_PERF_REGS=y
+CONFIG_HAVE_PERF_USER_STACK_DUMP=y
+CONFIG_HAVE_ARCH_JUMP_LABEL=y
+CONFIG_ARCH_WANT_IPC_PARSE_VERSION=y
+CONFIG_HAVE_CC_STACKPROTECTOR=y
+# CONFIG_CC_STACKPROTECTOR is not set
+CONFIG_CC_STACKPROTECTOR_NONE=y
+# CONFIG_CC_STACKPROTECTOR_REGULAR is not set
+# CONFIG_CC_STACKPROTECTOR_STRONG is not set
+CONFIG_HAVE_CONTEXT_TRACKING=y
+CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y
+CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y
+CONFIG_HAVE_MOD_ARCH_SPECIFIC=y
+CONFIG_MODULES_USE_ELF_REL=y
+CONFIG_ARCH_HAS_ELF_RANDOMIZE=y
+CONFIG_CLONE_BACKWARDS=y
+CONFIG_OLD_SIGSUSPEND3=y
+CONFIG_OLD_SIGACTION=y
+
+#
+# GCOV-based kernel profiling
+#
+# CONFIG_GCOV_KERNEL is not set
+CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y
+CONFIG_HAVE_GENERIC_DMA_COHERENT=y
+CONFIG_SLABINFO=y
+CONFIG_RT_MUTEXES=y
+CONFIG_BASE_SMALL=0
+CONFIG_MODULES=y
+# CONFIG_MODULE_FORCE_LOAD is not set
+CONFIG_MODULE_UNLOAD=y
+# CONFIG_MODULE_FORCE_UNLOAD is not set
+# CONFIG_MODVERSIONS is not set
+# CONFIG_MODULE_SRCVERSION_ALL is not set
+# CONFIG_MODULE_SIG is not set
+# CONFIG_MODULE_COMPRESS is not set
+CONFIG_BLOCK=y
+CONFIG_LBDAF=y
+CONFIG_BLK_DEV_BSG=y
+# CONFIG_BLK_DEV_BSGLIB is not set
+# CONFIG_BLK_DEV_INTEGRITY is not set
+# CONFIG_BLK_CMDLINE_PARSER is not set
+
+#
+# Partition Types
+#
+# CONFIG_PARTITION_ADVANCED is not set
+CONFIG_MSDOS_PARTITION=y
+CONFIG_EFI_PARTITION=y
+
+#
+# IO Schedulers
+#
+CONFIG_IOSCHED_NOOP=y
+# CONFIG_IOSCHED_DEADLINE is not set
+# CONFIG_IOSCHED_CFQ is not set
+CONFIG_DEFAULT_NOOP=y
+CONFIG_DEFAULT_IOSCHED="noop"
+CONFIG_UNINLINE_SPIN_UNLOCK=y
+CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y
+# CONFIG_FREEZER is not set
+
+#
+# System Type
+#
+CONFIG_MMU=y
+# CONFIG_ARCH_MULTIPLATFORM is not set
+# CONFIG_ARCH_REALVIEW is not set
+# CONFIG_ARCH_VERSATILE is not set
+# CONFIG_ARCH_CLPS711X is not set
+# CONFIG_ARCH_GEMINI is not set
+# CONFIG_ARCH_EBSA110 is not set
+# CONFIG_ARCH_EP93XX is not set
+# CONFIG_ARCH_FOOTBRIDGE is not set
+# CONFIG_ARCH_NETX is not set
+# CONFIG_ARCH_IOP13XX is not set
+# CONFIG_ARCH_IOP32X is not set
+# CONFIG_ARCH_IOP33X is not set
+# CONFIG_ARCH_IXP4XX is not set
+# CONFIG_ARCH_DOVE is not set
+# CONFIG_ARCH_MV78XX0 is not set
+# CONFIG_ARCH_ORION5X is not set
+# CONFIG_ARCH_MMP is not set
+# CONFIG_ARCH_KS8695 is not set
+# CONFIG_ARCH_W90X900 is not set
+CONFIG_ARCH_NUC980=y
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_PXA is not set
+# CONFIG_ARCH_RPC is not set
+# CONFIG_ARCH_SA1100 is not set
+# CONFIG_ARCH_S3C24XX is not set
+# CONFIG_ARCH_S3C64XX is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_ARCH_OMAP1 is not set
+CONFIG_CPU_NUC980=y
+
+#
+# NUC980 Machines
+#
+CONFIG_MACH_NUC980=y
+# CONFIG_BOARD_NUC980 is not set
+CONFIG_BOARD_ETH2UART=y
+# CONFIG_BOARD_IOT is not set
+# CONFIG_BOARD_USB8P is not set
+# CONFIG_NUC980_FIQ is not set
+
+#
+# Processor Type
+#
+CONFIG_CPU_ARM926T=y
+CONFIG_CPU_32v5=y
+CONFIG_CPU_ABRT_EV5TJ=y
+CONFIG_CPU_PABRT_LEGACY=y
+CONFIG_CPU_CACHE_VIVT=y
+CONFIG_CPU_COPY_V4WB=y
+CONFIG_CPU_TLB_V4WBI=y
+CONFIG_CPU_CP15=y
+CONFIG_CPU_CP15_MMU=y
+CONFIG_CPU_USE_DOMAINS=y
+
+#
+# Processor Features
+#
+# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set
+CONFIG_ARM_THUMB=y
+# CONFIG_CPU_ICACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_WRITETHROUGH is not set
+# CONFIG_CPU_CACHE_ROUND_ROBIN is not set
+CONFIG_NEED_KUSER_HELPERS=y
+CONFIG_KUSER_HELPERS=y
+# CONFIG_CACHE_L2X0 is not set
+CONFIG_ARM_L1_CACHE_SHIFT=5
+# CONFIG_ARM_KERNMEM_PERMS is not set
+
+#
+# Bus support
+#
+# CONFIG_PCI_DOMAINS_GENERIC is not set
+# CONFIG_PCI_SYSCALL is not set
+# CONFIG_PCCARD is not set
+
+#
+# Kernel Features
+#
+CONFIG_VMSPLIT_3G=y
+# CONFIG_VMSPLIT_3G_OPT is not set
+# CONFIG_VMSPLIT_2G is not set
+# CONFIG_VMSPLIT_1G is not set
+CONFIG_PAGE_OFFSET=0xC0000000
+CONFIG_ARCH_NR_GPIO=0
+# CONFIG_PREEMPT_NONE is not set
+# CONFIG_PREEMPT_VOLUNTARY is not set
+CONFIG_PREEMPT=y
+CONFIG_PREEMPT_COUNT=y
+CONFIG_HZ_FIXED=0
+CONFIG_HZ_100=y
+# CONFIG_HZ_200 is not set
+# CONFIG_HZ_250 is not set
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_500 is not set
+# CONFIG_HZ_1000 is not set
+CONFIG_HZ=100
+CONFIG_SCHED_HRTICK=y
+CONFIG_AEABI=y
+CONFIG_OABI_COMPAT=y
+# CONFIG_ARCH_SPARSEMEM_DEFAULT is not set
+# CONFIG_ARCH_SELECT_MEMORY_MODEL is not set
+CONFIG_HAVE_ARCH_PFN_VALID=y
+# CONFIG_HIGHMEM is not set
+# CONFIG_CPU_SW_DOMAIN_PAN is not set
+CONFIG_ARCH_WANT_GENERAL_HUGETLB=y
+# CONFIG_ARM_MODULE_PLTS is not set
+CONFIG_FLATMEM=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+CONFIG_HAVE_MEMBLOCK=y
+CONFIG_NO_BOOTMEM=y
+# CONFIG_HAVE_BOOTMEM_INFO_NODE is not set
+CONFIG_SPLIT_PTLOCK_CPUS=999999
+CONFIG_COMPACTION=y
+CONFIG_MIGRATION=y
+# CONFIG_PHYS_ADDR_T_64BIT is not set
+CONFIG_ZONE_DMA_FLAG=0
+# CONFIG_KSM is not set
+CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
+CONFIG_NEED_PER_CPU_KM=y
+# CONFIG_CLEANCACHE is not set
+# CONFIG_CMA is not set
+# CONFIG_ZPOOL is not set
+# CONFIG_ZBUD is not set
+# CONFIG_ZSMALLOC is not set
+# CONFIG_IDLE_PAGE_TRACKING is not set
+CONFIG_FORCE_MAX_ZONEORDER=11
+CONFIG_ALIGNMENT_TRAP=y
+# CONFIG_UACCESS_WITH_MEMCPY is not set
+# CONFIG_SECCOMP is not set
+CONFIG_SWIOTLB=y
+CONFIG_IOMMU_HELPER=y
+
+#
+# Boot options
+#
+# CONFIG_USE_OF is not set
+CONFIG_ATAGS=y
+# CONFIG_DEPRECATED_PARAM_STRUCT is not set
+CONFIG_ZBOOT_ROM_TEXT=0
+CONFIG_ZBOOT_ROM_BSS=0
+CONFIG_CMDLINE="root=/dev/ram0 console=ttyS0,115200n8 rdinit=/sbin/init mem=64M"
+CONFIG_CMDLINE_FROM_BOOTLOADER=y
+# CONFIG_CMDLINE_EXTEND is not set
+# CONFIG_CMDLINE_FORCE is not set
+# CONFIG_XIP_KERNEL is not set
+CONFIG_KEXEC=y
+# CONFIG_ATAGS_PROC is not set
+# CONFIG_CRASH_DUMP is not set
+CONFIG_AUTO_ZRELADDR=y
+
+#
+# CPU Power Management
+#
+
+#
+# CPU Frequency scaling
+#
+# CONFIG_CPU_FREQ is not set
+
+#
+# CPU Idle
+#
+# CONFIG_CPU_IDLE is not set
+# CONFIG_ARCH_NEEDS_CPU_IDLE_COUPLED is not set
+
+#
+# Floating point emulation
+#
+
+#
+# At least one emulation must be selected
+#
+CONFIG_FPE_NWFPE=y
+# CONFIG_FPE_NWFPE_XP is not set
+# CONFIG_FPE_FASTFPE is not set
+# CONFIG_VFP is not set
+
+#
+# Userspace binary formats
+#
+CONFIG_BINFMT_ELF=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_SCRIPT=y
+# CONFIG_HAVE_AOUT is not set
+# CONFIG_BINFMT_MISC is not set
+CONFIG_COREDUMP=y
+
+#
+# Power management options
+#
+# CONFIG_SUSPEND is not set
+# CONFIG_PM is not set
+CONFIG_ARCH_SUSPEND_POSSIBLE=y
+# CONFIG_ARM_CPU_SUSPEND is not set
+CONFIG_ARCH_HIBERNATION_POSSIBLE=y
+CONFIG_NET=y
+
+#
+# Networking options
+#
+CONFIG_PACKET=y
+CONFIG_PACKET_DIAG=y
+CONFIG_UNIX=y
+CONFIG_UNIX_DIAG=y
+# CONFIG_XFRM_USER is not set
+# CONFIG_NET_KEY is not set
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+# CONFIG_IP_ADVANCED_ROUTER is not set
+# CONFIG_IP_PNP is not set
+# CONFIG_NET_IPIP is not set
+# CONFIG_NET_IPGRE_DEMUX is not set
+# CONFIG_NET_IP_TUNNEL is not set
+# CONFIG_IP_MROUTE is not set
+# CONFIG_SYN_COOKIES is not set
+# CONFIG_NET_UDP_TUNNEL is not set
+# CONFIG_NET_FOU is not set
+# CONFIG_INET_AH is not set
+# CONFIG_INET_ESP is not set
+# CONFIG_INET_IPCOMP is not set
+# CONFIG_INET_XFRM_TUNNEL is not set
+# CONFIG_INET_TUNNEL is not set
+# CONFIG_INET_XFRM_MODE_TRANSPORT is not set
+# CONFIG_INET_XFRM_MODE_TUNNEL is not set
+# CONFIG_INET_XFRM_MODE_BEET is not set
+# CONFIG_INET_LRO is not set
+# CONFIG_INET_DIAG is not set
+# CONFIG_TCP_CONG_ADVANCED is not set
+CONFIG_TCP_CONG_CUBIC=y
+CONFIG_DEFAULT_TCP_CONG="cubic"
+# CONFIG_TCP_MD5SIG is not set
+# CONFIG_IPV6 is not set
+# CONFIG_NETWORK_SECMARK is not set
+# CONFIG_NET_PTP_CLASSIFY is not set
+# CONFIG_NETWORK_PHY_TIMESTAMPING is not set
+# CONFIG_NETFILTER is not set
+# CONFIG_IP_DCCP is not set
+# CONFIG_IP_SCTP is not set
+# CONFIG_RDS is not set
+# CONFIG_TIPC is not set
+# CONFIG_ATM is not set
+# CONFIG_L2TP is not set
+# CONFIG_BRIDGE is not set
+CONFIG_HAVE_NET_DSA=y
+# CONFIG_NET_DSA is not set
+# CONFIG_VLAN_8021Q is not set
+# CONFIG_DECNET is not set
+# CONFIG_LLC2 is not set
+# CONFIG_IPX is not set
+# CONFIG_ATALK is not set
+# CONFIG_X25 is not set
+# CONFIG_LAPB is not set
+# CONFIG_PHONET is not set
+# CONFIG_IEEE802154 is not set
+# CONFIG_NET_SCHED is not set
+# CONFIG_DCB is not set
+# CONFIG_BATMAN_ADV is not set
+# CONFIG_OPENVSWITCH is not set
+# CONFIG_VSOCKETS is not set
+# CONFIG_NETLINK_DIAG is not set
+# CONFIG_MPLS is not set
+# CONFIG_HSR is not set
+# CONFIG_NET_SWITCHDEV is not set
+# CONFIG_NET_L3_MASTER_DEV is not set
+CONFIG_NET_RX_BUSY_POLL=y
+CONFIG_BQL=y
+# CONFIG_BPF_JIT is not set
+
+#
+# Network testing
+#
+# CONFIG_NET_PKTGEN is not set
+# CONFIG_HAMRADIO is not set
+# CONFIG_CAN is not set
+# CONFIG_IRDA is not set
+# CONFIG_BT is not set
+# CONFIG_AF_RXRPC is not set
+# CONFIG_WIRELESS is not set
+# CONFIG_WIMAX is not set
+# CONFIG_RFKILL is not set
+# CONFIG_NET_9P is not set
+# CONFIG_CAIF is not set
+# CONFIG_CEPH_LIB is not set
+# CONFIG_NFC is not set
+# CONFIG_LWTUNNEL is not set
+# CONFIG_DST_CACHE is not set
+CONFIG_HAVE_BPF_JIT=y
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_UEVENT_HELPER=y
+CONFIG_UEVENT_HELPER_PATH="/sbin/hotplug"
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+# CONFIG_STANDALONE is not set
+# CONFIG_PREVENT_FIRMWARE_BUILD is not set
+CONFIG_FW_LOADER=y
+# CONFIG_FIRMWARE_IN_KERNEL is not set
+CONFIG_EXTRA_FIRMWARE=""
+# CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set
+CONFIG_ALLOW_DEV_COREDUMP=y
+# CONFIG_SYS_HYPERVISOR is not set
+# CONFIG_GENERIC_CPU_DEVICES is not set
+# CONFIG_DMA_SHARED_BUFFER is not set
+CONFIG_FMI_NUC980=y
+# CONFIG_NUC980_FMI_MTD_NAND is not set
+CONFIG_NUC980_FMI_SD0=y
+
+#
+# Bus devices
+#
+# CONFIG_BRCMSTB_GISB_ARB is not set
+# CONFIG_CONNECTOR is not set
+CONFIG_MTD=y
+# CONFIG_MTD_TESTS is not set
+# CONFIG_MTD_REDBOOT_PARTS is not set
+# CONFIG_MTD_CMDLINE_PARTS is not set
+# CONFIG_MTD_AFS_PARTS is not set
+# CONFIG_MTD_AR7_PARTS is not set
+
+#
+# User Modules And Translation Layers
+#
+CONFIG_MTD_BLKDEVS=y
+CONFIG_MTD_BLOCK=y
+# CONFIG_FTL is not set
+# CONFIG_NFTL is not set
+# CONFIG_INFTL is not set
+# CONFIG_RFD_FTL is not set
+# CONFIG_SSFDC is not set
+# CONFIG_SM_FTL is not set
+# CONFIG_MTD_OOPS is not set
+# CONFIG_MTD_PARTITIONED_MASTER is not set
+
+#
+# RAM/ROM/Flash chip drivers
+#
+# CONFIG_MTD_CFI is not set
+# CONFIG_MTD_JEDECPROBE is not set
+CONFIG_MTD_MAP_BANK_WIDTH_1=y
+CONFIG_MTD_MAP_BANK_WIDTH_2=y
+CONFIG_MTD_MAP_BANK_WIDTH_4=y
+# CONFIG_MTD_MAP_BANK_WIDTH_8 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_16 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_32 is not set
+CONFIG_MTD_CFI_I1=y
+CONFIG_MTD_CFI_I2=y
+# CONFIG_MTD_CFI_I4 is not set
+# CONFIG_MTD_CFI_I8 is not set
+# CONFIG_MTD_RAM is not set
+# CONFIG_MTD_ROM is not set
+# CONFIG_MTD_ABSENT is not set
+
+#
+# Mapping drivers for chip access
+#
+# CONFIG_MTD_COMPLEX_MAPPINGS is not set
+# CONFIG_MTD_PLATRAM is not set
+
+#
+# Self-contained MTD device drivers
+#
+# CONFIG_MTD_DATAFLASH is not set
+CONFIG_MTD_M25P80=y
+# CONFIG_MTD_SST25L is not set
+# CONFIG_MTD_SLRAM is not set
+# CONFIG_MTD_PHRAM is not set
+# CONFIG_MTD_MTDRAM is not set
+# CONFIG_MTD_BLOCK2MTD is not set
+
+#
+# Disk-On-Chip Device Drivers
+#
+# CONFIG_MTD_DOCG3 is not set
+CONFIG_MTD_NAND_ECC=y
+# CONFIG_MTD_NAND_ECC_SMC is not set
+CONFIG_MTD_NAND=y
+# CONFIG_MTD_NAND_ECC_BCH is not set
+# CONFIG_MTD_SM_COMMON is not set
+# CONFIG_MTD_NAND_DENALI_DT is not set
+# CONFIG_MTD_NAND_GPIO is not set
+# CONFIG_MTD_NAND_OMAP_BCH_BUILD is not set
+CONFIG_MTD_NAND_IDS=y
+# CONFIG_MTD_NAND_DISKONCHIP is not set
+# CONFIG_MTD_NAND_DOCG4 is not set
+# CONFIG_MTD_NAND_NANDSIM is not set
+# CONFIG_MTD_NAND_BRCMNAND is not set
+# CONFIG_MTD_NAND_PLATFORM is not set
+# CONFIG_MTD_NAND_HISI504 is not set
+# CONFIG_MTD_ONENAND is not set
+
+#
+# LPDDR & LPDDR2 PCM memory drivers
+#
+# CONFIG_MTD_LPDDR is not set
+# CONFIG_MTD_LPDDR2_NVM is not set
+CONFIG_MTD_SPI_NOR=y
+CONFIG_MTD_SPI_NOR_USE_4K_SECTORS=y
+# CONFIG_MTD_UBI is not set
+# CONFIG_OF is not set
+CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y
+# CONFIG_PARPORT is not set
+CONFIG_BLK_DEV=y
+# CONFIG_BLK_DEV_NULL_BLK is not set
+# CONFIG_BLK_DEV_COW_COMMON is not set
+# CONFIG_BLK_DEV_LOOP is not set
+# CONFIG_BLK_DEV_DRBD is not set
+# CONFIG_BLK_DEV_NBD is not set
+CONFIG_BLK_DEV_RAM=y
+CONFIG_BLK_DEV_RAM_COUNT=16
+CONFIG_BLK_DEV_RAM_SIZE=4096
+# CONFIG_CDROM_PKTCDVD is not set
+# CONFIG_ATA_OVER_ETH is not set
+# CONFIG_MG_DISK is not set
+# CONFIG_BLK_DEV_RBD is not set
+
+#
+# Misc devices
+#
+# CONFIG_SENSORS_LIS3LV02D is not set
+# CONFIG_AD525X_DPOT is not set
+# CONFIG_DUMMY_IRQ is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+# CONFIG_TI_DAC7512 is not set
+# CONFIG_BMP085_SPI is not set
+# CONFIG_LATTICE_ECP3_CONFIG is not set
+# CONFIG_SRAM is not set
+# CONFIG_NUC980_ETIMER is not set
+# CONFIG_NUC980_QSPI0_SLAVE is not set
+# CONFIG_NUC980_SPI0_SLAVE is not set
+# CONFIG_NUC980_SPI1_SLAVE is not set
+# CONFIG_NUC980_SC is not set
+# CONFIG_NUC980_EBI is not set
+# CONFIG_C2PORT is not set
+
+#
+# EEPROM support
+#
+# CONFIG_EEPROM_AT25 is not set
+# CONFIG_EEPROM_93CX6 is not set
+# CONFIG_EEPROM_93XX46 is not set
+
+#
+# Texas Instruments shared transport line discipline
+#
+# CONFIG_TI_ST is not set
+# CONFIG_SENSORS_LIS3_SPI is not set
+
+#
+# Altera FPGA firmware download module
+#
+
+#
+# Intel MIC Bus Driver
+#
+
+#
+# SCIF Bus Driver
+#
+
+#
+# Intel MIC Host Driver
+#
+
+#
+# Intel MIC Card Driver
+#
+
+#
+# SCIF Driver
+#
+
+#
+# Intel MIC Coprocessor State Management (COSM) Drivers
+#
+# CONFIG_ECHO is not set
+# CONFIG_CXL_BASE is not set
+# CONFIG_CXL_KERNEL_API is not set
+# CONFIG_CXL_EEH is not set
+
+#
+# SCSI device support
+#
+CONFIG_SCSI_MOD=y
+# CONFIG_RAID_ATTRS is not set
+CONFIG_SCSI=y
+CONFIG_SCSI_DMA=y
+# CONFIG_SCSI_NETLINK is not set
+# CONFIG_SCSI_MQ_DEFAULT is not set
+# CONFIG_SCSI_PROC_FS is not set
+
+#
+# SCSI support type (disk, tape, CD-ROM)
+#
+CONFIG_BLK_DEV_SD=y
+# CONFIG_CHR_DEV_ST is not set
+# CONFIG_CHR_DEV_OSST is not set
+# CONFIG_BLK_DEV_SR is not set
+# CONFIG_CHR_DEV_SG is not set
+# CONFIG_CHR_DEV_SCH is not set
+# CONFIG_SCSI_CONSTANTS is not set
+# CONFIG_SCSI_LOGGING is not set
+# CONFIG_SCSI_SCAN_ASYNC is not set
+
+#
+# SCSI Transports
+#
+# CONFIG_SCSI_SPI_ATTRS is not set
+# CONFIG_SCSI_FC_ATTRS is not set
+# CONFIG_SCSI_ISCSI_ATTRS is not set
+# CONFIG_SCSI_SAS_ATTRS is not set
+# CONFIG_SCSI_SAS_LIBSAS is not set
+# CONFIG_SCSI_SRP_ATTRS is not set
+# CONFIG_SCSI_LOWLEVEL is not set
+# CONFIG_SCSI_DH is not set
+# CONFIG_SCSI_OSD_INITIATOR is not set
+# CONFIG_ATA is not set
+# CONFIG_MD is not set
+# CONFIG_TARGET_CORE is not set
+CONFIG_NETDEVICES=y
+CONFIG_MII=y
+CONFIG_NET_CORE=y
+# CONFIG_BONDING is not set
+CONFIG_DUMMY=y
+# CONFIG_EQUALIZER is not set
+# CONFIG_NET_TEAM is not set
+# CONFIG_MACVLAN is not set
+# CONFIG_VXLAN is not set
+# CONFIG_NETCONSOLE is not set
+# CONFIG_NETPOLL is not set
+# CONFIG_NET_POLL_CONTROLLER is not set
+# CONFIG_TUN is not set
+# CONFIG_TUN_VNET_CROSS_LE is not set
+# CONFIG_VETH is not set
+# CONFIG_NLMON is not set
+
+#
+# CAIF transport drivers
+#
+
+#
+# Distributed Switch Architecture drivers
+#
+# CONFIG_NET_DSA_MV88E6XXX is not set
+# CONFIG_NET_DSA_MV88E6XXX_NEED_PPU is not set
+CONFIG_ETHERNET=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_NET_VENDOR_ARC is not set
+# CONFIG_NET_VENDOR_AURORA is not set
+# CONFIG_NET_CADENCE is not set
+# CONFIG_NET_VENDOR_BROADCOM is not set
+# CONFIG_NET_VENDOR_CIRRUS is not set
+# CONFIG_DM9000 is not set
+# CONFIG_DNET is not set
+# CONFIG_NET_VENDOR_EZCHIP is not set
+# CONFIG_NET_VENDOR_FARADAY is not set
+# CONFIG_NET_VENDOR_INTEL is not set
+# CONFIG_NET_VENDOR_MARVELL is not set
+# CONFIG_NET_VENDOR_MICREL is not set
+# CONFIG_NET_VENDOR_MICROCHIP is not set
+# CONFIG_NET_VENDOR_NATSEMI is not set
+CONFIG_NET_VENDOR_NUVOTON=y
+CONFIG_NUC980_ETH0=y
+CONFIG_NUC980_ETH1=y
+# CONFIG_ETHOC is not set
+# CONFIG_NET_VENDOR_QUALCOMM is not set
+# CONFIG_NET_VENDOR_RENESAS is not set
+# CONFIG_NET_VENDOR_ROCKER is not set
+# CONFIG_NET_VENDOR_SAMSUNG is not set
+# CONFIG_NET_VENDOR_SEEQ is not set
+# CONFIG_NET_VENDOR_SMSC is not set
+# CONFIG_NET_VENDOR_STMICRO is not set
+# CONFIG_NET_VENDOR_SYNOPSYS is not set
+# CONFIG_NET_VENDOR_VIA is not set
+# CONFIG_NET_VENDOR_WIZNET is not set
+CONFIG_PHYLIB=y
+
+#
+# MII PHY device drivers
+#
+# CONFIG_AQUANTIA_PHY is not set
+# CONFIG_AT803X_PHY is not set
+# CONFIG_AMD_PHY is not set
+# CONFIG_MARVELL_PHY is not set
+# CONFIG_DAVICOM_PHY is not set
+# CONFIG_QSEMI_PHY is not set
+# CONFIG_LXT_PHY is not set
+# CONFIG_CICADA_PHY is not set
+# CONFIG_VITESSE_PHY is not set
+# CONFIG_TERANETICS_PHY is not set
+# CONFIG_SMSC_PHY is not set
+# CONFIG_BROADCOM_PHY is not set
+# CONFIG_BCM7XXX_PHY is not set
+# CONFIG_BCM87XX_PHY is not set
+CONFIG_ICPLUS_PHY=y
+# CONFIG_REALTEK_PHY is not set
+# CONFIG_NATIONAL_PHY is not set
+# CONFIG_STE10XP is not set
+# CONFIG_LSI_ET1011C_PHY is not set
+# CONFIG_MICREL_PHY is not set
+# CONFIG_DP83848_PHY is not set
+# CONFIG_DP83867_PHY is not set
+# CONFIG_MICROCHIP_PHY is not set
+# CONFIG_FIXED_PHY is not set
+# CONFIG_MDIO_BITBANG is not set
+# CONFIG_MDIO_BCM_UNIMAC is not set
+# CONFIG_MICREL_KS8995MA is not set
+# CONFIG_PPP is not set
+# CONFIG_SLIP is not set
+# CONFIG_USB_NET_DRIVERS is not set
+# CONFIG_WLAN is not set
+
+#
+# Enable WiMAX (Networking options) to see the WiMAX drivers
+#
+# CONFIG_WAN is not set
+# CONFIG_ISDN is not set
+# CONFIG_NVM is not set
+
+#
+# Input device support
+#
+CONFIG_INPUT=y
+# CONFIG_INPUT_FF_MEMLESS is not set
+# CONFIG_INPUT_POLLDEV is not set
+# CONFIG_INPUT_SPARSEKMAP is not set
+# CONFIG_INPUT_MATRIXKMAP is not set
+
+#
+# Userland interfaces
+#
+# CONFIG_INPUT_MOUSEDEV is not set
+# CONFIG_INPUT_JOYDEV is not set
+# CONFIG_INPUT_EVDEV is not set
+# CONFIG_INPUT_EVBUG is not set
+
+#
+# Input Device Drivers
+#
+# CONFIG_INPUT_KEYBOARD is not set
+# CONFIG_INPUT_MOUSE is not set
+# CONFIG_INPUT_JOYSTICK is not set
+# CONFIG_INPUT_TABLET is not set
+# CONFIG_INPUT_TOUCHSCREEN is not set
+# CONFIG_INPUT_MISC is not set
+
+#
+# Hardware I/O ports
+#
+# CONFIG_SERIO is not set
+# CONFIG_GAMEPORT is not set
+
+#
+# Character devices
+#
+CONFIG_TTY=y
+CONFIG_VT=y
+CONFIG_CONSOLE_TRANSLATIONS=y
+CONFIG_VT_CONSOLE=y
+CONFIG_HW_CONSOLE=y
+CONFIG_VT_HW_CONSOLE_BINDING=y
+CONFIG_UNIX98_PTYS=y
+# CONFIG_DEVPTS_MULTIPLE_INSTANCES is not set
+# CONFIG_LEGACY_PTYS is not set
+# CONFIG_SERIAL_NONSTANDARD is not set
+# CONFIG_N_GSM is not set
+# CONFIG_TRACE_SINK is not set
+CONFIG_LDISC_AUTOLOAD=y
+# CONFIG_DEVMEM is not set
+# CONFIG_DEVKMEM is not set
+
+#
+# Serial drivers
+#
+# CONFIG_SERIAL_8250 is not set
+
+#
+# Non-8250 serial port support
+#
+CONFIG_SERIAL_NUC980=y
+CONFIG_SERIAL_NUC980_CONSOLE=y
+CONFIG_ENABLE_UART_PDMA=y
+CONFIG_NUC980_UART1=y
+# CONFIG_ENABLE_UART1_CTS_WAKEUP is not set
+CONFIG_ENABLE_UART1_PDMA=y
+CONFIG_NUC980_UART1_PA=y
+# CONFIG_NUC980_UART1_PC is not set
+# CONFIG_NUC980_UART1_PF is not set
+# CONFIG_NUC980_UART1_FC_PC is not set
+# CONFIG_NUC980_UART1_FC_PF is not set
+CONFIG_NUC980_UART2=y
+# CONFIG_ENABLE_UART2_CTS_WAKEUP is not set
+CONFIG_ENABLE_UART2_PDMA=y
+CONFIG_NUC980_UART2_PA=y
+# CONFIG_NUC980_UART1_PG is not set
+# CONFIG_NUC980_UART2_PD is not set
+# CONFIG_NUC980_UART2_FC_PA is not set
+# CONFIG_NUC980_UART2_FC_PG is not set
+# CONFIG_NUC980_UART2_FC_PA_PB is not set
+CONFIG_NUC980_UART3=y
+# CONFIG_ENABLE_UART3_CTS_WAKEUP is not set
+CONFIG_ENABLE_UART3_PDMA=y
+CONFIG_NUC980_UART3_PC=y
+# CONFIG_NUC980_UART3_PB is not set
+# CONFIG_NUC980_UART3_PD is not set
+# CONFIG_NUC980_UART3_PB_PF is not set
+# CONFIG_NUC980_UART3_PF is not set
+# CONFIG_NUC980_UART3_FC_PB is not set
+# CONFIG_NUC980_UART3_FC_PD is not set
+# CONFIG_NUC980_UART3_FC_PF is not set
+CONFIG_NUC980_UART4=y
+# CONFIG_ENABLE_UART4_CTS_WAKEUP is not set
+CONFIG_ENABLE_UART4_PDMA=y
+# CONFIG_NUC980_UART4_PC is not set
+# CONFIG_NUC980_UART4_PD is not set
+# CONFIG_NUC980_UART4_PE is not set
+CONFIG_NUC980_UART4_FC_PD=y
+# CONFIG_NUC980_UART4_FC_PE is not set
+CONFIG_NUC980_UART5=y
+# CONFIG_ENABLE_UART5_CTS_WAKEUP is not set
+CONFIG_ENABLE_UART5_PDMA=y
+# CONFIG_NUC980_UART5_PG_0 is not set
+# CONFIG_NUC980_UART5_PD is not set
+# CONFIG_NUC980_UART5_PG_1 is not set
+# CONFIG_NUC980_UART5_FC_PG_0 is not set
+CONFIG_NUC980_UART5_FC_PG_1=y
+CONFIG_NUC980_UART6=y
+# CONFIG_ENABLE_UART6_CTS_WAKEUP is not set
+CONFIG_ENABLE_UART6_PDMA=y
+# CONFIG_NUC980_UART6_PA is not set
+# CONFIG_NUC980_UART6_PD is not set
+# CONFIG_NUC980_UART6_PE is not set
+CONFIG_NUC980_UART6_FC_PA=y
+# CONFIG_NUC980_UART6_FC_PD is not set
+CONFIG_NUC980_UART7=y
+# CONFIG_ENABLE_UART7_CTS_WAKEUP is not set
+CONFIG_ENABLE_UART7_PDMA=y
+# CONFIG_NUC980_UART7_PA is not set
+# CONFIG_NUC980_UART7_PB is not set
+# CONFIG_NUC980_UART7_PC is not set
+# CONFIG_NUC980_UART7_PF is not set
+CONFIG_NUC980_UART7_FC_PB=y
+# CONFIG_NUC980_UART7_FC_PF is not set
+CONFIG_NUC980_UART8=y
+# CONFIG_ENABLE_UART8_CTS_WAKEUP is not set
+CONFIG_ENABLE_UART8_PDMA=y
+CONFIG_NUC980_UART8_PA=y
+# CONFIG_NUC980_UART8_PB is not set
+# CONFIG_NUC980_UART8_PC is not set
+# CONFIG_NUC980_UART8_FC_PA_PG is not set
+# CONFIG_NUC980_UART8_FC_PC is not set
+# CONFIG_NUC980_UART9 is not set
+# CONFIG_SCUART_NUC980 is not set
+# CONFIG_SERIAL_EARLYCON_ARM_SEMIHOST is not set
+# CONFIG_SERIAL_MAX3100 is not set
+# CONFIG_SERIAL_MAX310X is not set
+# CONFIG_SERIAL_UARTLITE is not set
+CONFIG_SERIAL_CORE=y
+CONFIG_SERIAL_CORE_CONSOLE=y
+# CONFIG_SERIAL_SCCNXP is not set
+# CONFIG_SERIAL_SC16IS7XX is not set
+# CONFIG_SERIAL_BCM63XX is not set
+# CONFIG_SERIAL_ALTERA_JTAGUART is not set
+# CONFIG_SERIAL_ALTERA_UART is not set
+# CONFIG_SERIAL_IFX6X60 is not set
+# CONFIG_SERIAL_ARC is not set
+# CONFIG_SERIAL_FSL_LPUART is not set
+# CONFIG_SERIAL_ST_ASC is not set
+# CONFIG_SERIAL_STM32 is not set
+# CONFIG_HVC_DCC is not set
+# CONFIG_IPMI_HANDLER is not set
+# CONFIG_HW_RANDOM is not set
+# CONFIG_RAW_DRIVER is not set
+# CONFIG_TCG_TPM is not set
+
+#
+# I2C support
+#
+# CONFIG_I2C is not set
+CONFIG_SPI=y
+CONFIG_SPI_MASTER=y
+
+#
+# SPI Master Controller Drivers
+#
+# CONFIG_SPI_ALTERA is not set
+CONFIG_SPI_BITBANG=y
+# CONFIG_SPI_CADENCE is not set
+# CONFIG_SPI_GPIO is not set
+CONFIG_SPI_NUC980_QSPI0=y
+CONFIG_SPI_NUC980_QSPI0_NORMAL=y
+# CONFIG_SPI_NUC980_QSPI0_QUAD is not set
+# CONFIG_SPI_NUC980_QSPI0_PDMA is not set
+CONFIG_SPI_NUC980_QSPI0_NO_PDMA=y
+CONFIG_SPI_NUC980_QSPI0_SS1=y
+CONFIG_SPI_NUC980_QSPI0_SS1_PD0=y
+# CONFIG_SPI_NUC980_QSPI0_SS1_PA0 is not set
+CONFIG_SPI_NUC980_SPI0=y
+CONFIG_SPI_NUC980_SPI0_PD=y
+# CONFIG_SPI_NUC980_SPI0_PC is not set
+CONFIG_SPI_NUC980_SPI0_PDMA=y
+# CONFIG_SPI_NUC980_SPI0_NO_PDMA is not set
+# CONFIG_SPI_NUC980_SPI0_SS1 is not set
+# CONFIG_SPI_NUC980_SPI1 is not set
+# CONFIG_SPI_OC_TINY is not set
+# CONFIG_SPI_PXA2XX_PCI is not set
+# CONFIG_SPI_ROCKCHIP is not set
+# CONFIG_SPI_XILINX is not set
+# CONFIG_SPI_ZYNQMP_GQSPI is not set
+# CONFIG_SPI_DESIGNWARE is not set
+
+#
+# SPI Protocol Masters
+#
+# CONFIG_SPI_SPIDEV is not set
+# CONFIG_SPI_TLE62X0 is not set
+# CONFIG_SPMI is not set
+# CONFIG_HSI is not set
+
+#
+# PPS support
+#
+# CONFIG_PPS is not set
+
+#
+# PPS generators support
+#
+
+#
+# PTP clock support
+#
+# CONFIG_PTP_1588_CLOCK is not set
+
+#
+# Enable PHYLIB and NETWORK_PHY_TIMESTAMPING to see the additional clocks.
+#
+CONFIG_PINCTRL=y
+
+#
+# Pin controllers
+#
+CONFIG_PINMUX=y
+CONFIG_PINCONF=y
+# CONFIG_PINCTRL_AMD is not set
+CONFIG_PINCTRL_NUC980=y
+CONFIG_ARCH_HAVE_CUSTOM_GPIO_H=y
+CONFIG_ARCH_REQUIRE_GPIOLIB=y
+CONFIG_GPIOLIB=y
+CONFIG_GPIO_DEVRES=y
+CONFIG_GPIO_SYSFS=y
+
+#
+# Memory mapped GPIO drivers
+#
+CONFIG_GPIO_NUC980=y
+# CONFIG_GPIO_NUC980_EINT_WKUP is not set
+# CONFIG_GPIO_DWAPB is not set
+# CONFIG_GPIO_GENERIC_PLATFORM is not set
+# CONFIG_GPIO_ZX is not set
+
+#
+# MFD GPIO expanders
+#
+
+#
+# SPI GPIO expanders
+#
+# CONFIG_GPIO_MAX7301 is not set
+# CONFIG_GPIO_MC33880 is not set
+
+#
+# SPI or I2C GPIO expanders
+#
+# CONFIG_GPIO_MCP23S08 is not set
+
+#
+# USB GPIO expanders
+#
+# CONFIG_W1 is not set
+# CONFIG_POWER_SUPPLY is not set
+# CONFIG_POWER_AVS is not set
+# CONFIG_HWMON is not set
+# CONFIG_THERMAL is not set
+# CONFIG_WATCHDOG is not set
+CONFIG_SSB_POSSIBLE=y
+
+#
+# Sonics Silicon Backplane
+#
+# CONFIG_SSB is not set
+CONFIG_BCMA_POSSIBLE=y
+
+#
+# Broadcom specific AMBA
+#
+# CONFIG_BCMA is not set
+
+#
+# Multifunction device drivers
+#
+# CONFIG_MFD_CORE is not set
+# CONFIG_MFD_CROS_EC is not set
+# CONFIG_MFD_ASIC3 is not set
+# CONFIG_MFD_DA9052_SPI is not set
+# CONFIG_MFD_DLN2 is not set
+# CONFIG_MFD_MC13XXX_SPI is not set
+# CONFIG_HTC_EGPIO is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_MFD_KEMPLD is not set
+# CONFIG_MFD_MT6397 is not set
+# CONFIG_EZX_PCAP is not set
+# CONFIG_MFD_VIPERBOARD is not set
+# CONFIG_MFD_PM8921_CORE is not set
+# CONFIG_MFD_RTSX_USB is not set
+# CONFIG_MFD_SM501 is not set
+# CONFIG_ABX500_CORE is not set
+# CONFIG_MFD_SYSCON is not set
+# CONFIG_MFD_TI_AM335X_TSCADC is not set
+# CONFIG_MFD_TPS65912 is not set
+# CONFIG_MFD_TPS65912_SPI is not set
+# CONFIG_MFD_TMIO is not set
+# CONFIG_MFD_T7L66XB is not set
+# CONFIG_MFD_TC6387XB is not set
+# CONFIG_MFD_TC6393XB is not set
+# CONFIG_MFD_ARIZONA_SPI is not set
+# CONFIG_MFD_WM831X_SPI is not set
+# CONFIG_REGULATOR is not set
+# CONFIG_MEDIA_SUPPORT is not set
+
+#
+# Graphics support
+#
+# CONFIG_DRM is not set
+
+#
+# Frame buffer Devices
+#
+# CONFIG_FB is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+# CONFIG_VGASTATE is not set
+
+#
+# Console display driver support
+#
+CONFIG_DUMMY_CONSOLE=y
+# CONFIG_SOUND is not set
+
+#
+# HID support
+#
+CONFIG_HID=y
+# CONFIG_HID_BATTERY_STRENGTH is not set
+# CONFIG_HIDRAW is not set
+# CONFIG_UHID is not set
+# CONFIG_HID_GENERIC is not set
+
+#
+# Special HID drivers
+#
+CONFIG_HID_A4TECH=y
+# CONFIG_HID_ACRUX is not set
+CONFIG_HID_APPLE=y
+# CONFIG_HID_APPLEIR is not set
+# CONFIG_HID_AUREAL is not set
+CONFIG_HID_BELKIN=y
+# CONFIG_HID_BETOP_FF is not set
+CONFIG_HID_CHERRY=y
+CONFIG_HID_CHICONY=y
+CONFIG_HID_CYPRESS=y
+# CONFIG_HID_DRAGONRISE is not set
+# CONFIG_HID_EMS_FF is not set
+# CONFIG_HID_ELECOM is not set
+# CONFIG_HID_ELO is not set
+CONFIG_HID_EZKEY=y
+# CONFIG_HID_GEMBIRD is not set
+# CONFIG_HID_GFRM is not set
+# CONFIG_HID_HOLTEK is not set
+# CONFIG_HID_KEYTOUCH is not set
+# CONFIG_HID_KYE is not set
+# CONFIG_HID_UCLOGIC is not set
+# CONFIG_HID_WALTOP is not set
+# CONFIG_HID_GYRATION is not set
+# CONFIG_HID_ICADE is not set
+# CONFIG_HID_TWINHAN is not set
+CONFIG_HID_KENSINGTON=y
+# CONFIG_HID_LCPOWER is not set
+# CONFIG_HID_LENOVO is not set
+CONFIG_HID_LOGITECH=y
+# CONFIG_HID_LOGITECH_HIDPP is not set
+# CONFIG_LOGITECH_FF is not set
+# CONFIG_LOGIRUMBLEPAD2_FF is not set
+# CONFIG_LOGIG940_FF is not set
+# CONFIG_LOGIWHEELS_FF is not set
+# CONFIG_HID_MAGICMOUSE is not set
+CONFIG_HID_MICROSOFT=y
+CONFIG_HID_MONTEREY=y
+# CONFIG_HID_MULTITOUCH is not set
+# CONFIG_HID_NTRIG is not set
+# CONFIG_HID_ORTEK is not set
+# CONFIG_HID_PANTHERLORD is not set
+# CONFIG_HID_PENMOUNT is not set
+# CONFIG_HID_PETALYNX is not set
+# CONFIG_HID_PICOLCD is not set
+# CONFIG_HID_PLANTRONICS is not set
+# CONFIG_HID_PRIMAX is not set
+# CONFIG_HID_ROCCAT is not set
+# CONFIG_HID_SAITEK is not set
+# CONFIG_HID_SAMSUNG is not set
+# CONFIG_HID_SPEEDLINK is not set
+# CONFIG_HID_STEELSERIES is not set
+# CONFIG_HID_SUNPLUS is not set
+# CONFIG_HID_RMI is not set
+# CONFIG_HID_GREENASIA is not set
+# CONFIG_HID_SMARTJOYPLUS is not set
+# CONFIG_HID_TIVO is not set
+# CONFIG_HID_TOPSEED is not set
+# CONFIG_HID_THRUSTMASTER is not set
+# CONFIG_HID_WACOM is not set
+# CONFIG_HID_XINMO is not set
+# CONFIG_HID_ZEROPLUS is not set
+# CONFIG_HID_ZYDACRON is not set
+# CONFIG_HID_SENSOR_HUB is not set
+
+#
+# USB HID support
+#
+CONFIG_USB_HID=y
+# CONFIG_HID_PID is not set
+# CONFIG_USB_HIDDEV is not set
+CONFIG_USB_OHCI_LITTLE_ENDIAN=y
+CONFIG_USB_SUPPORT=y
+CONFIG_USB_COMMON=y
+CONFIG_USB_ARCH_HAS_HCD=y
+CONFIG_USB=y
+# CONFIG_USB_ANNOUNCE_NEW_DEVICES is not set
+
+#
+# Miscellaneous USB options
+#
+CONFIG_USB_DEFAULT_PERSIST=y
+# CONFIG_USB_DYNAMIC_MINORS is not set
+# CONFIG_USB_OTG_WHITELIST is not set
+# CONFIG_USB_ULPI_BUS is not set
+# CONFIG_USB_MON is not set
+# CONFIG_USB_WUSB_CBAF is not set
+
+#
+# USB Host Controller Drivers
+#
+# CONFIG_USB_C67X00_HCD is not set
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+# CONFIG_USB_EHCI_ROOT_HUB_TT is not set
+CONFIG_USB_EHCI_TT_NEWSCHED=y
+CONFIG_USB_NUC980_EHCI=y
+# CONFIG_NUC980_USBH_PWREN_OVC_ON is not set
+# CONFIG_NUC980_USBH_PWREN_ON is not set
+# CONFIG_NUC980_USBH_OVC_ON is not set
+CONFIG_NUC980_USBH_PWREN_OVC_OFF=y
+# CONFIG_USB_EHCI_HCD_PLATFORM is not set
+# CONFIG_USB_OXU210HP_HCD is not set
+# CONFIG_USB_ISP116X_HCD is not set
+# CONFIG_USB_ISP1362_HCD is not set
+# CONFIG_USB_FOTG210_HCD is not set
+# CONFIG_USB_MAX3421_HCD is not set
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_NUC980_OHCI=y
+# CONFIG_USB_NUC980_USBH_LITE0 is not set
+# CONFIG_USB_NUC980_USBH_LITE1 is not set
+# CONFIG_USB_NUC980_USBH_LITE2 is not set
+# CONFIG_USB_NUC980_USBH_LITE3 is not set
+# CONFIG_USB_NUC980_USBH_LITE4 is not set
+# CONFIG_USB_NUC980_USBH_LITE5 is not set
+# CONFIG_USB_OHCI_HCD_PLATFORM is not set
+# CONFIG_USB_SL811_HCD is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_HCD_TEST_MODE is not set
+
+#
+# USB Device Class drivers
+#
+# CONFIG_USB_ACM is not set
+# CONFIG_USB_PRINTER is not set
+# CONFIG_USB_WDM is not set
+# CONFIG_USB_TMC is not set
+
+#
+# NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may
+#
+
+#
+# also be needed; see USB_STORAGE Help for more info
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_STORAGE_DEBUG is not set
+# CONFIG_USB_STORAGE_REALTEK is not set
+# CONFIG_USB_STORAGE_DATAFAB is not set
+# CONFIG_USB_STORAGE_FREECOM is not set
+# CONFIG_USB_STORAGE_ISD200 is not set
+# CONFIG_USB_STORAGE_USBAT is not set
+# CONFIG_USB_STORAGE_SDDR09 is not set
+# CONFIG_USB_STORAGE_SDDR55 is not set
+# CONFIG_USB_STORAGE_JUMPSHOT is not set
+# CONFIG_USB_STORAGE_ALAUDA is not set
+# CONFIG_USB_STORAGE_ONETOUCH is not set
+# CONFIG_USB_STORAGE_KARMA is not set
+# CONFIG_USB_STORAGE_CYPRESS_ATACB is not set
+# CONFIG_USB_STORAGE_ENE_UB6250 is not set
+# CONFIG_USB_UAS is not set
+
+#
+# USB Imaging devices
+#
+# CONFIG_USB_MDC800 is not set
+# CONFIG_USB_MICROTEK is not set
+# CONFIG_USBIP_CORE is not set
+# CONFIG_USB_MUSB_HDRC is not set
+# CONFIG_USB_DWC3 is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_CHIPIDEA is not set
+# CONFIG_USB_ISP1760 is not set
+
+#
+# USB port drivers
+#
+# CONFIG_USB_SERIAL is not set
+
+#
+# USB Miscellaneous drivers
+#
+# CONFIG_USB_EMI62 is not set
+# CONFIG_USB_EMI26 is not set
+# CONFIG_USB_ADUTUX is not set
+# CONFIG_USB_SEVSEG is not set
+# CONFIG_USB_RIO500 is not set
+# CONFIG_USB_LEGOTOWER is not set
+# CONFIG_USB_LCD is not set
+# CONFIG_USB_LED is not set
+# CONFIG_USB_CYPRESS_CY7C63 is not set
+# CONFIG_USB_CYTHERM is not set
+# CONFIG_USB_IDMOUSE is not set
+# CONFIG_USB_FTDI_ELAN is not set
+# CONFIG_USB_APPLEDISPLAY is not set
+# CONFIG_USB_SISUSBVGA is not set
+# CONFIG_USB_LD is not set
+# CONFIG_USB_TRANCEVIBRATOR is not set
+# CONFIG_USB_IOWARRIOR is not set
+# CONFIG_USB_TEST is not set
+# CONFIG_USB_EHSET_TEST_FIXTURE is not set
+# CONFIG_USB_ISIGHTFW is not set
+# CONFIG_USB_YUREX is not set
+# CONFIG_USB_EZUSB_FX2 is not set
+# CONFIG_USB_LINK_LAYER_TEST is not set
+
+#
+# USB Physical Layer drivers
+#
+# CONFIG_USB_PHY is not set
+# CONFIG_NOP_USB_XCEIV is not set
+# CONFIG_AM335X_PHY_USB is not set
+# CONFIG_USB_GPIO_VBUS is not set
+# CONFIG_USB_ULPI is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_UWB is not set
+CONFIG_MMC=y
+# CONFIG_MMC_DEBUG is not set
+
+#
+# MMC/SD/SDIO Card Drivers
+#
+# CONFIG_MMC_BLOCK is not set
+# CONFIG_SDIO_UART is not set
+# CONFIG_MMC_TEST is not set
+
+#
+# MMC/SD/SDIO Host Controller Drivers
+#
+# CONFIG_MMC_SDHCI is not set
+CONFIG_MMC_NUC980_FMI=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_MMC_NUC980_SD is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_VUB300 is not set
+# CONFIG_MMC_USHC is not set
+# CONFIG_MMC_USDHI6ROL0 is not set
+# CONFIG_MMC_MTK is not set
+# CONFIG_MEMSTICK is not set
+# CONFIG_NEW_LEDS is not set
+# CONFIG_ACCESSIBILITY is not set
+CONFIG_EDAC_ATOMIC_SCRUB=y
+CONFIG_EDAC_SUPPORT=y
+# CONFIG_EDAC is not set
+CONFIG_RTC_LIB=y
+# CONFIG_RTC_CLASS is not set
+CONFIG_DMADEVICES=y
+# CONFIG_DMADEVICES_DEBUG is not set
+
+#
+# DMA Devices
+#
+CONFIG_DMA_ENGINE=y
+CONFIG_NUC980_DMA=y
+# CONFIG_NUC980_DMA_M2M is not set
+# CONFIG_INTEL_IDMA64 is not set
+# CONFIG_NBPFAXI_DMA is not set
+# CONFIG_DW_DMAC is not set
+
+#
+# DMA Clients
+#
+# CONFIG_ASYNC_TX_DMA is not set
+# CONFIG_DMATEST is not set
+# CONFIG_AUXDISPLAY is not set
+# CONFIG_UIO is not set
+# CONFIG_VIRT_DRIVERS is not set
+
+#
+# Virtio drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+
+#
+# Microsoft Hyper-V guest support
+#
+CONFIG_STAGING=y
+# CONFIG_COMEDI is not set
+
+#
+# Speakup console speech
+#
+# CONFIG_SPEAKUP is not set
+# CONFIG_STAGING_MEDIA is not set
+
+#
+# Android
+#
+# CONFIG_WIMAX_GDM72XX is not set
+# CONFIG_LTE_GDM724X is not set
+CONFIG_MTD_SPINAND_MT29F=y
+CONFIG_MTD_SPINAND_ONDIEECC=y
+CONFIG_MTD_SPINAND_GIGADEVICE=y
+# CONFIG_LUSTRE_FS is not set
+# CONFIG_DGAP is not set
+# CONFIG_GS_FPGABOOT is not set
+# CONFIG_MOST is not set
+# CONFIG_CHROME_PLATFORMS is not set
+CONFIG_CLKDEV_LOOKUP=y
+CONFIG_HAVE_CLK_PREPARE=y
+CONFIG_HAVE_MACH_CLKDEV=y
+CONFIG_COMMON_CLK=y
+
+#
+# Common Clock Framework
+#
+# CONFIG_COMMON_CLK_PXA is not set
+
+#
+# Hardware Spinlock drivers
+#
+
+#
+# Clock Source drivers
+#
+CONFIG_CLKSRC_MMIO=y
+# CONFIG_ARM_TIMER_SP804 is not set
+# CONFIG_ATMEL_PIT is not set
+# CONFIG_SH_TIMER_CMT is not set
+# CONFIG_SH_TIMER_MTU2 is not set
+# CONFIG_SH_TIMER_TMU is not set
+# CONFIG_EM_TIMER_STI is not set
+# CONFIG_MAILBOX is not set
+CONFIG_IOMMU_SUPPORT=y
+
+#
+# Generic IOMMU Pagetable Support
+#
+# CONFIG_IOMMU_IO_PGTABLE_LPAE is not set
+# CONFIG_ARM_SMMU is not set
+
+#
+# Remoteproc drivers
+#
+# CONFIG_STE_MODEM_RPROC is not set
+
+#
+# Rpmsg drivers
+#
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_BRCMSTB is not set
+# CONFIG_SUNXI_SRAM is not set
+# CONFIG_SOC_TI is not set
+# CONFIG_PM_DEVFREQ is not set
+# CONFIG_EXTCON is not set
+# CONFIG_MEMORY is not set
+# CONFIG_IIO is not set
+# CONFIG_PWM is not set
+# CONFIG_IPACK_BUS is not set
+# CONFIG_RESET_CONTROLLER is not set
+# CONFIG_FMC is not set
+
+#
+# PHY Subsystem
+#
+# CONFIG_GENERIC_PHY is not set
+# CONFIG_PHY_PXA_28NM_HSIC is not set
+# CONFIG_PHY_PXA_28NM_USB2 is not set
+# CONFIG_BCM_KONA_USB2_PHY is not set
+# CONFIG_POWERCAP is not set
+# CONFIG_MCB is not set
+
+#
+# Performance monitor support
+#
+# CONFIG_RAS is not set
+
+#
+# Android
+#
+# CONFIG_ANDROID is not set
+# CONFIG_NVMEM is not set
+# CONFIG_STM is not set
+# CONFIG_INTEL_TH is not set
+
+#
+# FPGA Configuration Support
+#
+# CONFIG_FPGA is not set
+
+#
+# Firmware Drivers
+#
+# CONFIG_FIRMWARE_MEMMAP is not set
+
+#
+# File systems
+#
+# CONFIG_EXT2_FS is not set
+# CONFIG_EXT3_FS is not set
+# CONFIG_EXT4_FS is not set
+# CONFIG_REISERFS_FS is not set
+# CONFIG_JFS_FS is not set
+# CONFIG_XFS_FS is not set
+# CONFIG_GFS2_FS is not set
+# CONFIG_BTRFS_FS is not set
+# CONFIG_NILFS2_FS is not set
+# CONFIG_F2FS_FS is not set
+CONFIG_FS_POSIX_ACL=y
+CONFIG_EXPORTFS=y
+CONFIG_FILE_LOCKING=y
+CONFIG_FSNOTIFY=y
+CONFIG_DNOTIFY=y
+CONFIG_INOTIFY_USER=y
+# CONFIG_FANOTIFY is not set
+# CONFIG_QUOTA is not set
+# CONFIG_QUOTACTL is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_FUSE_FS is not set
+# CONFIG_OVERLAY_FS is not set
+
+#
+# Caches
+#
+# CONFIG_FSCACHE is not set
+
+#
+# CD-ROM/DVD Filesystems
+#
+# CONFIG_ISO9660_FS is not set
+# CONFIG_UDF_FS is not set
+
+#
+# DOS/FAT/NT Filesystems
+#
+CONFIG_FAT_FS=y
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_FAT_DEFAULT_CODEPAGE=437
+CONFIG_FAT_DEFAULT_IOCHARSET="iso8859-1"
+# CONFIG_NTFS_FS is not set
+
+#
+# Pseudo filesystems
+#
+CONFIG_PROC_FS=y
+CONFIG_PROC_SYSCTL=y
+CONFIG_PROC_PAGE_MONITOR=y
+# CONFIG_PROC_CHILDREN is not set
+CONFIG_KERNFS=y
+CONFIG_SYSFS=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_TMPFS_XATTR=y
+# CONFIG_HUGETLB_PAGE is not set
+# CONFIG_CONFIGFS_FS is not set
+CONFIG_MISC_FILESYSTEMS=y
+# CONFIG_ADFS_FS is not set
+# CONFIG_AFFS_FS is not set
+# CONFIG_HFS_FS is not set
+# CONFIG_HFSPLUS_FS is not set
+# CONFIG_BEFS_FS is not set
+# CONFIG_BFS_FS is not set
+# CONFIG_EFS_FS is not set
+# CONFIG_YAFFS_FS is not set
+CONFIG_JFFS2_FS=y
+CONFIG_JFFS2_FS_DEBUG=0
+CONFIG_JFFS2_FS_WRITEBUFFER=y
+# CONFIG_JFFS2_FS_WBUF_VERIFY is not set
+# CONFIG_JFFS2_SUMMARY is not set
+# CONFIG_JFFS2_FS_XATTR is not set
+# CONFIG_JFFS2_COMPRESSION_OPTIONS is not set
+CONFIG_JFFS2_ZLIB=y
+# CONFIG_JFFS2_LZO is not set
+CONFIG_JFFS2_RTIME=y
+# CONFIG_JFFS2_RUBIN is not set
+# CONFIG_LOGFS is not set
+# CONFIG_CRAMFS is not set
+# CONFIG_SQUASHFS is not set
+# CONFIG_VXFS_FS is not set
+# CONFIG_MINIX_FS is not set
+# CONFIG_OMFS_FS is not set
+# CONFIG_HPFS_FS is not set
+# CONFIG_QNX4FS_FS is not set
+# CONFIG_QNX6FS_FS is not set
+CONFIG_ROMFS_FS=y
+CONFIG_ROMFS_BACKED_BY_BLOCK=y
+# CONFIG_ROMFS_BACKED_BY_MTD is not set
+# CONFIG_ROMFS_BACKED_BY_BOTH is not set
+CONFIG_ROMFS_ON_BLOCK=y
+# CONFIG_PSTORE is not set
+# CONFIG_SYSV_FS is not set
+# CONFIG_UFS_FS is not set
+# CONFIG_NETWORK_FILESYSTEMS is not set
+CONFIG_NLS=y
+CONFIG_NLS_DEFAULT="iso8859-1"
+CONFIG_NLS_CODEPAGE_437=y
+# CONFIG_NLS_CODEPAGE_737 is not set
+# CONFIG_NLS_CODEPAGE_775 is not set
+# CONFIG_NLS_CODEPAGE_850 is not set
+# CONFIG_NLS_CODEPAGE_852 is not set
+# CONFIG_NLS_CODEPAGE_855 is not set
+# CONFIG_NLS_CODEPAGE_857 is not set
+# CONFIG_NLS_CODEPAGE_860 is not set
+# CONFIG_NLS_CODEPAGE_861 is not set
+# CONFIG_NLS_CODEPAGE_862 is not set
+# CONFIG_NLS_CODEPAGE_863 is not set
+# CONFIG_NLS_CODEPAGE_864 is not set
+# CONFIG_NLS_CODEPAGE_865 is not set
+# CONFIG_NLS_CODEPAGE_866 is not set
+# CONFIG_NLS_CODEPAGE_869 is not set
+# CONFIG_NLS_CODEPAGE_936 is not set
+# CONFIG_NLS_CODEPAGE_950 is not set
+# CONFIG_NLS_CODEPAGE_932 is not set
+# CONFIG_NLS_CODEPAGE_949 is not set
+# CONFIG_NLS_CODEPAGE_874 is not set
+# CONFIG_NLS_ISO8859_8 is not set
+# CONFIG_NLS_CODEPAGE_1250 is not set
+# CONFIG_NLS_CODEPAGE_1251 is not set
+# CONFIG_NLS_ASCII is not set
+CONFIG_NLS_ISO8859_1=y
+# CONFIG_NLS_ISO8859_2 is not set
+# CONFIG_NLS_ISO8859_3 is not set
+# CONFIG_NLS_ISO8859_4 is not set
+# CONFIG_NLS_ISO8859_5 is not set
+# CONFIG_NLS_ISO8859_6 is not set
+# CONFIG_NLS_ISO8859_7 is not set
+# CONFIG_NLS_ISO8859_9 is not set
+# CONFIG_NLS_ISO8859_13 is not set
+# CONFIG_NLS_ISO8859_14 is not set
+# CONFIG_NLS_ISO8859_15 is not set
+# CONFIG_NLS_KOI8_R is not set
+# CONFIG_NLS_KOI8_U is not set
+# CONFIG_NLS_MAC_ROMAN is not set
+# CONFIG_NLS_MAC_CELTIC is not set
+# CONFIG_NLS_MAC_CENTEURO is not set
+# CONFIG_NLS_MAC_CROATIAN is not set
+# CONFIG_NLS_MAC_CYRILLIC is not set
+# CONFIG_NLS_MAC_GAELIC is not set
+# CONFIG_NLS_MAC_GREEK is not set
+# CONFIG_NLS_MAC_ICELAND is not set
+# CONFIG_NLS_MAC_INUIT is not set
+# CONFIG_NLS_MAC_ROMANIAN is not set
+# CONFIG_NLS_MAC_TURKISH is not set
+# CONFIG_NLS_UTF8 is not set
+
+#
+# Kernel hacking
+#
+
+#
+# printk and dmesg options
+#
+# CONFIG_PRINTK_TIME is not set
+CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
+# CONFIG_DYNAMIC_DEBUG is not set
+
+#
+# Compile-time checks and compiler options
+#
+# CONFIG_ENABLE_WARN_DEPRECATED is not set
+# CONFIG_ENABLE_MUST_CHECK is not set
+CONFIG_FRAME_WARN=1024
+# CONFIG_STRIP_ASM_SYMS is not set
+# CONFIG_UNUSED_SYMBOLS is not set
+CONFIG_DEBUG_FS=y
+# CONFIG_HEADERS_CHECK is not set
+# CONFIG_DEBUG_SECTION_MISMATCH is not set
+CONFIG_SECTION_MISMATCH_WARN_ONLY=y
+CONFIG_FRAME_POINTER=y
+# CONFIG_MAGIC_SYSRQ is not set
+# CONFIG_DEBUG_KERNEL is not set
+
+#
+# Memory Debugging
+#
+# CONFIG_PAGE_EXTENSION is not set
+# CONFIG_SLUB_DEBUG_ON is not set
+# CONFIG_SLUB_STATS is not set
+CONFIG_HAVE_DEBUG_KMEMLEAK=y
+CONFIG_DEBUG_MEMORY_INIT=y
+
+#
+# Debug Lockups and Hangs
+#
+# CONFIG_PANIC_ON_OOPS is not set
+CONFIG_PANIC_ON_OOPS_VALUE=0
+CONFIG_PANIC_TIMEOUT=0
+# CONFIG_SCHED_INFO is not set
+# CONFIG_DEBUG_TIMEKEEPING is not set
+
+#
+# Lock Debugging (spinlocks, mutexes, etc...)
+#
+# CONFIG_STACKTRACE is not set
+CONFIG_DEBUG_BUGVERBOSE=y
+
+#
+# RCU Debugging
+#
+# CONFIG_PROVE_RCU is not set
+# CONFIG_SPARSE_RCU_POINTER is not set
+# CONFIG_TORTURE_TEST is not set
+CONFIG_RCU_CPU_STALL_TIMEOUT=21
+CONFIG_HAVE_FUNCTION_TRACER=y
+CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
+CONFIG_HAVE_DYNAMIC_FTRACE=y
+CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
+CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
+CONFIG_HAVE_C_RECORDMCOUNT=y
+CONFIG_TRACING_SUPPORT=y
+# CONFIG_FTRACE is not set
+
+#
+# Runtime Testing
+#
+# CONFIG_LKDTM is not set
+# CONFIG_ATOMIC64_SELFTEST is not set
+# CONFIG_TEST_HEXDUMP is not set
+# CONFIG_TEST_STRING_HELPERS is not set
+# CONFIG_TEST_KSTRTOX is not set
+# CONFIG_TEST_PRINTF is not set
+# CONFIG_TEST_RHASHTABLE is not set
+# CONFIG_DMA_API_DEBUG is not set
+# CONFIG_TEST_LKM is not set
+# CONFIG_TEST_USER_COPY is not set
+# CONFIG_TEST_BPF is not set
+# CONFIG_TEST_FIRMWARE is not set
+# CONFIG_TEST_UDELAY is not set
+# CONFIG_MEMTEST is not set
+# CONFIG_TEST_STATIC_KEYS is not set
+# CONFIG_SAMPLES is not set
+CONFIG_HAVE_ARCH_KGDB=y
+CONFIG_STRICT_DEVMEM=y
+# CONFIG_ARM_UNWIND is not set
+# CONFIG_DEBUG_USER is not set
+CONFIG_DEBUG_LL_INCLUDE="mach/debug-macro.S"
+# CONFIG_DEBUG_UART_8250 is not set
+CONFIG_UNCOMPRESS_INCLUDE="mach/uncompress.h"
+# CONFIG_DEBUG_SET_MODULE_RONX is not set
+# CONFIG_CORESIGHT is not set
+
+#
+# Security options
+#
+# CONFIG_KEYS is not set
+# CONFIG_SECURITY_DMESG_RESTRICT is not set
+# CONFIG_SECURITY is not set
+# CONFIG_SECURITYFS is not set
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_DEFAULT_SECURITY=""
+CONFIG_CRYPTO=y
+
+#
+# Crypto core or helper
+#
+CONFIG_CRYPTO_ALGAPI=y
+CONFIG_CRYPTO_ALGAPI2=y
+# CONFIG_CRYPTO_RSA is not set
+# CONFIG_CRYPTO_MANAGER is not set
+# CONFIG_CRYPTO_MANAGER2 is not set
+# CONFIG_CRYPTO_USER is not set
+# CONFIG_CRYPTO_GF128MUL is not set
+# CONFIG_CRYPTO_NULL is not set
+# CONFIG_CRYPTO_CRYPTD is not set
+# CONFIG_CRYPTO_MCRYPTD is not set
+# CONFIG_CRYPTO_AUTHENC is not set
+# CONFIG_CRYPTO_TEST is not set
+
+#
+# Authenticated Encryption with Associated Data
+#
+# CONFIG_CRYPTO_CCM is not set
+# CONFIG_CRYPTO_GCM is not set
+# CONFIG_CRYPTO_CHACHA20POLY1305 is not set
+# CONFIG_CRYPTO_SEQIV is not set
+# CONFIG_CRYPTO_ECHAINIV is not set
+
+#
+# Block modes
+#
+# CONFIG_CRYPTO_CBC is not set
+# CONFIG_CRYPTO_CTR is not set
+# CONFIG_CRYPTO_CTS is not set
+# CONFIG_CRYPTO_ECB is not set
+# CONFIG_CRYPTO_LRW is not set
+# CONFIG_CRYPTO_PCBC is not set
+# CONFIG_CRYPTO_XTS is not set
+# CONFIG_CRYPTO_KEYWRAP is not set
+
+#
+# Hash modes
+#
+# CONFIG_CRYPTO_CMAC is not set
+# CONFIG_CRYPTO_HMAC is not set
+# CONFIG_CRYPTO_XCBC is not set
+# CONFIG_CRYPTO_VMAC is not set
+
+#
+# Digest
+#
+# CONFIG_CRYPTO_CRC32C is not set
+# CONFIG_CRYPTO_CRC32 is not set
+# CONFIG_CRYPTO_CRCT10DIF is not set
+# CONFIG_CRYPTO_GHASH is not set
+# CONFIG_CRYPTO_POLY1305 is not set
+# CONFIG_CRYPTO_MD4 is not set
+# CONFIG_CRYPTO_MD5 is not set
+# CONFIG_CRYPTO_MICHAEL_MIC is not set
+# CONFIG_CRYPTO_RMD128 is not set
+# CONFIG_CRYPTO_RMD160 is not set
+# CONFIG_CRYPTO_RMD256 is not set
+# CONFIG_CRYPTO_RMD320 is not set
+# CONFIG_CRYPTO_SHA1 is not set
+# CONFIG_CRYPTO_SHA256 is not set
+# CONFIG_CRYPTO_SHA512 is not set
+# CONFIG_CRYPTO_TGR192 is not set
+# CONFIG_CRYPTO_WP512 is not set
+
+#
+# Ciphers
+#
+CONFIG_CRYPTO_AES=y
+# CONFIG_CRYPTO_ANUBIS is not set
+# CONFIG_CRYPTO_ARC4 is not set
+# CONFIG_CRYPTO_BLOWFISH is not set
+# CONFIG_CRYPTO_CAMELLIA is not set
+# CONFIG_CRYPTO_CAST5 is not set
+# CONFIG_CRYPTO_CAST6 is not set
+# CONFIG_CRYPTO_DES is not set
+# CONFIG_CRYPTO_FCRYPT is not set
+# CONFIG_CRYPTO_KHAZAD is not set
+# CONFIG_CRYPTO_SALSA20 is not set
+# CONFIG_CRYPTO_CHACHA20 is not set
+# CONFIG_CRYPTO_SEED is not set
+# CONFIG_CRYPTO_SERPENT is not set
+# CONFIG_CRYPTO_TEA is not set
+# CONFIG_CRYPTO_TWOFISH is not set
+
+#
+# Compression
+#
+# CONFIG_CRYPTO_DEFLATE is not set
+# CONFIG_CRYPTO_ZLIB is not set
+# CONFIG_CRYPTO_LZO is not set
+# CONFIG_CRYPTO_842 is not set
+# CONFIG_CRYPTO_LZ4 is not set
+# CONFIG_CRYPTO_LZ4HC is not set
+
+#
+# Random Number Generation
+#
+# CONFIG_CRYPTO_ANSI_CPRNG is not set
+# CONFIG_CRYPTO_DRBG_MENU is not set
+# CONFIG_CRYPTO_JITTERENTROPY is not set
+# CONFIG_CRYPTO_USER_API_HASH is not set
+# CONFIG_CRYPTO_USER_API_SKCIPHER is not set
+# CONFIG_CRYPTO_USER_API_RNG is not set
+# CONFIG_CRYPTO_USER_API_AEAD is not set
+# CONFIG_CRYPTO_HW is not set
+
+#
+# Certificates for signature checking
+#
+# CONFIG_ARM_CRYPTO is not set
+# CONFIG_BINARY_PRINTF is not set
+
+#
+# Library routines
+#
+CONFIG_BITREVERSE=y
+# CONFIG_HAVE_ARCH_BITREVERSE is not set
+CONFIG_RATIONAL=y
+CONFIG_GENERIC_STRNCPY_FROM_USER=y
+CONFIG_GENERIC_STRNLEN_USER=y
+CONFIG_GENERIC_NET_UTILS=y
+CONFIG_GENERIC_PCI_IOMAP=y
+CONFIG_GENERIC_IO=y
+CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y
+CONFIG_CRC_CCITT=y
+# CONFIG_CRC16 is not set
+# CONFIG_CRC_T10DIF is not set
+# CONFIG_CRC_ITU_T is not set
+CONFIG_CRC32=y
+# CONFIG_CRC32_SELFTEST is not set
+CONFIG_CRC32_SLICEBY8=y
+# CONFIG_CRC32_SLICEBY4 is not set
+# CONFIG_CRC32_SARWATE is not set
+# CONFIG_CRC32_BIT is not set
+# CONFIG_CRC7 is not set
+# CONFIG_LIBCRC32C is not set
+# CONFIG_CRC8 is not set
+# CONFIG_AUDIT_ARCH_COMPAT_GENERIC is not set
+# CONFIG_RANDOM32_SELFTEST is not set
+CONFIG_ZLIB_INFLATE=y
+CONFIG_ZLIB_DEFLATE=y
+CONFIG_XZ_DEC=y
+CONFIG_XZ_DEC_X86=y
+CONFIG_XZ_DEC_POWERPC=y
+CONFIG_XZ_DEC_IA64=y
+CONFIG_XZ_DEC_ARM=y
+CONFIG_XZ_DEC_ARMTHUMB=y
+CONFIG_XZ_DEC_SPARC=y
+CONFIG_XZ_DEC_BCJ=y
+# CONFIG_XZ_DEC_TEST is not set
+CONFIG_DECOMPRESS_GZIP=y
+CONFIG_GENERIC_ALLOCATOR=y
+CONFIG_HAS_IOMEM=y
+CONFIG_HAS_IOPORT_MAP=y
+CONFIG_HAS_DMA=y
+CONFIG_DQL=y
+CONFIG_NLATTR=y
+CONFIG_GENERIC_ATOMIC64=y
+CONFIG_ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE=y
+# CONFIG_CORDIC is not set
+# CONFIG_DDR is not set
+# CONFIG_SG_SPLIT is not set
+# CONFIG_ARCH_HAS_SG_CHAIN is not set
+# CONFIG_VIRTUALIZATION is not set
diff -uprN linux-4.4.194/arch/arm/configs/nuc980_iot_defconfig NUC980-linux-4.4.194/arch/arm/configs/nuc980_iot_defconfig
--- linux-4.4.194/arch/arm/configs/nuc980_iot_defconfig	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/configs/nuc980_iot_defconfig	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,2735 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# Linux/arm 4.4.179 Kernel Configuration
+#
+CONFIG_ARM=y
+CONFIG_SYS_SUPPORTS_APM_EMULATION=y
+CONFIG_HAVE_PROC_CPU=y
+CONFIG_STACKTRACE_SUPPORT=y
+CONFIG_HAVE_LATENCYTOP_SUPPORT=y
+CONFIG_LOCKDEP_SUPPORT=y
+CONFIG_TRACE_IRQFLAGS_SUPPORT=y
+CONFIG_RWSEM_XCHGADD_ALGORITHM=y
+CONFIG_FIX_EARLYCON_MEM=y
+CONFIG_GENERIC_HWEIGHT=y
+CONFIG_GENERIC_CALIBRATE_DELAY=y
+CONFIG_NEED_DMA_MAP_STATE=y
+CONFIG_ARCH_SUPPORTS_UPROBES=y
+CONFIG_VECTORS_BASE=0xffff0000
+CONFIG_ARM_PATCH_PHYS_VIRT=y
+CONFIG_GENERIC_BUG=y
+CONFIG_PGTABLE_LEVELS=2
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+CONFIG_IRQ_WORK=y
+CONFIG_BUILDTIME_EXTABLE_SORT=y
+
+#
+# General setup
+#
+CONFIG_BROKEN_ON_SMP=y
+CONFIG_INIT_ENV_ARG_LIMIT=32
+CONFIG_CROSS_COMPILE=""
+# CONFIG_COMPILE_TEST is not set
+CONFIG_LOCALVERSION=""
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_HAVE_KERNEL_GZIP=y
+CONFIG_HAVE_KERNEL_LZMA=y
+CONFIG_HAVE_KERNEL_XZ=y
+CONFIG_HAVE_KERNEL_LZO=y
+CONFIG_HAVE_KERNEL_LZ4=y
+CONFIG_KERNEL_GZIP=y
+# CONFIG_KERNEL_LZMA is not set
+# CONFIG_KERNEL_XZ is not set
+# CONFIG_KERNEL_LZO is not set
+# CONFIG_KERNEL_LZ4 is not set
+CONFIG_DEFAULT_HOSTNAME="(none)"
+# CONFIG_SWAP is not set
+CONFIG_SYSVIPC=y
+CONFIG_SYSVIPC_SYSCTL=y
+# CONFIG_POSIX_MQUEUE is not set
+# CONFIG_CROSS_MEMORY_ATTACH is not set
+CONFIG_FHANDLE=y
+CONFIG_USELIB=y
+# CONFIG_AUDIT is not set
+
+#
+# IRQ subsystem
+#
+CONFIG_GENERIC_IRQ_PROBE=y
+CONFIG_GENERIC_IRQ_SHOW=y
+CONFIG_GENERIC_IRQ_SHOW_LEVEL=y
+CONFIG_HARDIRQS_SW_RESEND=y
+CONFIG_HANDLE_DOMAIN_IRQ=y
+CONFIG_IRQ_FORCED_THREADING=y
+CONFIG_GENERIC_CLOCKEVENTS=y
+
+#
+# Timers subsystem
+#
+CONFIG_TICK_ONESHOT=y
+CONFIG_NO_HZ_COMMON=y
+# CONFIG_HZ_PERIODIC is not set
+CONFIG_NO_HZ_IDLE=y
+# CONFIG_NO_HZ is not set
+CONFIG_HIGH_RES_TIMERS=y
+
+#
+# CPU/Task time and stats accounting
+#
+CONFIG_TICK_CPU_ACCOUNTING=y
+# CONFIG_VIRT_CPU_ACCOUNTING_GEN is not set
+# CONFIG_IRQ_TIME_ACCOUNTING is not set
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+# CONFIG_TASKSTATS is not set
+
+#
+# RCU Subsystem
+#
+CONFIG_PREEMPT_RCU=y
+# CONFIG_RCU_EXPERT is not set
+CONFIG_SRCU=y
+# CONFIG_TASKS_RCU is not set
+CONFIG_RCU_STALL_COMMON=y
+# CONFIG_TREE_RCU_TRACE is not set
+# CONFIG_RCU_EXPEDITE_BOOT is not set
+# CONFIG_BUILD_BIN2C is not set
+# CONFIG_IKCONFIG is not set
+CONFIG_LOG_BUF_SHIFT=17
+CONFIG_GENERIC_SCHED_CLOCK=y
+# CONFIG_CGROUPS is not set
+# CONFIG_CHECKPOINT_RESTORE is not set
+CONFIG_NAMESPACES=y
+# CONFIG_UTS_NS is not set
+# CONFIG_IPC_NS is not set
+# CONFIG_USER_NS is not set
+# CONFIG_PID_NS is not set
+# CONFIG_NET_NS is not set
+# CONFIG_SCHED_AUTOGROUP is not set
+# CONFIG_SYSFS_DEPRECATED is not set
+# CONFIG_RELAY is not set
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_INITRAMFS_SOURCE="../rootfs"
+CONFIG_INITRAMFS_ROOT_UID=0
+CONFIG_INITRAMFS_ROOT_GID=0
+CONFIG_RD_GZIP=y
+# CONFIG_RD_BZIP2 is not set
+# CONFIG_RD_LZMA is not set
+# CONFIG_RD_XZ is not set
+# CONFIG_RD_LZO is not set
+# CONFIG_RD_LZ4 is not set
+CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE=y
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+CONFIG_SYSCTL=y
+CONFIG_ANON_INODES=y
+CONFIG_HAVE_UID16=y
+CONFIG_BPF=y
+# CONFIG_EXPERT is not set
+CONFIG_UID16=y
+CONFIG_MULTIUSER=y
+# CONFIG_SGETMASK_SYSCALL is not set
+CONFIG_SYSFS_SYSCALL=y
+# CONFIG_SYSCTL_SYSCALL is not set
+CONFIG_KALLSYMS=y
+CONFIG_PRINTK=y
+CONFIG_BUG=y
+CONFIG_ELF_CORE=y
+CONFIG_BASE_FULL=y
+CONFIG_FUTEX=y
+CONFIG_EPOLL=y
+CONFIG_SIGNALFD=y
+CONFIG_TIMERFD=y
+CONFIG_EVENTFD=y
+# CONFIG_BPF_SYSCALL is not set
+CONFIG_SHMEM=y
+CONFIG_AIO=y
+CONFIG_ADVISE_SYSCALLS=y
+# CONFIG_USERFAULTFD is not set
+CONFIG_MEMBARRIER=y
+# CONFIG_EMBEDDED is not set
+CONFIG_HAVE_PERF_EVENTS=y
+CONFIG_PERF_USE_VMALLOC=y
+
+#
+# Kernel Performance Events And Counters
+#
+# CONFIG_PERF_EVENTS is not set
+CONFIG_VM_EVENT_COUNTERS=y
+CONFIG_SLUB_DEBUG=y
+# CONFIG_COMPAT_BRK is not set
+# CONFIG_SLAB is not set
+CONFIG_SLUB=y
+# CONFIG_SYSTEM_DATA_VERIFICATION is not set
+# CONFIG_PROFILING is not set
+CONFIG_KEXEC_CORE=y
+CONFIG_HAVE_OPROFILE=y
+# CONFIG_KPROBES is not set
+# CONFIG_JUMP_LABEL is not set
+# CONFIG_UPROBES is not set
+# CONFIG_HAVE_64BIT_ALIGNED_ACCESS is not set
+CONFIG_ARCH_USE_BUILTIN_BSWAP=y
+CONFIG_HAVE_KPROBES=y
+CONFIG_HAVE_KRETPROBES=y
+CONFIG_HAVE_OPTPROBES=y
+CONFIG_HAVE_ARCH_TRACEHOOK=y
+CONFIG_HAVE_DMA_ATTRS=y
+CONFIG_HAVE_DMA_CONTIGUOUS=y
+CONFIG_GENERIC_SMP_IDLE_THREAD=y
+CONFIG_GENERIC_IDLE_POLL_SETUP=y
+CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
+CONFIG_HAVE_CLK=y
+CONFIG_HAVE_DMA_API_DEBUG=y
+CONFIG_HAVE_PERF_REGS=y
+CONFIG_HAVE_PERF_USER_STACK_DUMP=y
+CONFIG_HAVE_ARCH_JUMP_LABEL=y
+CONFIG_ARCH_WANT_IPC_PARSE_VERSION=y
+CONFIG_HAVE_CC_STACKPROTECTOR=y
+# CONFIG_CC_STACKPROTECTOR is not set
+CONFIG_CC_STACKPROTECTOR_NONE=y
+# CONFIG_CC_STACKPROTECTOR_REGULAR is not set
+# CONFIG_CC_STACKPROTECTOR_STRONG is not set
+CONFIG_HAVE_CONTEXT_TRACKING=y
+CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y
+CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y
+CONFIG_HAVE_MOD_ARCH_SPECIFIC=y
+CONFIG_MODULES_USE_ELF_REL=y
+CONFIG_ARCH_HAS_ELF_RANDOMIZE=y
+CONFIG_CLONE_BACKWARDS=y
+CONFIG_OLD_SIGSUSPEND3=y
+CONFIG_OLD_SIGACTION=y
+
+#
+# GCOV-based kernel profiling
+#
+# CONFIG_GCOV_KERNEL is not set
+CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y
+CONFIG_HAVE_GENERIC_DMA_COHERENT=y
+CONFIG_SLABINFO=y
+CONFIG_RT_MUTEXES=y
+CONFIG_BASE_SMALL=0
+CONFIG_MODULES=y
+# CONFIG_MODULE_FORCE_LOAD is not set
+CONFIG_MODULE_UNLOAD=y
+# CONFIG_MODULE_FORCE_UNLOAD is not set
+# CONFIG_MODVERSIONS is not set
+# CONFIG_MODULE_SRCVERSION_ALL is not set
+# CONFIG_MODULE_SIG is not set
+# CONFIG_MODULE_COMPRESS is not set
+CONFIG_BLOCK=y
+CONFIG_LBDAF=y
+CONFIG_BLK_DEV_BSG=y
+# CONFIG_BLK_DEV_BSGLIB is not set
+# CONFIG_BLK_DEV_INTEGRITY is not set
+# CONFIG_BLK_CMDLINE_PARSER is not set
+
+#
+# Partition Types
+#
+# CONFIG_PARTITION_ADVANCED is not set
+CONFIG_MSDOS_PARTITION=y
+CONFIG_EFI_PARTITION=y
+
+#
+# IO Schedulers
+#
+CONFIG_IOSCHED_NOOP=y
+# CONFIG_IOSCHED_DEADLINE is not set
+# CONFIG_IOSCHED_CFQ is not set
+CONFIG_DEFAULT_NOOP=y
+CONFIG_DEFAULT_IOSCHED="noop"
+CONFIG_UNINLINE_SPIN_UNLOCK=y
+CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y
+# CONFIG_FREEZER is not set
+
+#
+# System Type
+#
+CONFIG_MMU=y
+# CONFIG_ARCH_MULTIPLATFORM is not set
+# CONFIG_ARCH_REALVIEW is not set
+# CONFIG_ARCH_VERSATILE is not set
+# CONFIG_ARCH_CLPS711X is not set
+# CONFIG_ARCH_GEMINI is not set
+# CONFIG_ARCH_EBSA110 is not set
+# CONFIG_ARCH_EP93XX is not set
+# CONFIG_ARCH_FOOTBRIDGE is not set
+# CONFIG_ARCH_NETX is not set
+# CONFIG_ARCH_IOP13XX is not set
+# CONFIG_ARCH_IOP32X is not set
+# CONFIG_ARCH_IOP33X is not set
+# CONFIG_ARCH_IXP4XX is not set
+# CONFIG_ARCH_DOVE is not set
+# CONFIG_ARCH_MV78XX0 is not set
+# CONFIG_ARCH_ORION5X is not set
+# CONFIG_ARCH_MMP is not set
+# CONFIG_ARCH_KS8695 is not set
+# CONFIG_ARCH_W90X900 is not set
+CONFIG_ARCH_NUC980=y
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_PXA is not set
+# CONFIG_ARCH_RPC is not set
+# CONFIG_ARCH_SA1100 is not set
+# CONFIG_ARCH_S3C24XX is not set
+# CONFIG_ARCH_S3C64XX is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_ARCH_OMAP1 is not set
+CONFIG_CPU_NUC980=y
+
+#
+# NUC980 Machines
+#
+CONFIG_MACH_NUC980=y
+# CONFIG_BOARD_NUC980 is not set
+# CONFIG_BOARD_ETH2UART is not set
+CONFIG_BOARD_IOT=y
+# CONFIG_BOARD_USB8P is not set
+# CONFIG_NUC980_FIQ is not set
+
+#
+# Processor Type
+#
+CONFIG_CPU_ARM926T=y
+CONFIG_CPU_32v5=y
+CONFIG_CPU_ABRT_EV5TJ=y
+CONFIG_CPU_PABRT_LEGACY=y
+CONFIG_CPU_CACHE_VIVT=y
+CONFIG_CPU_COPY_V4WB=y
+CONFIG_CPU_TLB_V4WBI=y
+CONFIG_CPU_CP15=y
+CONFIG_CPU_CP15_MMU=y
+CONFIG_CPU_USE_DOMAINS=y
+
+#
+# Processor Features
+#
+# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set
+CONFIG_ARM_THUMB=y
+# CONFIG_CPU_ICACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_WRITETHROUGH is not set
+# CONFIG_CPU_CACHE_ROUND_ROBIN is not set
+CONFIG_NEED_KUSER_HELPERS=y
+CONFIG_KUSER_HELPERS=y
+# CONFIG_CACHE_L2X0 is not set
+CONFIG_ARM_L1_CACHE_SHIFT=5
+# CONFIG_ARM_KERNMEM_PERMS is not set
+
+#
+# Bus support
+#
+# CONFIG_PCI_DOMAINS_GENERIC is not set
+# CONFIG_PCI_SYSCALL is not set
+# CONFIG_PCCARD is not set
+
+#
+# Kernel Features
+#
+CONFIG_VMSPLIT_3G=y
+# CONFIG_VMSPLIT_3G_OPT is not set
+# CONFIG_VMSPLIT_2G is not set
+# CONFIG_VMSPLIT_1G is not set
+CONFIG_PAGE_OFFSET=0xC0000000
+CONFIG_ARCH_NR_GPIO=0
+# CONFIG_PREEMPT_NONE is not set
+# CONFIG_PREEMPT_VOLUNTARY is not set
+CONFIG_PREEMPT=y
+CONFIG_PREEMPT_COUNT=y
+CONFIG_HZ_FIXED=0
+CONFIG_HZ_100=y
+# CONFIG_HZ_200 is not set
+# CONFIG_HZ_250 is not set
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_500 is not set
+# CONFIG_HZ_1000 is not set
+CONFIG_HZ=100
+CONFIG_SCHED_HRTICK=y
+CONFIG_AEABI=y
+CONFIG_OABI_COMPAT=y
+# CONFIG_ARCH_SPARSEMEM_DEFAULT is not set
+# CONFIG_ARCH_SELECT_MEMORY_MODEL is not set
+CONFIG_HAVE_ARCH_PFN_VALID=y
+# CONFIG_HIGHMEM is not set
+# CONFIG_CPU_SW_DOMAIN_PAN is not set
+CONFIG_ARCH_WANT_GENERAL_HUGETLB=y
+# CONFIG_ARM_MODULE_PLTS is not set
+CONFIG_FLATMEM=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+CONFIG_HAVE_MEMBLOCK=y
+CONFIG_NO_BOOTMEM=y
+# CONFIG_HAVE_BOOTMEM_INFO_NODE is not set
+CONFIG_SPLIT_PTLOCK_CPUS=999999
+CONFIG_COMPACTION=y
+CONFIG_MIGRATION=y
+# CONFIG_PHYS_ADDR_T_64BIT is not set
+CONFIG_ZONE_DMA_FLAG=0
+# CONFIG_KSM is not set
+CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
+CONFIG_NEED_PER_CPU_KM=y
+# CONFIG_CLEANCACHE is not set
+# CONFIG_CMA is not set
+# CONFIG_ZPOOL is not set
+# CONFIG_ZBUD is not set
+# CONFIG_ZSMALLOC is not set
+# CONFIG_IDLE_PAGE_TRACKING is not set
+CONFIG_FORCE_MAX_ZONEORDER=11
+CONFIG_ALIGNMENT_TRAP=y
+# CONFIG_UACCESS_WITH_MEMCPY is not set
+# CONFIG_SECCOMP is not set
+CONFIG_SWIOTLB=y
+CONFIG_IOMMU_HELPER=y
+
+#
+# Boot options
+#
+# CONFIG_USE_OF is not set
+CONFIG_ATAGS=y
+# CONFIG_DEPRECATED_PARAM_STRUCT is not set
+CONFIG_ZBOOT_ROM_TEXT=0
+CONFIG_ZBOOT_ROM_BSS=0
+CONFIG_CMDLINE="root=/dev/ram0 console=ttyS0,115200n8 rdinit=/sbin/init mem=64M"
+CONFIG_CMDLINE_FROM_BOOTLOADER=y
+# CONFIG_CMDLINE_EXTEND is not set
+# CONFIG_CMDLINE_FORCE is not set
+# CONFIG_XIP_KERNEL is not set
+CONFIG_KEXEC=y
+# CONFIG_ATAGS_PROC is not set
+# CONFIG_CRASH_DUMP is not set
+CONFIG_AUTO_ZRELADDR=y
+
+#
+# CPU Power Management
+#
+
+#
+# CPU Frequency scaling
+#
+# CONFIG_CPU_FREQ is not set
+
+#
+# CPU Idle
+#
+# CONFIG_CPU_IDLE is not set
+# CONFIG_ARCH_NEEDS_CPU_IDLE_COUPLED is not set
+
+#
+# Floating point emulation
+#
+
+#
+# At least one emulation must be selected
+#
+CONFIG_FPE_NWFPE=y
+# CONFIG_FPE_NWFPE_XP is not set
+# CONFIG_FPE_FASTFPE is not set
+# CONFIG_VFP is not set
+
+#
+# Userspace binary formats
+#
+CONFIG_BINFMT_ELF=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_SCRIPT=y
+# CONFIG_HAVE_AOUT is not set
+# CONFIG_BINFMT_MISC is not set
+CONFIG_COREDUMP=y
+
+#
+# Power management options
+#
+# CONFIG_SUSPEND is not set
+# CONFIG_PM is not set
+CONFIG_ARCH_SUSPEND_POSSIBLE=y
+# CONFIG_ARM_CPU_SUSPEND is not set
+CONFIG_ARCH_HIBERNATION_POSSIBLE=y
+CONFIG_NET=y
+
+#
+# Networking options
+#
+CONFIG_PACKET=y
+CONFIG_PACKET_DIAG=y
+CONFIG_UNIX=y
+CONFIG_UNIX_DIAG=y
+# CONFIG_XFRM_USER is not set
+# CONFIG_NET_KEY is not set
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+# CONFIG_IP_ADVANCED_ROUTER is not set
+# CONFIG_IP_PNP is not set
+# CONFIG_NET_IPIP is not set
+# CONFIG_NET_IPGRE_DEMUX is not set
+# CONFIG_NET_IP_TUNNEL is not set
+# CONFIG_IP_MROUTE is not set
+# CONFIG_SYN_COOKIES is not set
+# CONFIG_NET_UDP_TUNNEL is not set
+# CONFIG_NET_FOU is not set
+# CONFIG_INET_AH is not set
+# CONFIG_INET_ESP is not set
+# CONFIG_INET_IPCOMP is not set
+# CONFIG_INET_XFRM_TUNNEL is not set
+# CONFIG_INET_TUNNEL is not set
+# CONFIG_INET_XFRM_MODE_TRANSPORT is not set
+# CONFIG_INET_XFRM_MODE_TUNNEL is not set
+# CONFIG_INET_XFRM_MODE_BEET is not set
+# CONFIG_INET_LRO is not set
+# CONFIG_INET_DIAG is not set
+# CONFIG_TCP_CONG_ADVANCED is not set
+CONFIG_TCP_CONG_CUBIC=y
+CONFIG_DEFAULT_TCP_CONG="cubic"
+# CONFIG_TCP_MD5SIG is not set
+# CONFIG_IPV6 is not set
+# CONFIG_NETWORK_SECMARK is not set
+# CONFIG_NET_PTP_CLASSIFY is not set
+# CONFIG_NETWORK_PHY_TIMESTAMPING is not set
+# CONFIG_NETFILTER is not set
+# CONFIG_IP_DCCP is not set
+# CONFIG_IP_SCTP is not set
+# CONFIG_RDS is not set
+# CONFIG_TIPC is not set
+# CONFIG_ATM is not set
+# CONFIG_L2TP is not set
+# CONFIG_BRIDGE is not set
+CONFIG_HAVE_NET_DSA=y
+# CONFIG_NET_DSA is not set
+# CONFIG_VLAN_8021Q is not set
+# CONFIG_DECNET is not set
+# CONFIG_LLC2 is not set
+# CONFIG_IPX is not set
+# CONFIG_ATALK is not set
+# CONFIG_X25 is not set
+# CONFIG_LAPB is not set
+# CONFIG_PHONET is not set
+# CONFIG_IEEE802154 is not set
+# CONFIG_NET_SCHED is not set
+# CONFIG_DCB is not set
+# CONFIG_BATMAN_ADV is not set
+# CONFIG_OPENVSWITCH is not set
+# CONFIG_VSOCKETS is not set
+# CONFIG_NETLINK_DIAG is not set
+# CONFIG_MPLS is not set
+# CONFIG_HSR is not set
+# CONFIG_NET_SWITCHDEV is not set
+# CONFIG_NET_L3_MASTER_DEV is not set
+CONFIG_NET_RX_BUSY_POLL=y
+CONFIG_BQL=y
+# CONFIG_BPF_JIT is not set
+
+#
+# Network testing
+#
+# CONFIG_NET_PKTGEN is not set
+# CONFIG_HAMRADIO is not set
+# CONFIG_CAN is not set
+# CONFIG_IRDA is not set
+# CONFIG_BT is not set
+# CONFIG_AF_RXRPC is not set
+CONFIG_WIRELESS=y
+CONFIG_NVT_EXT_WIFI=y
+CONFIG_WIRELESS_EXT=y
+CONFIG_WEXT_CORE=y
+CONFIG_WEXT_PROC=y
+CONFIG_WEXT_SPY=y
+CONFIG_WEXT_PRIV=y
+CONFIG_CFG80211=y
+# CONFIG_NL80211_TESTMODE is not set
+# CONFIG_CFG80211_DEVELOPER_WARNINGS is not set
+# CONFIG_CFG80211_REG_DEBUG is not set
+CONFIG_CFG80211_DEFAULT_PS=y
+# CONFIG_CFG80211_DEBUGFS is not set
+# CONFIG_CFG80211_INTERNAL_REGDB is not set
+CONFIG_CFG80211_CRDA_SUPPORT=y
+CONFIG_CFG80211_WEXT=y
+CONFIG_LIB80211=y
+CONFIG_LIB80211_CRYPT_WEP=y
+CONFIG_LIB80211_CRYPT_CCMP=y
+CONFIG_LIB80211_CRYPT_TKIP=y
+# CONFIG_LIB80211_DEBUG is not set
+# CONFIG_MAC80211 is not set
+CONFIG_MAC80211_STA_HASH_MAX_SIZE=0
+# CONFIG_WIMAX is not set
+# CONFIG_RFKILL is not set
+# CONFIG_NET_9P is not set
+# CONFIG_CAIF is not set
+# CONFIG_CEPH_LIB is not set
+# CONFIG_NFC is not set
+# CONFIG_LWTUNNEL is not set
+# CONFIG_DST_CACHE is not set
+CONFIG_HAVE_BPF_JIT=y
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_UEVENT_HELPER=y
+CONFIG_UEVENT_HELPER_PATH="/sbin/hotplug"
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+# CONFIG_STANDALONE is not set
+# CONFIG_PREVENT_FIRMWARE_BUILD is not set
+CONFIG_FW_LOADER=y
+# CONFIG_FIRMWARE_IN_KERNEL is not set
+CONFIG_EXTRA_FIRMWARE=""
+# CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set
+CONFIG_ALLOW_DEV_COREDUMP=y
+# CONFIG_SYS_HYPERVISOR is not set
+# CONFIG_GENERIC_CPU_DEVICES is not set
+CONFIG_REGMAP=y
+CONFIG_REGMAP_I2C=y
+CONFIG_REGMAP_SPI=y
+# CONFIG_DMA_SHARED_BUFFER is not set
+# CONFIG_FMI_NUC980 is not set
+
+#
+# Bus devices
+#
+# CONFIG_BRCMSTB_GISB_ARB is not set
+# CONFIG_CONNECTOR is not set
+CONFIG_MTD=y
+# CONFIG_MTD_TESTS is not set
+# CONFIG_MTD_REDBOOT_PARTS is not set
+# CONFIG_MTD_CMDLINE_PARTS is not set
+# CONFIG_MTD_AFS_PARTS is not set
+# CONFIG_MTD_AR7_PARTS is not set
+
+#
+# User Modules And Translation Layers
+#
+CONFIG_MTD_BLKDEVS=y
+CONFIG_MTD_BLOCK=y
+# CONFIG_FTL is not set
+# CONFIG_NFTL is not set
+# CONFIG_INFTL is not set
+# CONFIG_RFD_FTL is not set
+# CONFIG_SSFDC is not set
+# CONFIG_SM_FTL is not set
+# CONFIG_MTD_OOPS is not set
+# CONFIG_MTD_PARTITIONED_MASTER is not set
+
+#
+# RAM/ROM/Flash chip drivers
+#
+# CONFIG_MTD_CFI is not set
+# CONFIG_MTD_JEDECPROBE is not set
+CONFIG_MTD_MAP_BANK_WIDTH_1=y
+CONFIG_MTD_MAP_BANK_WIDTH_2=y
+CONFIG_MTD_MAP_BANK_WIDTH_4=y
+# CONFIG_MTD_MAP_BANK_WIDTH_8 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_16 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_32 is not set
+CONFIG_MTD_CFI_I1=y
+CONFIG_MTD_CFI_I2=y
+# CONFIG_MTD_CFI_I4 is not set
+# CONFIG_MTD_CFI_I8 is not set
+# CONFIG_MTD_RAM is not set
+# CONFIG_MTD_ROM is not set
+# CONFIG_MTD_ABSENT is not set
+
+#
+# Mapping drivers for chip access
+#
+# CONFIG_MTD_COMPLEX_MAPPINGS is not set
+# CONFIG_MTD_PLATRAM is not set
+
+#
+# Self-contained MTD device drivers
+#
+# CONFIG_MTD_DATAFLASH is not set
+CONFIG_MTD_M25P80=y
+# CONFIG_MTD_SST25L is not set
+# CONFIG_MTD_SLRAM is not set
+# CONFIG_MTD_PHRAM is not set
+# CONFIG_MTD_MTDRAM is not set
+# CONFIG_MTD_BLOCK2MTD is not set
+
+#
+# Disk-On-Chip Device Drivers
+#
+# CONFIG_MTD_DOCG3 is not set
+CONFIG_MTD_NAND_ECC=y
+# CONFIG_MTD_NAND_ECC_SMC is not set
+CONFIG_MTD_NAND=y
+# CONFIG_MTD_NAND_ECC_BCH is not set
+# CONFIG_MTD_SM_COMMON is not set
+# CONFIG_MTD_NAND_DENALI_DT is not set
+# CONFIG_MTD_NAND_GPIO is not set
+# CONFIG_MTD_NAND_OMAP_BCH_BUILD is not set
+CONFIG_MTD_NAND_IDS=y
+# CONFIG_MTD_NAND_DISKONCHIP is not set
+# CONFIG_MTD_NAND_DOCG4 is not set
+# CONFIG_MTD_NAND_NANDSIM is not set
+# CONFIG_MTD_NAND_BRCMNAND is not set
+# CONFIG_MTD_NAND_PLATFORM is not set
+# CONFIG_MTD_NAND_HISI504 is not set
+# CONFIG_MTD_ONENAND is not set
+
+#
+# LPDDR & LPDDR2 PCM memory drivers
+#
+# CONFIG_MTD_LPDDR is not set
+# CONFIG_MTD_LPDDR2_NVM is not set
+CONFIG_MTD_SPI_NOR=y
+# CONFIG_MTD_SPI_NOR_USE_4K_SECTORS is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_OF is not set
+CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y
+# CONFIG_PARPORT is not set
+CONFIG_BLK_DEV=y
+# CONFIG_BLK_DEV_NULL_BLK is not set
+# CONFIG_BLK_DEV_COW_COMMON is not set
+# CONFIG_BLK_DEV_LOOP is not set
+# CONFIG_BLK_DEV_DRBD is not set
+# CONFIG_BLK_DEV_NBD is not set
+CONFIG_BLK_DEV_RAM=y
+CONFIG_BLK_DEV_RAM_COUNT=16
+CONFIG_BLK_DEV_RAM_SIZE=16384
+# CONFIG_CDROM_PKTCDVD is not set
+# CONFIG_ATA_OVER_ETH is not set
+# CONFIG_MG_DISK is not set
+# CONFIG_BLK_DEV_RBD is not set
+
+#
+# Misc devices
+#
+# CONFIG_SENSORS_LIS3LV02D is not set
+# CONFIG_AD525X_DPOT is not set
+# CONFIG_DUMMY_IRQ is not set
+# CONFIG_ICS932S401 is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+# CONFIG_APDS9802ALS is not set
+# CONFIG_ISL29003 is not set
+# CONFIG_ISL29020 is not set
+# CONFIG_SENSORS_TSL2550 is not set
+# CONFIG_SENSORS_BH1780 is not set
+# CONFIG_SENSORS_BH1770 is not set
+# CONFIG_SENSORS_APDS990X is not set
+# CONFIG_HMC6352 is not set
+# CONFIG_DS1682 is not set
+# CONFIG_TI_DAC7512 is not set
+# CONFIG_BMP085_I2C is not set
+# CONFIG_BMP085_SPI is not set
+# CONFIG_USB_SWITCH_FSA9480 is not set
+# CONFIG_LATTICE_ECP3_CONFIG is not set
+# CONFIG_SRAM is not set
+# CONFIG_NUC980_ETIMER is not set
+# CONFIG_NUC980_QSPI0_SLAVE is not set
+# CONFIG_NUC980_SPI0_SLAVE is not set
+# CONFIG_NUC980_SPI1_SLAVE is not set
+# CONFIG_NUC980_SC is not set
+CONFIG_NUC980_EBI=y
+# CONFIG_NUC980_EBI_TIMING_FASTEST is not set
+# CONFIG_NUC980_EBI_TIMING_VERYFAST is not set
+# CONFIG_NUC980_EBI_TIMING_FAST is not set
+# CONFIG_NUC980_EBI_TIMING_NORMAL is not set
+# CONFIG_NUC980_EBI_TIMING_SLOW is not set
+# CONFIG_NUC980_EBI_TIMING_VERYSLOW is not set
+CONFIG_NUC980_EBI_TIMING_SLOWEST=y
+# CONFIG_C2PORT is not set
+
+#
+# EEPROM support
+#
+# CONFIG_EEPROM_AT24 is not set
+# CONFIG_EEPROM_AT25 is not set
+# CONFIG_EEPROM_LEGACY is not set
+# CONFIG_EEPROM_MAX6875 is not set
+# CONFIG_EEPROM_93CX6 is not set
+# CONFIG_EEPROM_93XX46 is not set
+
+#
+# Texas Instruments shared transport line discipline
+#
+# CONFIG_TI_ST is not set
+# CONFIG_SENSORS_LIS3_SPI is not set
+# CONFIG_SENSORS_LIS3_I2C is not set
+
+#
+# Altera FPGA firmware download module
+#
+# CONFIG_ALTERA_STAPL is not set
+
+#
+# Intel MIC Bus Driver
+#
+
+#
+# SCIF Bus Driver
+#
+
+#
+# Intel MIC Host Driver
+#
+
+#
+# Intel MIC Card Driver
+#
+
+#
+# SCIF Driver
+#
+
+#
+# Intel MIC Coprocessor State Management (COSM) Drivers
+#
+# CONFIG_ECHO is not set
+# CONFIG_CXL_BASE is not set
+# CONFIG_CXL_KERNEL_API is not set
+# CONFIG_CXL_EEH is not set
+
+#
+# SCSI device support
+#
+CONFIG_SCSI_MOD=y
+# CONFIG_RAID_ATTRS is not set
+CONFIG_SCSI=y
+CONFIG_SCSI_DMA=y
+# CONFIG_SCSI_NETLINK is not set
+# CONFIG_SCSI_MQ_DEFAULT is not set
+# CONFIG_SCSI_PROC_FS is not set
+
+#
+# SCSI support type (disk, tape, CD-ROM)
+#
+CONFIG_BLK_DEV_SD=y
+# CONFIG_CHR_DEV_ST is not set
+# CONFIG_CHR_DEV_OSST is not set
+# CONFIG_BLK_DEV_SR is not set
+# CONFIG_CHR_DEV_SG is not set
+# CONFIG_CHR_DEV_SCH is not set
+# CONFIG_SCSI_CONSTANTS is not set
+# CONFIG_SCSI_LOGGING is not set
+# CONFIG_SCSI_SCAN_ASYNC is not set
+
+#
+# SCSI Transports
+#
+# CONFIG_SCSI_SPI_ATTRS is not set
+# CONFIG_SCSI_FC_ATTRS is not set
+# CONFIG_SCSI_ISCSI_ATTRS is not set
+# CONFIG_SCSI_SAS_ATTRS is not set
+# CONFIG_SCSI_SAS_LIBSAS is not set
+# CONFIG_SCSI_SRP_ATTRS is not set
+# CONFIG_SCSI_LOWLEVEL is not set
+# CONFIG_SCSI_DH is not set
+# CONFIG_SCSI_OSD_INITIATOR is not set
+# CONFIG_ATA is not set
+# CONFIG_MD is not set
+# CONFIG_TARGET_CORE is not set
+CONFIG_NETDEVICES=y
+CONFIG_MII=y
+CONFIG_NET_CORE=y
+# CONFIG_BONDING is not set
+CONFIG_DUMMY=y
+# CONFIG_EQUALIZER is not set
+# CONFIG_NET_TEAM is not set
+# CONFIG_MACVLAN is not set
+# CONFIG_VXLAN is not set
+# CONFIG_NETCONSOLE is not set
+# CONFIG_NETPOLL is not set
+# CONFIG_NET_POLL_CONTROLLER is not set
+# CONFIG_TUN is not set
+# CONFIG_TUN_VNET_CROSS_LE is not set
+# CONFIG_VETH is not set
+# CONFIG_NLMON is not set
+
+#
+# CAIF transport drivers
+#
+
+#
+# Distributed Switch Architecture drivers
+#
+# CONFIG_NET_DSA_MV88E6XXX is not set
+# CONFIG_NET_DSA_MV88E6XXX_NEED_PPU is not set
+CONFIG_ETHERNET=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_NET_VENDOR_ARC is not set
+# CONFIG_NET_VENDOR_AURORA is not set
+# CONFIG_NET_CADENCE is not set
+# CONFIG_NET_VENDOR_BROADCOM is not set
+# CONFIG_NET_VENDOR_CIRRUS is not set
+# CONFIG_DM9000 is not set
+# CONFIG_DNET is not set
+# CONFIG_NET_VENDOR_EZCHIP is not set
+# CONFIG_NET_VENDOR_FARADAY is not set
+# CONFIG_NET_VENDOR_INTEL is not set
+# CONFIG_NET_VENDOR_MARVELL is not set
+# CONFIG_NET_VENDOR_MICREL is not set
+CONFIG_NET_VENDOR_MICROCHIP=y
+# CONFIG_ENC28J60 is not set
+# CONFIG_ENCX24J600 is not set
+# CONFIG_NET_VENDOR_NATSEMI is not set
+CONFIG_NET_VENDOR_NUVOTON=y
+CONFIG_NUC980_ETH0=y
+# CONFIG_NUC980_ETH1 is not set
+# CONFIG_ETHOC is not set
+# CONFIG_NET_VENDOR_QUALCOMM is not set
+# CONFIG_NET_VENDOR_RENESAS is not set
+# CONFIG_NET_VENDOR_ROCKER is not set
+# CONFIG_NET_VENDOR_SAMSUNG is not set
+# CONFIG_NET_VENDOR_SEEQ is not set
+# CONFIG_NET_VENDOR_SMSC is not set
+# CONFIG_NET_VENDOR_STMICRO is not set
+# CONFIG_NET_VENDOR_SYNOPSYS is not set
+# CONFIG_NET_VENDOR_VIA is not set
+# CONFIG_NET_VENDOR_WIZNET is not set
+CONFIG_PHYLIB=y
+
+#
+# MII PHY device drivers
+#
+# CONFIG_AQUANTIA_PHY is not set
+# CONFIG_AT803X_PHY is not set
+# CONFIG_AMD_PHY is not set
+# CONFIG_MARVELL_PHY is not set
+# CONFIG_DAVICOM_PHY is not set
+# CONFIG_QSEMI_PHY is not set
+# CONFIG_LXT_PHY is not set
+# CONFIG_CICADA_PHY is not set
+# CONFIG_VITESSE_PHY is not set
+# CONFIG_TERANETICS_PHY is not set
+# CONFIG_SMSC_PHY is not set
+# CONFIG_BROADCOM_PHY is not set
+# CONFIG_BCM7XXX_PHY is not set
+# CONFIG_BCM87XX_PHY is not set
+CONFIG_ICPLUS_PHY=y
+# CONFIG_REALTEK_PHY is not set
+# CONFIG_NATIONAL_PHY is not set
+# CONFIG_STE10XP is not set
+# CONFIG_LSI_ET1011C_PHY is not set
+# CONFIG_MICREL_PHY is not set
+# CONFIG_DP83848_PHY is not set
+# CONFIG_DP83867_PHY is not set
+# CONFIG_MICROCHIP_PHY is not set
+# CONFIG_FIXED_PHY is not set
+# CONFIG_MDIO_BITBANG is not set
+# CONFIG_MDIO_BCM_UNIMAC is not set
+# CONFIG_MICREL_KS8995MA is not set
+CONFIG_PPP=y
+CONFIG_PPP_BSDCOMP=y
+CONFIG_PPP_DEFLATE=y
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=y
+CONFIG_PPP_MULTILINK=y
+CONFIG_PPPOE=y
+CONFIG_PPP_ASYNC=y
+CONFIG_PPP_SYNC_TTY=y
+# CONFIG_SLIP is not set
+CONFIG_SLHC=y
+CONFIG_USB_NET_DRIVERS=y
+# CONFIG_USB_CATC is not set
+# CONFIG_USB_KAWETH is not set
+# CONFIG_USB_PEGASUS is not set
+# CONFIG_USB_RTL8150 is not set
+# CONFIG_USB_RTL8152 is not set
+# CONFIG_USB_LAN78XX is not set
+CONFIG_USB_USBNET=y
+# CONFIG_USB_NET_AX8817X is not set
+# CONFIG_USB_NET_AX88179_178A is not set
+# CONFIG_USB_NET_CDCETHER is not set
+# CONFIG_USB_NET_CDC_EEM is not set
+# CONFIG_USB_NET_CDC_NCM is not set
+# CONFIG_USB_NET_HUAWEI_CDC_NCM is not set
+# CONFIG_USB_NET_CDC_MBIM is not set
+# CONFIG_USB_NET_DM9601 is not set
+# CONFIG_USB_NET_SR9700 is not set
+# CONFIG_USB_NET_SR9800 is not set
+# CONFIG_USB_NET_SMSC75XX is not set
+# CONFIG_USB_NET_SMSC95XX is not set
+# CONFIG_USB_NET_GL620A is not set
+# CONFIG_USB_NET_NET1080 is not set
+# CONFIG_USB_NET_PLUSB is not set
+# CONFIG_USB_NET_MCS7830 is not set
+# CONFIG_USB_NET_RNDIS_HOST is not set
+# CONFIG_USB_NET_CDC_SUBSET is not set
+# CONFIG_USB_NET_ZAURUS is not set
+# CONFIG_USB_NET_CX82310_ETH is not set
+# CONFIG_USB_NET_KALMIA is not set
+CONFIG_USB_NET_QMI_WWAN=y
+# CONFIG_USB_NET_INT51X1 is not set
+# CONFIG_USB_IPHETH is not set
+# CONFIG_USB_SIERRA_NET is not set
+# CONFIG_USB_NET_CH9200 is not set
+CONFIG_WLAN=y
+# CONFIG_USB_ZD1201 is not set
+# CONFIG_USB_NET_RNDIS_WLAN is not set
+# CONFIG_ATH_CARDS is not set
+# CONFIG_BRCMFMAC is not set
+CONFIG_HOSTAP=y
+# CONFIG_HOSTAP_FIRMWARE is not set
+# CONFIG_LIBERTAS is not set
+# CONFIG_WL_MEDIATEK is not set
+# CONFIG_WL_TI is not set
+# CONFIG_MWIFIEX is not set
+
+#
+# Enable WiMAX (Networking options) to see the WiMAX drivers
+#
+# CONFIG_WAN is not set
+# CONFIG_ISDN is not set
+# CONFIG_NVM is not set
+
+#
+# Input device support
+#
+CONFIG_INPUT=y
+# CONFIG_INPUT_FF_MEMLESS is not set
+# CONFIG_INPUT_POLLDEV is not set
+# CONFIG_INPUT_SPARSEKMAP is not set
+# CONFIG_INPUT_MATRIXKMAP is not set
+
+#
+# Userland interfaces
+#
+# CONFIG_INPUT_MOUSEDEV is not set
+# CONFIG_INPUT_JOYDEV is not set
+# CONFIG_INPUT_EVDEV is not set
+# CONFIG_INPUT_EVBUG is not set
+
+#
+# Input Device Drivers
+#
+# CONFIG_INPUT_KEYBOARD is not set
+# CONFIG_INPUT_MOUSE is not set
+# CONFIG_INPUT_JOYSTICK is not set
+# CONFIG_INPUT_TABLET is not set
+# CONFIG_INPUT_TOUCHSCREEN is not set
+# CONFIG_INPUT_MISC is not set
+
+#
+# Hardware I/O ports
+#
+# CONFIG_SERIO is not set
+# CONFIG_GAMEPORT is not set
+
+#
+# Character devices
+#
+CONFIG_TTY=y
+CONFIG_VT=y
+CONFIG_CONSOLE_TRANSLATIONS=y
+CONFIG_VT_CONSOLE=y
+CONFIG_HW_CONSOLE=y
+CONFIG_VT_HW_CONSOLE_BINDING=y
+CONFIG_UNIX98_PTYS=y
+CONFIG_DEVPTS_MULTIPLE_INSTANCES=y
+CONFIG_LEGACY_PTYS=y
+CONFIG_LEGACY_PTY_COUNT=256
+# CONFIG_SERIAL_NONSTANDARD is not set
+# CONFIG_N_GSM is not set
+# CONFIG_TRACE_SINK is not set
+CONFIG_LDISC_AUTOLOAD=y
+CONFIG_DEVMEM=y
+CONFIG_DEVKMEM=y
+
+#
+# Serial drivers
+#
+# CONFIG_SERIAL_8250 is not set
+
+#
+# Non-8250 serial port support
+#
+CONFIG_SERIAL_NUC980=y
+CONFIG_SERIAL_NUC980_CONSOLE=y
+CONFIG_NUC980_UART1=y
+# CONFIG_ENABLE_UART1_CTS_WAKEUP is not set
+# CONFIG_ENABLE_UART1_PDMA is not set
+# CONFIG_NUC980_UART1_PA is not set
+# CONFIG_NUC980_UART1_PC is not set
+CONFIG_NUC980_UART1_PF=y
+# CONFIG_NUC980_UART1_FC_PC is not set
+# CONFIG_NUC980_UART1_FC_PF is not set
+# CONFIG_NUC980_UART2 is not set
+# CONFIG_NUC980_UART3 is not set
+# CONFIG_NUC980_UART4 is not set
+# CONFIG_NUC980_UART5 is not set
+# CONFIG_NUC980_UART6 is not set
+# CONFIG_NUC980_UART7 is not set
+# CONFIG_NUC980_UART8 is not set
+# CONFIG_NUC980_UART9 is not set
+# CONFIG_SCUART_NUC980 is not set
+# CONFIG_SERIAL_EARLYCON_ARM_SEMIHOST is not set
+# CONFIG_SERIAL_MAX3100 is not set
+# CONFIG_SERIAL_MAX310X is not set
+# CONFIG_SERIAL_UARTLITE is not set
+CONFIG_SERIAL_CORE=y
+CONFIG_SERIAL_CORE_CONSOLE=y
+# CONFIG_SERIAL_SCCNXP is not set
+# CONFIG_SERIAL_SC16IS7XX is not set
+# CONFIG_SERIAL_BCM63XX is not set
+# CONFIG_SERIAL_ALTERA_JTAGUART is not set
+# CONFIG_SERIAL_ALTERA_UART is not set
+# CONFIG_SERIAL_IFX6X60 is not set
+# CONFIG_SERIAL_ARC is not set
+# CONFIG_SERIAL_FSL_LPUART is not set
+# CONFIG_SERIAL_ST_ASC is not set
+# CONFIG_SERIAL_STM32 is not set
+# CONFIG_HVC_DCC is not set
+# CONFIG_IPMI_HANDLER is not set
+# CONFIG_HW_RANDOM is not set
+# CONFIG_RAW_DRIVER is not set
+# CONFIG_TCG_TPM is not set
+
+#
+# I2C support
+#
+CONFIG_I2C=y
+CONFIG_I2C_BOARDINFO=y
+CONFIG_I2C_COMPAT=y
+# CONFIG_I2C_CHARDEV is not set
+# CONFIG_I2C_MUX is not set
+# CONFIG_I2C_HELPER_AUTO is not set
+# CONFIG_I2C_SMBUS is not set
+
+#
+# I2C Algorithms
+#
+# CONFIG_I2C_ALGOBIT is not set
+# CONFIG_I2C_ALGOPCF is not set
+# CONFIG_I2C_ALGOPCA is not set
+
+#
+# I2C Hardware Bus support
+#
+
+#
+# I2C system bus drivers (mostly embedded / system-on-chip)
+#
+# CONFIG_I2C_CBUS_GPIO is not set
+# CONFIG_I2C_DESIGNWARE_PLATFORM is not set
+# CONFIG_I2C_EMEV2 is not set
+# CONFIG_I2C_GPIO is not set
+CONFIG_I2C_BUS_NUC980_P0=y
+CONFIG_NUC980_I2C0_PA=y
+# CONFIG_NUC980_I2C0_PA_PG is not set
+# CONFIG_NUC980_I2C0_PE is not set
+# CONFIG_I2C_BUS_NUC980_P1 is not set
+CONFIG_I2C_BUS_NUC980_P2=y
+CONFIG_NUC980_I2C2_PB=y
+# CONFIG_NUC980_I2C2_PB_PC is not set
+# CONFIG_I2C_BUS_NUC980_P3 is not set
+# CONFIG_I2C_OCORES is not set
+# CONFIG_I2C_PCA_PLATFORM is not set
+# CONFIG_I2C_PXA_PCI is not set
+# CONFIG_I2C_SIMTEC is not set
+# CONFIG_I2C_XILINX is not set
+
+#
+# External I2C/SMBus adapter drivers
+#
+# CONFIG_I2C_DIOLAN_U2C is not set
+# CONFIG_I2C_PARPORT_LIGHT is not set
+# CONFIG_I2C_ROBOTFUZZ_OSIF is not set
+# CONFIG_I2C_TAOS_EVM is not set
+# CONFIG_I2C_TINY_USB is not set
+
+#
+# Other I2C/SMBus bus drivers
+#
+# CONFIG_I2C_STUB is not set
+# CONFIG_I2C_SLAVE is not set
+# CONFIG_I2C_DEBUG_CORE is not set
+# CONFIG_I2C_DEBUG_ALGO is not set
+# CONFIG_I2C_DEBUG_BUS is not set
+CONFIG_SPI=y
+CONFIG_SPI_MASTER=y
+
+#
+# SPI Master Controller Drivers
+#
+# CONFIG_SPI_ALTERA is not set
+CONFIG_SPI_BITBANG=y
+# CONFIG_SPI_CADENCE is not set
+# CONFIG_SPI_GPIO is not set
+CONFIG_SPI_NUC980_QSPI0=y
+# CONFIG_SPI_NUC980_QSPI0_NORMAL is not set
+CONFIG_SPI_NUC980_QSPI0_QUAD=y
+CONFIG_SPI_NUC980_QSPI0_PDMA=y
+# CONFIG_SPI_NUC980_QSPI0_NO_PDMA is not set
+# CONFIG_SPI_NUC980_QSPI0_SS1 is not set
+CONFIG_SPI_NUC980_SPI0=y
+CONFIG_SPI_NUC980_SPI0_PD=y
+# CONFIG_SPI_NUC980_SPI0_PC is not set
+CONFIG_SPI_NUC980_SPI0_PDMA=y
+# CONFIG_SPI_NUC980_SPI0_NO_PDMA is not set
+# CONFIG_SPI_NUC980_SPI0_SS1 is not set
+# CONFIG_SPI_NUC980_SPI1 is not set
+# CONFIG_SPI_OC_TINY is not set
+# CONFIG_SPI_PXA2XX_PCI is not set
+# CONFIG_SPI_ROCKCHIP is not set
+# CONFIG_SPI_SC18IS602 is not set
+# CONFIG_SPI_XCOMM is not set
+# CONFIG_SPI_XILINX is not set
+# CONFIG_SPI_ZYNQMP_GQSPI is not set
+# CONFIG_SPI_DESIGNWARE is not set
+
+#
+# SPI Protocol Masters
+#
+CONFIG_SPI_SPIDEV=y
+# CONFIG_SPI_TLE62X0 is not set
+# CONFIG_SPMI is not set
+# CONFIG_HSI is not set
+
+#
+# PPS support
+#
+# CONFIG_PPS is not set
+
+#
+# PPS generators support
+#
+
+#
+# PTP clock support
+#
+# CONFIG_PTP_1588_CLOCK is not set
+
+#
+# Enable PHYLIB and NETWORK_PHY_TIMESTAMPING to see the additional clocks.
+#
+CONFIG_PINCTRL=y
+
+#
+# Pin controllers
+#
+CONFIG_PINMUX=y
+CONFIG_PINCONF=y
+# CONFIG_PINCTRL_AMD is not set
+CONFIG_PINCTRL_NUC980=y
+CONFIG_ARCH_HAVE_CUSTOM_GPIO_H=y
+CONFIG_ARCH_REQUIRE_GPIOLIB=y
+CONFIG_GPIOLIB=y
+CONFIG_GPIO_DEVRES=y
+CONFIG_GPIO_SYSFS=y
+
+#
+# Memory mapped GPIO drivers
+#
+CONFIG_GPIO_NUC980=y
+# CONFIG_GPIO_NUC980_EINT_WKUP is not set
+# CONFIG_GPIO_DWAPB is not set
+# CONFIG_GPIO_GENERIC_PLATFORM is not set
+# CONFIG_GPIO_ZX is not set
+
+#
+# I2C GPIO expanders
+#
+# CONFIG_GPIO_ADP5588 is not set
+# CONFIG_GPIO_MAX7300 is not set
+# CONFIG_GPIO_MAX732X is not set
+# CONFIG_GPIO_PCA953X is not set
+# CONFIG_GPIO_PCF857X is not set
+# CONFIG_GPIO_SX150X is not set
+
+#
+# MFD GPIO expanders
+#
+
+#
+# SPI GPIO expanders
+#
+# CONFIG_GPIO_MAX7301 is not set
+# CONFIG_GPIO_MC33880 is not set
+
+#
+# SPI or I2C GPIO expanders
+#
+# CONFIG_GPIO_MCP23S08 is not set
+
+#
+# USB GPIO expanders
+#
+# CONFIG_W1 is not set
+# CONFIG_POWER_SUPPLY is not set
+# CONFIG_POWER_AVS is not set
+# CONFIG_HWMON is not set
+# CONFIG_THERMAL is not set
+# CONFIG_WATCHDOG is not set
+CONFIG_SSB_POSSIBLE=y
+
+#
+# Sonics Silicon Backplane
+#
+# CONFIG_SSB is not set
+CONFIG_BCMA_POSSIBLE=y
+
+#
+# Broadcom specific AMBA
+#
+# CONFIG_BCMA is not set
+
+#
+# Multifunction device drivers
+#
+# CONFIG_MFD_CORE is not set
+# CONFIG_MFD_AS3711 is not set
+# CONFIG_PMIC_ADP5520 is not set
+# CONFIG_MFD_AAT2870_CORE is not set
+# CONFIG_MFD_BCM590XX is not set
+# CONFIG_MFD_AXP20X is not set
+# CONFIG_MFD_CROS_EC is not set
+# CONFIG_MFD_ASIC3 is not set
+# CONFIG_PMIC_DA903X is not set
+# CONFIG_MFD_DA9052_SPI is not set
+# CONFIG_MFD_DA9052_I2C is not set
+# CONFIG_MFD_DA9055 is not set
+# CONFIG_MFD_DA9062 is not set
+# CONFIG_MFD_DA9063 is not set
+# CONFIG_MFD_DA9150 is not set
+# CONFIG_MFD_DLN2 is not set
+# CONFIG_MFD_MC13XXX_SPI is not set
+# CONFIG_MFD_MC13XXX_I2C is not set
+# CONFIG_HTC_EGPIO is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_HTC_I2CPLD is not set
+# CONFIG_INTEL_SOC_PMIC is not set
+# CONFIG_MFD_KEMPLD is not set
+# CONFIG_MFD_88PM800 is not set
+# CONFIG_MFD_88PM805 is not set
+# CONFIG_MFD_88PM860X is not set
+# CONFIG_MFD_MAX14577 is not set
+# CONFIG_MFD_MAX77693 is not set
+# CONFIG_MFD_MAX77843 is not set
+# CONFIG_MFD_MAX8907 is not set
+# CONFIG_MFD_MAX8925 is not set
+# CONFIG_MFD_MAX8997 is not set
+# CONFIG_MFD_MAX8998 is not set
+# CONFIG_MFD_MT6397 is not set
+# CONFIG_MFD_MENF21BMC is not set
+# CONFIG_EZX_PCAP is not set
+# CONFIG_MFD_VIPERBOARD is not set
+# CONFIG_MFD_RETU is not set
+# CONFIG_MFD_PCF50633 is not set
+# CONFIG_MFD_PM8921_CORE is not set
+# CONFIG_MFD_RT5033 is not set
+# CONFIG_MFD_RTSX_USB is not set
+# CONFIG_MFD_RC5T583 is not set
+# CONFIG_MFD_RN5T618 is not set
+# CONFIG_MFD_SEC_CORE is not set
+# CONFIG_MFD_SI476X_CORE is not set
+# CONFIG_MFD_SM501 is not set
+# CONFIG_MFD_SKY81452 is not set
+# CONFIG_MFD_SMSC is not set
+# CONFIG_ABX500_CORE is not set
+# CONFIG_MFD_SYSCON is not set
+# CONFIG_MFD_TI_AM335X_TSCADC is not set
+# CONFIG_MFD_LP3943 is not set
+# CONFIG_MFD_LP8788 is not set
+# CONFIG_MFD_PALMAS is not set
+# CONFIG_TPS6105X is not set
+# CONFIG_TPS65010 is not set
+# CONFIG_TPS6507X is not set
+# CONFIG_MFD_TPS65090 is not set
+# CONFIG_MFD_TPS65217 is not set
+# CONFIG_MFD_TPS65218 is not set
+# CONFIG_MFD_TPS6586X is not set
+# CONFIG_MFD_TPS65910 is not set
+# CONFIG_MFD_TPS65912 is not set
+# CONFIG_MFD_TPS65912_I2C is not set
+# CONFIG_MFD_TPS65912_SPI is not set
+# CONFIG_MFD_TPS80031 is not set
+# CONFIG_TWL4030_CORE is not set
+# CONFIG_TWL6040_CORE is not set
+# CONFIG_MFD_WL1273_CORE is not set
+# CONFIG_MFD_LM3533 is not set
+# CONFIG_MFD_TMIO is not set
+# CONFIG_MFD_T7L66XB is not set
+# CONFIG_MFD_TC6387XB is not set
+# CONFIG_MFD_TC6393XB is not set
+# CONFIG_MFD_ARIZONA_I2C is not set
+# CONFIG_MFD_ARIZONA_SPI is not set
+# CONFIG_MFD_WM8400 is not set
+# CONFIG_MFD_WM831X_I2C is not set
+# CONFIG_MFD_WM831X_SPI is not set
+# CONFIG_MFD_WM8350_I2C is not set
+# CONFIG_MFD_WM8994 is not set
+# CONFIG_REGULATOR is not set
+# CONFIG_MEDIA_SUPPORT is not set
+
+#
+# Graphics support
+#
+# CONFIG_DRM is not set
+
+#
+# Frame buffer Devices
+#
+# CONFIG_FB is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+# CONFIG_VGASTATE is not set
+
+#
+# Console display driver support
+#
+CONFIG_DUMMY_CONSOLE=y
+CONFIG_SOUND=y
+# CONFIG_SOUND_OSS_CORE is not set
+CONFIG_SND=y
+CONFIG_SND_TIMER=y
+CONFIG_SND_PCM=y
+CONFIG_SND_JACK=y
+# CONFIG_SND_SEQUENCER is not set
+# CONFIG_SND_MIXER_OSS is not set
+# CONFIG_SND_PCM_OSS is not set
+CONFIG_SND_PCM_TIMER=y
+# CONFIG_SND_HRTIMER is not set
+# CONFIG_SND_DYNAMIC_MINORS is not set
+# CONFIG_SND_SUPPORT_OLD_API is not set
+CONFIG_SND_PROC_FS=y
+# CONFIG_SND_VERBOSE_PROCFS is not set
+# CONFIG_SND_VERBOSE_PRINTK is not set
+# CONFIG_SND_DEBUG is not set
+# CONFIG_SND_RAWMIDI_SEQ is not set
+# CONFIG_SND_OPL3_LIB_SEQ is not set
+# CONFIG_SND_OPL4_LIB_SEQ is not set
+# CONFIG_SND_SBAWE_SEQ is not set
+# CONFIG_SND_EMU10K1_SEQ is not set
+# CONFIG_SND_DRIVERS is not set
+
+#
+# HD-Audio
+#
+CONFIG_SND_HDA_PREALLOC_SIZE=64
+# CONFIG_SND_ARM is not set
+CONFIG_SND_SPI=y
+# CONFIG_SND_USB is not set
+CONFIG_SND_SOC=y
+# CONFIG_SND_ATMEL_SOC is not set
+# CONFIG_SND_DESIGNWARE_I2S is not set
+
+#
+# SoC Audio for Freescale CPUs
+#
+
+#
+# Common SoC Audio options for Freescale CPUs:
+#
+# CONFIG_SND_SOC_FSL_ASRC is not set
+# CONFIG_SND_SOC_FSL_SAI is not set
+# CONFIG_SND_SOC_FSL_SSI is not set
+# CONFIG_SND_SOC_FSL_SPDIF is not set
+# CONFIG_SND_SOC_FSL_ESAI is not set
+# CONFIG_SND_SOC_IMX_AUDMUX is not set
+CONFIG_SND_SOC_NUC980=y
+CONFIG_SND_SOC_NUC980EVB=y
+CONFIG_NUC980_I2S_MASTER_MODE=y
+# CONFIG_NUC980_I2S_SLAVE_MODE is not set
+CONFIG_NUC980_I2S_PA=y
+# CONFIG_NUC980_I2S_PB is not set
+
+#
+# Allwinner SoC Audio support
+#
+# CONFIG_SND_SUN4I_CODEC is not set
+# CONFIG_SND_SOC_XTFPGA_I2S is not set
+CONFIG_SND_SOC_I2C_AND_SPI=y
+
+#
+# CODEC drivers
+#
+# CONFIG_SND_SOC_AC97_CODEC is not set
+# CONFIG_SND_SOC_ADAU1701 is not set
+# CONFIG_SND_SOC_AK4104 is not set
+# CONFIG_SND_SOC_AK4554 is not set
+# CONFIG_SND_SOC_AK4613 is not set
+# CONFIG_SND_SOC_AK4642 is not set
+# CONFIG_SND_SOC_AK5386 is not set
+# CONFIG_SND_SOC_ALC5623 is not set
+# CONFIG_SND_SOC_CS35L32 is not set
+# CONFIG_SND_SOC_CS42L51_I2C is not set
+# CONFIG_SND_SOC_CS42L52 is not set
+# CONFIG_SND_SOC_CS42L56 is not set
+# CONFIG_SND_SOC_CS42L73 is not set
+# CONFIG_SND_SOC_CS4265 is not set
+# CONFIG_SND_SOC_CS4270 is not set
+# CONFIG_SND_SOC_CS4271_I2C is not set
+# CONFIG_SND_SOC_CS4271_SPI is not set
+# CONFIG_SND_SOC_CS42XX8_I2C is not set
+# CONFIG_SND_SOC_CS4349 is not set
+# CONFIG_SND_SOC_ES8328 is not set
+# CONFIG_SND_SOC_GTM601 is not set
+# CONFIG_SND_SOC_PCM1681 is not set
+# CONFIG_SND_SOC_PCM1792A is not set
+# CONFIG_SND_SOC_PCM512x_I2C is not set
+# CONFIG_SND_SOC_PCM512x_SPI is not set
+# CONFIG_SND_SOC_RT5631 is not set
+# CONFIG_SND_SOC_RT5677_SPI is not set
+# CONFIG_SND_SOC_SGTL5000 is not set
+# CONFIG_SND_SOC_SIRF_AUDIO_CODEC is not set
+# CONFIG_SND_SOC_SPDIF is not set
+# CONFIG_SND_SOC_SSM2602_SPI is not set
+# CONFIG_SND_SOC_SSM2602_I2C is not set
+# CONFIG_SND_SOC_SSM4567 is not set
+# CONFIG_SND_SOC_STA32X is not set
+# CONFIG_SND_SOC_STA350 is not set
+# CONFIG_SND_SOC_STI_SAS is not set
+# CONFIG_SND_SOC_TAS2552 is not set
+# CONFIG_SND_SOC_TAS5086 is not set
+# CONFIG_SND_SOC_TAS571X is not set
+# CONFIG_SND_SOC_TFA9879 is not set
+# CONFIG_SND_SOC_TLV320AIC23_I2C is not set
+# CONFIG_SND_SOC_TLV320AIC23_SPI is not set
+# CONFIG_SND_SOC_TLV320AIC31XX is not set
+# CONFIG_SND_SOC_TLV320AIC3X is not set
+# CONFIG_SND_SOC_TS3A227E is not set
+# CONFIG_SND_SOC_WM8510 is not set
+# CONFIG_SND_SOC_WM8523 is not set
+# CONFIG_SND_SOC_WM8580 is not set
+# CONFIG_SND_SOC_WM8711 is not set
+# CONFIG_SND_SOC_WM8728 is not set
+# CONFIG_SND_SOC_WM8731 is not set
+# CONFIG_SND_SOC_WM8737 is not set
+# CONFIG_SND_SOC_WM8741 is not set
+# CONFIG_SND_SOC_WM8750 is not set
+# CONFIG_SND_SOC_WM8753 is not set
+# CONFIG_SND_SOC_WM8770 is not set
+# CONFIG_SND_SOC_WM8776 is not set
+# CONFIG_SND_SOC_WM8804_I2C is not set
+# CONFIG_SND_SOC_WM8804_SPI is not set
+# CONFIG_SND_SOC_WM8903 is not set
+# CONFIG_SND_SOC_WM8962 is not set
+# CONFIG_SND_SOC_WM8978 is not set
+CONFIG_SND_SOC_NAU8822=y
+# CONFIG_SND_SOC_TPA6130A2 is not set
+# CONFIG_SND_SIMPLE_CARD is not set
+# CONFIG_SOUND_PRIME is not set
+
+#
+# HID support
+#
+CONFIG_HID=y
+# CONFIG_HID_BATTERY_STRENGTH is not set
+# CONFIG_HIDRAW is not set
+# CONFIG_UHID is not set
+# CONFIG_HID_GENERIC is not set
+
+#
+# Special HID drivers
+#
+CONFIG_HID_A4TECH=y
+# CONFIG_HID_ACRUX is not set
+CONFIG_HID_APPLE=y
+# CONFIG_HID_APPLEIR is not set
+# CONFIG_HID_AUREAL is not set
+CONFIG_HID_BELKIN=y
+# CONFIG_HID_BETOP_FF is not set
+CONFIG_HID_CHERRY=y
+CONFIG_HID_CHICONY=y
+# CONFIG_HID_PRODIKEYS is not set
+# CONFIG_HID_CP2112 is not set
+CONFIG_HID_CYPRESS=y
+# CONFIG_HID_DRAGONRISE is not set
+# CONFIG_HID_EMS_FF is not set
+# CONFIG_HID_ELECOM is not set
+# CONFIG_HID_ELO is not set
+CONFIG_HID_EZKEY=y
+# CONFIG_HID_GEMBIRD is not set
+# CONFIG_HID_GFRM is not set
+# CONFIG_HID_HOLTEK is not set
+# CONFIG_HID_KEYTOUCH is not set
+# CONFIG_HID_KYE is not set
+# CONFIG_HID_UCLOGIC is not set
+# CONFIG_HID_WALTOP is not set
+# CONFIG_HID_GYRATION is not set
+# CONFIG_HID_ICADE is not set
+# CONFIG_HID_TWINHAN is not set
+CONFIG_HID_KENSINGTON=y
+# CONFIG_HID_LCPOWER is not set
+# CONFIG_HID_LENOVO is not set
+CONFIG_HID_LOGITECH=y
+# CONFIG_HID_LOGITECH_HIDPP is not set
+# CONFIG_LOGITECH_FF is not set
+# CONFIG_LOGIRUMBLEPAD2_FF is not set
+# CONFIG_LOGIG940_FF is not set
+# CONFIG_LOGIWHEELS_FF is not set
+# CONFIG_HID_MAGICMOUSE is not set
+CONFIG_HID_MICROSOFT=y
+CONFIG_HID_MONTEREY=y
+# CONFIG_HID_MULTITOUCH is not set
+# CONFIG_HID_NTRIG is not set
+# CONFIG_HID_ORTEK is not set
+# CONFIG_HID_PANTHERLORD is not set
+# CONFIG_HID_PENMOUNT is not set
+# CONFIG_HID_PETALYNX is not set
+# CONFIG_HID_PICOLCD is not set
+# CONFIG_HID_PLANTRONICS is not set
+# CONFIG_HID_PRIMAX is not set
+# CONFIG_HID_ROCCAT is not set
+# CONFIG_HID_SAITEK is not set
+# CONFIG_HID_SAMSUNG is not set
+# CONFIG_HID_SPEEDLINK is not set
+# CONFIG_HID_STEELSERIES is not set
+# CONFIG_HID_SUNPLUS is not set
+# CONFIG_HID_RMI is not set
+# CONFIG_HID_GREENASIA is not set
+# CONFIG_HID_SMARTJOYPLUS is not set
+# CONFIG_HID_TIVO is not set
+# CONFIG_HID_TOPSEED is not set
+# CONFIG_HID_THRUSTMASTER is not set
+# CONFIG_HID_WACOM is not set
+# CONFIG_HID_XINMO is not set
+# CONFIG_HID_ZEROPLUS is not set
+# CONFIG_HID_ZYDACRON is not set
+# CONFIG_HID_SENSOR_HUB is not set
+
+#
+# USB HID support
+#
+CONFIG_USB_HID=y
+# CONFIG_HID_PID is not set
+# CONFIG_USB_HIDDEV is not set
+
+#
+# I2C HID support
+#
+# CONFIG_I2C_HID is not set
+CONFIG_USB_OHCI_LITTLE_ENDIAN=y
+CONFIG_USB_SUPPORT=y
+CONFIG_USB_COMMON=y
+CONFIG_USB_ARCH_HAS_HCD=y
+CONFIG_USB=y
+# CONFIG_USB_ANNOUNCE_NEW_DEVICES is not set
+
+#
+# Miscellaneous USB options
+#
+CONFIG_USB_DEFAULT_PERSIST=y
+# CONFIG_USB_DYNAMIC_MINORS is not set
+# CONFIG_USB_OTG_WHITELIST is not set
+# CONFIG_USB_ULPI_BUS is not set
+# CONFIG_USB_MON is not set
+# CONFIG_USB_WUSB_CBAF is not set
+
+#
+# USB Host Controller Drivers
+#
+# CONFIG_USB_C67X00_HCD is not set
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+# CONFIG_USB_EHCI_ROOT_HUB_TT is not set
+CONFIG_USB_EHCI_TT_NEWSCHED=y
+CONFIG_USB_NUC980_EHCI=y
+# CONFIG_NUC980_USBH_PWREN_OVC_ON is not set
+# CONFIG_NUC980_USBH_PWREN_ON is not set
+# CONFIG_NUC980_USBH_OVC_ON is not set
+CONFIG_NUC980_USBH_PWREN_OVC_OFF=y
+# CONFIG_USB_EHCI_HCD_PLATFORM is not set
+# CONFIG_USB_OXU210HP_HCD is not set
+# CONFIG_USB_ISP116X_HCD is not set
+# CONFIG_USB_ISP1362_HCD is not set
+# CONFIG_USB_FOTG210_HCD is not set
+# CONFIG_USB_MAX3421_HCD is not set
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_NUC980_OHCI=y
+# CONFIG_USB_NUC980_USBH_LITE0 is not set
+# CONFIG_USB_NUC980_USBH_LITE1 is not set
+# CONFIG_USB_NUC980_USBH_LITE2 is not set
+# CONFIG_USB_NUC980_USBH_LITE3 is not set
+# CONFIG_USB_NUC980_USBH_LITE4 is not set
+# CONFIG_USB_NUC980_USBH_LITE5 is not set
+# CONFIG_USB_OHCI_HCD_PLATFORM is not set
+# CONFIG_USB_SL811_HCD is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_HCD_TEST_MODE is not set
+
+#
+# USB Device Class drivers
+#
+# CONFIG_USB_ACM is not set
+# CONFIG_USB_PRINTER is not set
+CONFIG_USB_WDM=y
+# CONFIG_USB_TMC is not set
+
+#
+# NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may
+#
+
+#
+# also be needed; see USB_STORAGE Help for more info
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_STORAGE_DEBUG is not set
+# CONFIG_USB_STORAGE_REALTEK is not set
+# CONFIG_USB_STORAGE_DATAFAB is not set
+# CONFIG_USB_STORAGE_FREECOM is not set
+# CONFIG_USB_STORAGE_ISD200 is not set
+# CONFIG_USB_STORAGE_USBAT is not set
+# CONFIG_USB_STORAGE_SDDR09 is not set
+# CONFIG_USB_STORAGE_SDDR55 is not set
+# CONFIG_USB_STORAGE_JUMPSHOT is not set
+# CONFIG_USB_STORAGE_ALAUDA is not set
+# CONFIG_USB_STORAGE_ONETOUCH is not set
+# CONFIG_USB_STORAGE_KARMA is not set
+# CONFIG_USB_STORAGE_CYPRESS_ATACB is not set
+# CONFIG_USB_STORAGE_ENE_UB6250 is not set
+# CONFIG_USB_UAS is not set
+
+#
+# USB Imaging devices
+#
+# CONFIG_USB_MDC800 is not set
+# CONFIG_USB_MICROTEK is not set
+# CONFIG_USBIP_CORE is not set
+# CONFIG_USB_MUSB_HDRC is not set
+# CONFIG_USB_DWC3 is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_CHIPIDEA is not set
+# CONFIG_USB_ISP1760 is not set
+
+#
+# USB port drivers
+#
+CONFIG_USB_SERIAL=y
+# CONFIG_USB_SERIAL_CONSOLE is not set
+# CONFIG_USB_SERIAL_GENERIC is not set
+# CONFIG_USB_SERIAL_SIMPLE is not set
+# CONFIG_USB_SERIAL_AIRCABLE is not set
+# CONFIG_USB_SERIAL_ARK3116 is not set
+# CONFIG_USB_SERIAL_BELKIN is not set
+# CONFIG_USB_SERIAL_CH341 is not set
+# CONFIG_USB_SERIAL_WHITEHEAT is not set
+# CONFIG_USB_SERIAL_DIGI_ACCELEPORT is not set
+# CONFIG_USB_SERIAL_CP210X is not set
+# CONFIG_USB_SERIAL_CYPRESS_M8 is not set
+# CONFIG_USB_SERIAL_EMPEG is not set
+# CONFIG_USB_SERIAL_FTDI_SIO is not set
+# CONFIG_USB_SERIAL_VISOR is not set
+# CONFIG_USB_SERIAL_IPAQ is not set
+# CONFIG_USB_SERIAL_IR is not set
+# CONFIG_USB_SERIAL_EDGEPORT is not set
+# CONFIG_USB_SERIAL_EDGEPORT_TI is not set
+# CONFIG_USB_SERIAL_F81232 is not set
+# CONFIG_USB_SERIAL_GARMIN is not set
+# CONFIG_USB_SERIAL_IPW is not set
+# CONFIG_USB_SERIAL_IUU is not set
+# CONFIG_USB_SERIAL_KEYSPAN_PDA is not set
+# CONFIG_USB_SERIAL_KEYSPAN is not set
+# CONFIG_USB_SERIAL_KLSI is not set
+# CONFIG_USB_SERIAL_KOBIL_SCT is not set
+# CONFIG_USB_SERIAL_MCT_U232 is not set
+# CONFIG_USB_SERIAL_METRO is not set
+# CONFIG_USB_SERIAL_MOS7720 is not set
+# CONFIG_USB_SERIAL_MOS7840 is not set
+# CONFIG_USB_SERIAL_MXUPORT is not set
+# CONFIG_USB_SERIAL_NAVMAN is not set
+# CONFIG_USB_SERIAL_PL2303 is not set
+# CONFIG_USB_SERIAL_OTI6858 is not set
+# CONFIG_USB_SERIAL_QCAUX is not set
+# CONFIG_USB_SERIAL_QUALCOMM is not set
+# CONFIG_USB_SERIAL_SPCP8X5 is not set
+# CONFIG_USB_SERIAL_SAFE is not set
+# CONFIG_USB_SERIAL_SIERRAWIRELESS is not set
+# CONFIG_USB_SERIAL_SYMBOL is not set
+# CONFIG_USB_SERIAL_TI is not set
+# CONFIG_USB_SERIAL_CYBERJACK is not set
+# CONFIG_USB_SERIAL_XIRCOM is not set
+CONFIG_USB_SERIAL_WWAN=y
+CONFIG_USB_SERIAL_OPTION=y
+# CONFIG_USB_SERIAL_OMNINET is not set
+# CONFIG_USB_SERIAL_OPTICON is not set
+# CONFIG_USB_SERIAL_XSENS_MT is not set
+# CONFIG_USB_SERIAL_WISHBONE is not set
+# CONFIG_USB_SERIAL_SSU100 is not set
+# CONFIG_USB_SERIAL_QT2 is not set
+# CONFIG_USB_SERIAL_DEBUG is not set
+
+#
+# USB Miscellaneous drivers
+#
+# CONFIG_USB_EMI62 is not set
+# CONFIG_USB_EMI26 is not set
+# CONFIG_USB_ADUTUX is not set
+# CONFIG_USB_SEVSEG is not set
+# CONFIG_USB_RIO500 is not set
+# CONFIG_USB_LEGOTOWER is not set
+# CONFIG_USB_LCD is not set
+# CONFIG_USB_LED is not set
+# CONFIG_USB_CYPRESS_CY7C63 is not set
+# CONFIG_USB_CYTHERM is not set
+# CONFIG_USB_IDMOUSE is not set
+# CONFIG_USB_FTDI_ELAN is not set
+# CONFIG_USB_APPLEDISPLAY is not set
+# CONFIG_USB_SISUSBVGA is not set
+# CONFIG_USB_LD is not set
+# CONFIG_USB_TRANCEVIBRATOR is not set
+# CONFIG_USB_IOWARRIOR is not set
+# CONFIG_USB_TEST is not set
+# CONFIG_USB_EHSET_TEST_FIXTURE is not set
+# CONFIG_USB_ISIGHTFW is not set
+# CONFIG_USB_YUREX is not set
+# CONFIG_USB_EZUSB_FX2 is not set
+# CONFIG_USB_HSIC_USB3503 is not set
+# CONFIG_USB_LINK_LAYER_TEST is not set
+
+#
+# USB Physical Layer drivers
+#
+# CONFIG_USB_PHY is not set
+# CONFIG_NOP_USB_XCEIV is not set
+# CONFIG_AM335X_PHY_USB is not set
+# CONFIG_USB_GPIO_VBUS is not set
+# CONFIG_USB_ISP1301 is not set
+# CONFIG_USB_ULPI is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_UWB is not set
+CONFIG_MMC=y
+# CONFIG_MMC_DEBUG is not set
+
+#
+# MMC/SD/SDIO Card Drivers
+#
+CONFIG_MMC_BLOCK=y
+CONFIG_MMC_BLOCK_MINORS=8
+CONFIG_MMC_BLOCK_BOUNCE=y
+# CONFIG_SDIO_UART is not set
+# CONFIG_MMC_TEST is not set
+
+#
+# MMC/SD/SDIO Host Controller Drivers
+#
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_MMC_SPI is not set
+CONFIG_MMC_NUC980_SD=y
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_VUB300 is not set
+# CONFIG_MMC_USHC is not set
+# CONFIG_MMC_USDHI6ROL0 is not set
+# CONFIG_MMC_MTK is not set
+# CONFIG_MEMSTICK is not set
+# CONFIG_NEW_LEDS is not set
+# CONFIG_ACCESSIBILITY is not set
+CONFIG_EDAC_ATOMIC_SCRUB=y
+CONFIG_EDAC_SUPPORT=y
+# CONFIG_EDAC is not set
+CONFIG_RTC_LIB=y
+# CONFIG_RTC_CLASS is not set
+CONFIG_DMADEVICES=y
+# CONFIG_DMADEVICES_DEBUG is not set
+
+#
+# DMA Devices
+#
+CONFIG_DMA_ENGINE=y
+CONFIG_NUC980_DMA=y
+# CONFIG_NUC980_DMA_M2M is not set
+# CONFIG_INTEL_IDMA64 is not set
+# CONFIG_NBPFAXI_DMA is not set
+# CONFIG_DW_DMAC is not set
+
+#
+# DMA Clients
+#
+# CONFIG_ASYNC_TX_DMA is not set
+# CONFIG_DMATEST is not set
+# CONFIG_AUXDISPLAY is not set
+# CONFIG_UIO is not set
+# CONFIG_VIRT_DRIVERS is not set
+
+#
+# Virtio drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+
+#
+# Microsoft Hyper-V guest support
+#
+CONFIG_STAGING=y
+# CONFIG_PRISM2_USB is not set
+# CONFIG_COMEDI is not set
+# CONFIG_RTLLIB is not set
+# CONFIG_R8712U is not set
+# CONFIG_R8188EU is not set
+
+#
+# IIO staging drivers
+#
+
+#
+# Accelerometers
+#
+# CONFIG_ADIS16201 is not set
+# CONFIG_ADIS16203 is not set
+# CONFIG_ADIS16204 is not set
+# CONFIG_ADIS16209 is not set
+# CONFIG_ADIS16220 is not set
+# CONFIG_ADIS16240 is not set
+# CONFIG_LIS3L02DQ is not set
+# CONFIG_SCA3000 is not set
+
+#
+# Analog to digital converters
+#
+# CONFIG_AD7606 is not set
+# CONFIG_AD7780 is not set
+# CONFIG_AD7816 is not set
+# CONFIG_AD7192 is not set
+# CONFIG_AD7280 is not set
+
+#
+# Analog digital bi-direction converters
+#
+# CONFIG_ADT7316 is not set
+
+#
+# Capacitance to digital converters
+#
+# CONFIG_AD7150 is not set
+# CONFIG_AD7152 is not set
+# CONFIG_AD7746 is not set
+
+#
+# Direct Digital Synthesis
+#
+# CONFIG_AD9832 is not set
+# CONFIG_AD9834 is not set
+
+#
+# Digital gyroscope sensors
+#
+# CONFIG_ADIS16060 is not set
+
+#
+# Network Analyzer, Impedance Converters
+#
+# CONFIG_AD5933 is not set
+
+#
+# Light sensors
+#
+# CONFIG_SENSORS_ISL29018 is not set
+# CONFIG_SENSORS_ISL29028 is not set
+# CONFIG_TSL2583 is not set
+# CONFIG_TSL2x7x is not set
+
+#
+# Magnetometer sensors
+#
+# CONFIG_SENSORS_HMC5843_I2C is not set
+# CONFIG_SENSORS_HMC5843_SPI is not set
+
+#
+# Active energy metering IC
+#
+# CONFIG_ADE7753 is not set
+# CONFIG_ADE7754 is not set
+# CONFIG_ADE7758 is not set
+# CONFIG_ADE7759 is not set
+# CONFIG_ADE7854 is not set
+
+#
+# Resolver to digital converters
+#
+# CONFIG_AD2S90 is not set
+# CONFIG_AD2S1200 is not set
+# CONFIG_AD2S1210 is not set
+
+#
+# Triggers - standalone
+#
+# CONFIG_IIO_SIMPLE_DUMMY is not set
+
+#
+# Speakup console speech
+#
+# CONFIG_SPEAKUP is not set
+# CONFIG_TOUCHSCREEN_SYNAPTICS_I2C_RMI4 is not set
+# CONFIG_STAGING_MEDIA is not set
+
+#
+# Android
+#
+# CONFIG_WIMAX_GDM72XX is not set
+# CONFIG_LTE_GDM724X is not set
+CONFIG_MTD_SPINAND_MT29F=y
+CONFIG_MTD_SPINAND_ONDIEECC=y
+CONFIG_MTD_SPINAND_GIGADEVICE=y
+# CONFIG_LUSTRE_FS is not set
+# CONFIG_DGAP is not set
+# CONFIG_GS_FPGABOOT is not set
+# CONFIG_WILC1000_DRIVER is not set
+# CONFIG_MOST is not set
+# CONFIG_CHROME_PLATFORMS is not set
+CONFIG_CLKDEV_LOOKUP=y
+CONFIG_HAVE_CLK_PREPARE=y
+CONFIG_HAVE_MACH_CLKDEV=y
+CONFIG_COMMON_CLK=y
+
+#
+# Common Clock Framework
+#
+# CONFIG_COMMON_CLK_SI5351 is not set
+# CONFIG_COMMON_CLK_PWM is not set
+# CONFIG_COMMON_CLK_PXA is not set
+# CONFIG_COMMON_CLK_CDCE706 is not set
+
+#
+# Hardware Spinlock drivers
+#
+
+#
+# Clock Source drivers
+#
+CONFIG_CLKSRC_MMIO=y
+# CONFIG_ARM_TIMER_SP804 is not set
+# CONFIG_ATMEL_PIT is not set
+# CONFIG_SH_TIMER_CMT is not set
+# CONFIG_SH_TIMER_MTU2 is not set
+# CONFIG_SH_TIMER_TMU is not set
+# CONFIG_EM_TIMER_STI is not set
+# CONFIG_MAILBOX is not set
+CONFIG_IOMMU_SUPPORT=y
+
+#
+# Generic IOMMU Pagetable Support
+#
+# CONFIG_IOMMU_IO_PGTABLE_LPAE is not set
+# CONFIG_ARM_SMMU is not set
+
+#
+# Remoteproc drivers
+#
+# CONFIG_STE_MODEM_RPROC is not set
+
+#
+# Rpmsg drivers
+#
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_BRCMSTB is not set
+# CONFIG_SUNXI_SRAM is not set
+# CONFIG_SOC_TI is not set
+# CONFIG_PM_DEVFREQ is not set
+# CONFIG_EXTCON is not set
+# CONFIG_MEMORY is not set
+CONFIG_IIO=y
+CONFIG_IIO_BUFFER=y
+# CONFIG_IIO_BUFFER_CB is not set
+CONFIG_IIO_KFIFO_BUF=y
+CONFIG_IIO_TRIGGERED_BUFFER=y
+CONFIG_IIO_TRIGGER=y
+CONFIG_IIO_CONSUMERS_PER_TRIGGER=2
+
+#
+# Accelerometers
+#
+# CONFIG_BMA180 is not set
+# CONFIG_BMC150_ACCEL is not set
+# CONFIG_IIO_ST_ACCEL_3AXIS is not set
+# CONFIG_KXSD9 is not set
+# CONFIG_KXCJK1013 is not set
+# CONFIG_MMA8452 is not set
+# CONFIG_MMA9551 is not set
+# CONFIG_MMA9553 is not set
+# CONFIG_MXC4005 is not set
+# CONFIG_STK8312 is not set
+# CONFIG_STK8BA50 is not set
+
+#
+# Analog to digital converters
+#
+# CONFIG_AD7266 is not set
+# CONFIG_AD7291 is not set
+# CONFIG_AD7298 is not set
+# CONFIG_AD7476 is not set
+# CONFIG_AD7791 is not set
+# CONFIG_AD7793 is not set
+# CONFIG_AD7887 is not set
+# CONFIG_AD7923 is not set
+# CONFIG_AD799X is not set
+# CONFIG_HI8435 is not set
+# CONFIG_MAX1027 is not set
+# CONFIG_MAX1363 is not set
+# CONFIG_MCP320X is not set
+# CONFIG_MCP3422 is not set
+# CONFIG_NAU7802 is not set
+# CONFIG_TI_ADC081C is not set
+# CONFIG_TI_ADC128S052 is not set
+CONFIG_IIO_NUC980ADC=y
+CONFIG_NUC980ADC_I33V=y
+# CONFIG_NUC980ADC_VREF is not set
+# CONFIG_NUC980ADC_BANDGAP is not set
+CONFIG_IIO_NUC980ADC_Ch0=y
+CONFIG_IIO_NUC980ADC_Ch1=y
+CONFIG_IIO_NUC980ADC_Ch2=y
+CONFIG_IIO_NUC980ADC_Ch3=y
+CONFIG_IIO_NUC980ADC_Ch4=y
+# CONFIG_IIO_NUC980ADC_Ch5 is not set
+CONFIG_IIO_NUC980ADC_Ch6=y
+# CONFIG_IIO_NUC980ADC_Ch7 is not set
+
+#
+# Amplifiers
+#
+# CONFIG_AD8366 is not set
+
+#
+# Chemical Sensors
+#
+# CONFIG_VZ89X is not set
+
+#
+# Hid Sensor IIO Common
+#
+
+#
+# SSP Sensor Common
+#
+# CONFIG_IIO_SSP_SENSORHUB is not set
+
+#
+# Digital to analog converters
+#
+# CONFIG_AD5064 is not set
+# CONFIG_AD5360 is not set
+# CONFIG_AD5380 is not set
+# CONFIG_AD5421 is not set
+# CONFIG_AD5446 is not set
+# CONFIG_AD5449 is not set
+# CONFIG_AD5504 is not set
+# CONFIG_AD5624R_SPI is not set
+# CONFIG_AD5686 is not set
+# CONFIG_AD5755 is not set
+# CONFIG_AD5764 is not set
+# CONFIG_AD5791 is not set
+# CONFIG_AD7303 is not set
+# CONFIG_M62332 is not set
+# CONFIG_MAX517 is not set
+# CONFIG_MCP4725 is not set
+# CONFIG_MCP4922 is not set
+
+#
+# Frequency Synthesizers DDS/PLL
+#
+
+#
+# Clock Generator/Distribution
+#
+# CONFIG_AD9523 is not set
+
+#
+# Phase-Locked Loop (PLL) frequency synthesizers
+#
+# CONFIG_ADF4350 is not set
+
+#
+# Digital gyroscope sensors
+#
+# CONFIG_ADIS16080 is not set
+# CONFIG_ADIS16130 is not set
+# CONFIG_ADIS16136 is not set
+# CONFIG_ADIS16260 is not set
+# CONFIG_ADXRS450 is not set
+# CONFIG_BMG160 is not set
+# CONFIG_IIO_ST_GYRO_3AXIS is not set
+# CONFIG_ITG3200 is not set
+
+#
+# Humidity sensors
+#
+# CONFIG_DHT11 is not set
+# CONFIG_HDC100X is not set
+# CONFIG_HTU21 is not set
+# CONFIG_SI7005 is not set
+# CONFIG_SI7020 is not set
+
+#
+# Inertial measurement units
+#
+# CONFIG_ADIS16400 is not set
+# CONFIG_ADIS16480 is not set
+# CONFIG_KMX61 is not set
+# CONFIG_INV_MPU6050_IIO is not set
+
+#
+# Light sensors
+#
+# CONFIG_ADJD_S311 is not set
+# CONFIG_AL3320A is not set
+# CONFIG_APDS9300 is not set
+# CONFIG_APDS9960 is not set
+# CONFIG_BH1750 is not set
+# CONFIG_CM32181 is not set
+# CONFIG_CM3232 is not set
+# CONFIG_CM3323 is not set
+# CONFIG_CM36651 is not set
+# CONFIG_GP2AP020A00F is not set
+# CONFIG_ISL29125 is not set
+# CONFIG_JSA1212 is not set
+# CONFIG_RPR0521 is not set
+# CONFIG_LTR501 is not set
+# CONFIG_OPT3001 is not set
+# CONFIG_PA12203001 is not set
+# CONFIG_STK3310 is not set
+# CONFIG_TCS3414 is not set
+# CONFIG_TCS3472 is not set
+# CONFIG_SENSORS_TSL2563 is not set
+# CONFIG_TSL4531 is not set
+# CONFIG_US5182D is not set
+# CONFIG_VCNL4000 is not set
+
+#
+# Magnetometer sensors
+#
+# CONFIG_AK8975 is not set
+# CONFIG_AK09911 is not set
+# CONFIG_BMC150_MAGN is not set
+# CONFIG_MAG3110 is not set
+# CONFIG_MMC35240 is not set
+# CONFIG_IIO_ST_MAGN_3AXIS is not set
+
+#
+# Inclinometer sensors
+#
+
+#
+# Triggers - standalone
+#
+# CONFIG_IIO_INTERRUPT_TRIGGER is not set
+# CONFIG_IIO_SYSFS_TRIGGER is not set
+
+#
+# Digital potentiometers
+#
+# CONFIG_MCP4531 is not set
+
+#
+# Pressure sensors
+#
+# CONFIG_BMP280 is not set
+# CONFIG_MPL115 is not set
+# CONFIG_MPL3115 is not set
+# CONFIG_MS5611 is not set
+# CONFIG_MS5637 is not set
+# CONFIG_IIO_ST_PRESS is not set
+# CONFIG_T5403 is not set
+
+#
+# Lightning sensors
+#
+# CONFIG_AS3935 is not set
+
+#
+# Proximity sensors
+#
+# CONFIG_LIDAR_LITE_V2 is not set
+# CONFIG_SX9500 is not set
+
+#
+# Temperature sensors
+#
+# CONFIG_MLX90614 is not set
+# CONFIG_TMP006 is not set
+# CONFIG_TSYS01 is not set
+# CONFIG_TSYS02D is not set
+CONFIG_PWM=y
+CONFIG_PWM_SYSFS=y
+CONFIG_PWM_NUC980_PWM0=y
+CONFIG_NUC980_PWM0_CH0_NONE=y
+# CONFIG_NUC980_PWM0_CH0_PF5 is not set
+# CONFIG_NUC980_PWM0_CH0_PG0 is not set
+# CONFIG_NUC980_PWM0_CH0_PD12 is not set
+# CONFIG_NUC980_PWM0_CH0_PG10 is not set
+CONFIG_NUC980_PWM0_CH1_NONE=y
+# CONFIG_NUC980_PWM0_CH1_PF6 is not set
+# CONFIG_NUC980_PWM0_CH1_PG1 is not set
+# CONFIG_NUC980_PWM0_CH1_PD13 is not set
+# CONFIG_NUC980_PWM0_CH1_PA15 is not set
+# CONFIG_NUC980_PWM0_CH2_NONE is not set
+CONFIG_NUC980_PWM0_CH2_PF7=y
+# CONFIG_NUC980_PWM0_CH2_PG2 is not set
+# CONFIG_NUC980_PWM0_CH2_PD14 is not set
+# CONFIG_NUC980_PWM0_CH2_PA14 is not set
+# CONFIG_NUC980_PWM0_CH2_PB13 is not set
+# CONFIG_NUC980_PWM0_CH3_NONE is not set
+CONFIG_NUC980_PWM0_CH3_PF8=y
+# CONFIG_NUC980_PWM0_CH3_PG3 is not set
+# CONFIG_NUC980_PWM0_CH3_PD15 is not set
+# CONFIG_NUC980_PWM0_CH3_PA13 is not set
+# CONFIG_PWM_NUC980_PWM1 is not set
+# CONFIG_PWM_PCA9685 is not set
+# CONFIG_IPACK_BUS is not set
+# CONFIG_RESET_CONTROLLER is not set
+# CONFIG_FMC is not set
+
+#
+# PHY Subsystem
+#
+# CONFIG_GENERIC_PHY is not set
+# CONFIG_PHY_PXA_28NM_HSIC is not set
+# CONFIG_PHY_PXA_28NM_USB2 is not set
+# CONFIG_BCM_KONA_USB2_PHY is not set
+# CONFIG_POWERCAP is not set
+# CONFIG_MCB is not set
+
+#
+# Performance monitor support
+#
+# CONFIG_RAS is not set
+
+#
+# Android
+#
+# CONFIG_ANDROID is not set
+# CONFIG_NVMEM is not set
+# CONFIG_STM is not set
+# CONFIG_INTEL_TH is not set
+
+#
+# FPGA Configuration Support
+#
+# CONFIG_FPGA is not set
+
+#
+# Firmware Drivers
+#
+# CONFIG_FIRMWARE_MEMMAP is not set
+
+#
+# File systems
+#
+# CONFIG_EXT2_FS is not set
+# CONFIG_EXT3_FS is not set
+# CONFIG_EXT4_FS is not set
+# CONFIG_REISERFS_FS is not set
+# CONFIG_JFS_FS is not set
+# CONFIG_XFS_FS is not set
+# CONFIG_GFS2_FS is not set
+# CONFIG_BTRFS_FS is not set
+# CONFIG_NILFS2_FS is not set
+# CONFIG_F2FS_FS is not set
+CONFIG_FS_POSIX_ACL=y
+CONFIG_EXPORTFS=y
+CONFIG_FILE_LOCKING=y
+# CONFIG_FSNOTIFY is not set
+# CONFIG_DNOTIFY is not set
+# CONFIG_INOTIFY_USER is not set
+# CONFIG_FANOTIFY is not set
+# CONFIG_QUOTA is not set
+# CONFIG_QUOTACTL is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_FUSE_FS is not set
+# CONFIG_OVERLAY_FS is not set
+
+#
+# Caches
+#
+# CONFIG_FSCACHE is not set
+
+#
+# CD-ROM/DVD Filesystems
+#
+# CONFIG_ISO9660_FS is not set
+# CONFIG_UDF_FS is not set
+
+#
+# DOS/FAT/NT Filesystems
+#
+CONFIG_FAT_FS=y
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_FAT_DEFAULT_CODEPAGE=437
+CONFIG_FAT_DEFAULT_IOCHARSET="iso8859-1"
+# CONFIG_NTFS_FS is not set
+
+#
+# Pseudo filesystems
+#
+CONFIG_PROC_FS=y
+CONFIG_PROC_SYSCTL=y
+CONFIG_PROC_PAGE_MONITOR=y
+# CONFIG_PROC_CHILDREN is not set
+CONFIG_KERNFS=y
+CONFIG_SYSFS=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_TMPFS_XATTR=y
+# CONFIG_HUGETLB_PAGE is not set
+# CONFIG_CONFIGFS_FS is not set
+CONFIG_MISC_FILESYSTEMS=y
+# CONFIG_ADFS_FS is not set
+# CONFIG_AFFS_FS is not set
+# CONFIG_HFS_FS is not set
+# CONFIG_HFSPLUS_FS is not set
+# CONFIG_BEFS_FS is not set
+# CONFIG_BFS_FS is not set
+# CONFIG_EFS_FS is not set
+CONFIG_YAFFS_FS=y
+CONFIG_YAFFS_YAFFS1=y
+# CONFIG_YAFFS_9BYTE_TAGS is not set
+# CONFIG_YAFFS_DOES_ECC is not set
+CONFIG_YAFFS_YAFFS2=y
+CONFIG_YAFFS_AUTO_YAFFS2=y
+# CONFIG_YAFFS_DISABLE_TAGS_ECC is not set
+# CONFIG_YAFFS_ALWAYS_CHECK_CHUNK_ERASED is not set
+# CONFIG_YAFFS_EMPTY_LOST_AND_FOUND is not set
+# CONFIG_YAFFS_DISABLE_BLOCK_REFRESHING is not set
+# CONFIG_YAFFS_DISABLE_BACKGROUND is not set
+# CONFIG_YAFFS_DISABLE_BAD_BLOCK_MARKING is not set
+CONFIG_YAFFS_XATTR=y
+# CONFIG_JFFS2_FS is not set
+# CONFIG_LOGFS is not set
+# CONFIG_CRAMFS is not set
+# CONFIG_SQUASHFS is not set
+# CONFIG_VXFS_FS is not set
+# CONFIG_MINIX_FS is not set
+# CONFIG_OMFS_FS is not set
+# CONFIG_HPFS_FS is not set
+# CONFIG_QNX4FS_FS is not set
+# CONFIG_QNX6FS_FS is not set
+# CONFIG_ROMFS_FS is not set
+# CONFIG_PSTORE is not set
+# CONFIG_SYSV_FS is not set
+# CONFIG_UFS_FS is not set
+# CONFIG_NETWORK_FILESYSTEMS is not set
+CONFIG_NLS=y
+CONFIG_NLS_DEFAULT="iso8859-1"
+CONFIG_NLS_CODEPAGE_437=y
+# CONFIG_NLS_CODEPAGE_737 is not set
+# CONFIG_NLS_CODEPAGE_775 is not set
+# CONFIG_NLS_CODEPAGE_850 is not set
+# CONFIG_NLS_CODEPAGE_852 is not set
+# CONFIG_NLS_CODEPAGE_855 is not set
+# CONFIG_NLS_CODEPAGE_857 is not set
+# CONFIG_NLS_CODEPAGE_860 is not set
+# CONFIG_NLS_CODEPAGE_861 is not set
+# CONFIG_NLS_CODEPAGE_862 is not set
+# CONFIG_NLS_CODEPAGE_863 is not set
+# CONFIG_NLS_CODEPAGE_864 is not set
+# CONFIG_NLS_CODEPAGE_865 is not set
+# CONFIG_NLS_CODEPAGE_866 is not set
+# CONFIG_NLS_CODEPAGE_869 is not set
+# CONFIG_NLS_CODEPAGE_936 is not set
+# CONFIG_NLS_CODEPAGE_950 is not set
+# CONFIG_NLS_CODEPAGE_932 is not set
+# CONFIG_NLS_CODEPAGE_949 is not set
+# CONFIG_NLS_CODEPAGE_874 is not set
+# CONFIG_NLS_ISO8859_8 is not set
+# CONFIG_NLS_CODEPAGE_1250 is not set
+# CONFIG_NLS_CODEPAGE_1251 is not set
+# CONFIG_NLS_ASCII is not set
+CONFIG_NLS_ISO8859_1=y
+# CONFIG_NLS_ISO8859_2 is not set
+# CONFIG_NLS_ISO8859_3 is not set
+# CONFIG_NLS_ISO8859_4 is not set
+# CONFIG_NLS_ISO8859_5 is not set
+# CONFIG_NLS_ISO8859_6 is not set
+# CONFIG_NLS_ISO8859_7 is not set
+# CONFIG_NLS_ISO8859_9 is not set
+# CONFIG_NLS_ISO8859_13 is not set
+# CONFIG_NLS_ISO8859_14 is not set
+# CONFIG_NLS_ISO8859_15 is not set
+# CONFIG_NLS_KOI8_R is not set
+# CONFIG_NLS_KOI8_U is not set
+# CONFIG_NLS_MAC_ROMAN is not set
+# CONFIG_NLS_MAC_CELTIC is not set
+# CONFIG_NLS_MAC_CENTEURO is not set
+# CONFIG_NLS_MAC_CROATIAN is not set
+# CONFIG_NLS_MAC_CYRILLIC is not set
+# CONFIG_NLS_MAC_GAELIC is not set
+# CONFIG_NLS_MAC_GREEK is not set
+# CONFIG_NLS_MAC_ICELAND is not set
+# CONFIG_NLS_MAC_INUIT is not set
+# CONFIG_NLS_MAC_ROMANIAN is not set
+# CONFIG_NLS_MAC_TURKISH is not set
+# CONFIG_NLS_UTF8 is not set
+
+#
+# Kernel hacking
+#
+
+#
+# printk and dmesg options
+#
+# CONFIG_PRINTK_TIME is not set
+CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
+# CONFIG_DYNAMIC_DEBUG is not set
+
+#
+# Compile-time checks and compiler options
+#
+# CONFIG_ENABLE_WARN_DEPRECATED is not set
+# CONFIG_ENABLE_MUST_CHECK is not set
+CONFIG_FRAME_WARN=1024
+# CONFIG_STRIP_ASM_SYMS is not set
+# CONFIG_UNUSED_SYMBOLS is not set
+CONFIG_DEBUG_FS=y
+# CONFIG_HEADERS_CHECK is not set
+# CONFIG_DEBUG_SECTION_MISMATCH is not set
+CONFIG_SECTION_MISMATCH_WARN_ONLY=y
+CONFIG_FRAME_POINTER=y
+# CONFIG_MAGIC_SYSRQ is not set
+# CONFIG_DEBUG_KERNEL is not set
+
+#
+# Memory Debugging
+#
+# CONFIG_PAGE_EXTENSION is not set
+# CONFIG_SLUB_DEBUG_ON is not set
+# CONFIG_SLUB_STATS is not set
+CONFIG_HAVE_DEBUG_KMEMLEAK=y
+CONFIG_DEBUG_MEMORY_INIT=y
+
+#
+# Debug Lockups and Hangs
+#
+# CONFIG_PANIC_ON_OOPS is not set
+CONFIG_PANIC_ON_OOPS_VALUE=0
+CONFIG_PANIC_TIMEOUT=0
+# CONFIG_SCHED_INFO is not set
+# CONFIG_DEBUG_TIMEKEEPING is not set
+
+#
+# Lock Debugging (spinlocks, mutexes, etc...)
+#
+# CONFIG_STACKTRACE is not set
+CONFIG_DEBUG_BUGVERBOSE=y
+
+#
+# RCU Debugging
+#
+# CONFIG_PROVE_RCU is not set
+# CONFIG_SPARSE_RCU_POINTER is not set
+# CONFIG_TORTURE_TEST is not set
+CONFIG_RCU_CPU_STALL_TIMEOUT=21
+CONFIG_HAVE_FUNCTION_TRACER=y
+CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
+CONFIG_HAVE_DYNAMIC_FTRACE=y
+CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
+CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
+CONFIG_HAVE_C_RECORDMCOUNT=y
+CONFIG_TRACING_SUPPORT=y
+# CONFIG_FTRACE is not set
+
+#
+# Runtime Testing
+#
+# CONFIG_LKDTM is not set
+# CONFIG_ATOMIC64_SELFTEST is not set
+# CONFIG_TEST_HEXDUMP is not set
+# CONFIG_TEST_STRING_HELPERS is not set
+# CONFIG_TEST_KSTRTOX is not set
+# CONFIG_TEST_PRINTF is not set
+# CONFIG_TEST_RHASHTABLE is not set
+# CONFIG_DMA_API_DEBUG is not set
+# CONFIG_TEST_LKM is not set
+# CONFIG_TEST_USER_COPY is not set
+# CONFIG_TEST_BPF is not set
+# CONFIG_TEST_FIRMWARE is not set
+# CONFIG_TEST_UDELAY is not set
+# CONFIG_MEMTEST is not set
+# CONFIG_TEST_STATIC_KEYS is not set
+# CONFIG_SAMPLES is not set
+CONFIG_HAVE_ARCH_KGDB=y
+CONFIG_STRICT_DEVMEM=y
+# CONFIG_ARM_UNWIND is not set
+# CONFIG_DEBUG_USER is not set
+CONFIG_DEBUG_LL_INCLUDE="mach/debug-macro.S"
+# CONFIG_DEBUG_UART_8250 is not set
+CONFIG_UNCOMPRESS_INCLUDE="mach/uncompress.h"
+# CONFIG_DEBUG_SET_MODULE_RONX is not set
+# CONFIG_CORESIGHT is not set
+
+#
+# Security options
+#
+# CONFIG_KEYS is not set
+# CONFIG_SECURITY_DMESG_RESTRICT is not set
+# CONFIG_SECURITY is not set
+# CONFIG_SECURITYFS is not set
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_DEFAULT_SECURITY=""
+CONFIG_CRYPTO=y
+
+#
+# Crypto core or helper
+#
+CONFIG_CRYPTO_ALGAPI=y
+CONFIG_CRYPTO_ALGAPI2=y
+CONFIG_CRYPTO_AEAD=y
+CONFIG_CRYPTO_AEAD2=y
+CONFIG_CRYPTO_BLKCIPHER=y
+CONFIG_CRYPTO_BLKCIPHER2=y
+CONFIG_CRYPTO_HASH=y
+CONFIG_CRYPTO_HASH2=y
+CONFIG_CRYPTO_RNG=y
+CONFIG_CRYPTO_RNG2=y
+CONFIG_CRYPTO_RNG_DEFAULT=y
+CONFIG_CRYPTO_PCOMP2=y
+CONFIG_CRYPTO_AKCIPHER2=y
+# CONFIG_CRYPTO_RSA is not set
+CONFIG_CRYPTO_MANAGER=y
+CONFIG_CRYPTO_MANAGER2=y
+# CONFIG_CRYPTO_USER is not set
+# CONFIG_CRYPTO_MANAGER_DISABLE_TESTS is not set
+CONFIG_CRYPTO_GF128MUL=y
+CONFIG_CRYPTO_NULL=y
+CONFIG_CRYPTO_NULL2=y
+CONFIG_CRYPTO_WORKQUEUE=y
+# CONFIG_CRYPTO_CRYPTD is not set
+# CONFIG_CRYPTO_MCRYPTD is not set
+# CONFIG_CRYPTO_AUTHENC is not set
+# CONFIG_CRYPTO_TEST is not set
+
+#
+# Authenticated Encryption with Associated Data
+#
+# CONFIG_CRYPTO_CCM is not set
+# CONFIG_CRYPTO_GCM is not set
+# CONFIG_CRYPTO_CHACHA20POLY1305 is not set
+CONFIG_CRYPTO_SEQIV=y
+# CONFIG_CRYPTO_ECHAINIV is not set
+
+#
+# Block modes
+#
+CONFIG_CRYPTO_CBC=y
+# CONFIG_CRYPTO_CTR is not set
+# CONFIG_CRYPTO_CTS is not set
+CONFIG_CRYPTO_ECB=y
+# CONFIG_CRYPTO_LRW is not set
+# CONFIG_CRYPTO_PCBC is not set
+# CONFIG_CRYPTO_XTS is not set
+# CONFIG_CRYPTO_KEYWRAP is not set
+
+#
+# Hash modes
+#
+# CONFIG_CRYPTO_CMAC is not set
+CONFIG_CRYPTO_HMAC=y
+# CONFIG_CRYPTO_XCBC is not set
+# CONFIG_CRYPTO_VMAC is not set
+
+#
+# Digest
+#
+# CONFIG_CRYPTO_CRC32C is not set
+# CONFIG_CRYPTO_CRC32 is not set
+# CONFIG_CRYPTO_CRCT10DIF is not set
+# CONFIG_CRYPTO_GHASH is not set
+# CONFIG_CRYPTO_POLY1305 is not set
+# CONFIG_CRYPTO_MD4 is not set
+# CONFIG_CRYPTO_MD5 is not set
+CONFIG_CRYPTO_MICHAEL_MIC=y
+# CONFIG_CRYPTO_RMD128 is not set
+# CONFIG_CRYPTO_RMD160 is not set
+# CONFIG_CRYPTO_RMD256 is not set
+# CONFIG_CRYPTO_RMD320 is not set
+CONFIG_CRYPTO_SHA1=y
+CONFIG_CRYPTO_SHA256=y
+CONFIG_CRYPTO_SHA512=y
+# CONFIG_CRYPTO_TGR192 is not set
+# CONFIG_CRYPTO_WP512 is not set
+
+#
+# Ciphers
+#
+CONFIG_CRYPTO_AES=y
+# CONFIG_CRYPTO_ANUBIS is not set
+CONFIG_CRYPTO_ARC4=y
+# CONFIG_CRYPTO_BLOWFISH is not set
+# CONFIG_CRYPTO_CAMELLIA is not set
+# CONFIG_CRYPTO_CAST5 is not set
+# CONFIG_CRYPTO_CAST6 is not set
+# CONFIG_CRYPTO_DES is not set
+# CONFIG_CRYPTO_FCRYPT is not set
+# CONFIG_CRYPTO_KHAZAD is not set
+# CONFIG_CRYPTO_SALSA20 is not set
+# CONFIG_CRYPTO_CHACHA20 is not set
+# CONFIG_CRYPTO_SEED is not set
+# CONFIG_CRYPTO_SERPENT is not set
+# CONFIG_CRYPTO_TEA is not set
+# CONFIG_CRYPTO_TWOFISH is not set
+
+#
+# Compression
+#
+# CONFIG_CRYPTO_DEFLATE is not set
+# CONFIG_CRYPTO_ZLIB is not set
+# CONFIG_CRYPTO_LZO is not set
+# CONFIG_CRYPTO_842 is not set
+# CONFIG_CRYPTO_LZ4 is not set
+# CONFIG_CRYPTO_LZ4HC is not set
+
+#
+# Random Number Generation
+#
+# CONFIG_CRYPTO_ANSI_CPRNG is not set
+CONFIG_CRYPTO_DRBG_MENU=y
+CONFIG_CRYPTO_DRBG_HMAC=y
+# CONFIG_CRYPTO_DRBG_HASH is not set
+# CONFIG_CRYPTO_DRBG_CTR is not set
+CONFIG_CRYPTO_DRBG=y
+CONFIG_CRYPTO_JITTERENTROPY=y
+# CONFIG_CRYPTO_USER_API_HASH is not set
+# CONFIG_CRYPTO_USER_API_SKCIPHER is not set
+# CONFIG_CRYPTO_USER_API_RNG is not set
+# CONFIG_CRYPTO_USER_API_AEAD is not set
+CONFIG_CRYPTO_HW=y
+CONFIG_CRYPTO_DEV_NUC980=y
+
+#
+# Certificates for signature checking
+#
+# CONFIG_ARM_CRYPTO is not set
+# CONFIG_BINARY_PRINTF is not set
+
+#
+# Library routines
+#
+CONFIG_BITREVERSE=y
+# CONFIG_HAVE_ARCH_BITREVERSE is not set
+CONFIG_RATIONAL=y
+CONFIG_GENERIC_STRNCPY_FROM_USER=y
+CONFIG_GENERIC_STRNLEN_USER=y
+CONFIG_GENERIC_NET_UTILS=y
+CONFIG_GENERIC_PCI_IOMAP=y
+CONFIG_GENERIC_IO=y
+CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y
+CONFIG_CRC_CCITT=y
+# CONFIG_CRC16 is not set
+# CONFIG_CRC_T10DIF is not set
+# CONFIG_CRC_ITU_T is not set
+CONFIG_CRC32=y
+# CONFIG_CRC32_SELFTEST is not set
+CONFIG_CRC32_SLICEBY8=y
+# CONFIG_CRC32_SLICEBY4 is not set
+# CONFIG_CRC32_SARWATE is not set
+# CONFIG_CRC32_BIT is not set
+# CONFIG_CRC7 is not set
+# CONFIG_LIBCRC32C is not set
+# CONFIG_CRC8 is not set
+# CONFIG_AUDIT_ARCH_COMPAT_GENERIC is not set
+# CONFIG_RANDOM32_SELFTEST is not set
+CONFIG_ZLIB_INFLATE=y
+CONFIG_ZLIB_DEFLATE=y
+CONFIG_LZO_COMPRESS=y
+CONFIG_LZO_DECOMPRESS=y
+CONFIG_XZ_DEC=y
+CONFIG_XZ_DEC_X86=y
+CONFIG_XZ_DEC_POWERPC=y
+CONFIG_XZ_DEC_IA64=y
+CONFIG_XZ_DEC_ARM=y
+CONFIG_XZ_DEC_ARMTHUMB=y
+CONFIG_XZ_DEC_SPARC=y
+CONFIG_XZ_DEC_BCJ=y
+# CONFIG_XZ_DEC_TEST is not set
+CONFIG_DECOMPRESS_GZIP=y
+CONFIG_GENERIC_ALLOCATOR=y
+CONFIG_HAS_IOMEM=y
+CONFIG_HAS_IOPORT_MAP=y
+CONFIG_HAS_DMA=y
+CONFIG_DQL=y
+CONFIG_NLATTR=y
+CONFIG_GENERIC_ATOMIC64=y
+CONFIG_ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE=y
+# CONFIG_CORDIC is not set
+# CONFIG_DDR is not set
+# CONFIG_SG_SPLIT is not set
+# CONFIG_ARCH_HAS_SG_CHAIN is not set
+# CONFIG_VIRTUALIZATION is not set
diff -uprN linux-4.4.194/arch/arm/configs/nuc980_usb8p_defconfig NUC980-linux-4.4.194/arch/arm/configs/nuc980_usb8p_defconfig
--- linux-4.4.194/arch/arm/configs/nuc980_usb8p_defconfig	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/configs/nuc980_usb8p_defconfig	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,1858 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# Linux/arm 4.4.179 Kernel Configuration
+#
+CONFIG_ARM=y
+CONFIG_SYS_SUPPORTS_APM_EMULATION=y
+CONFIG_HAVE_PROC_CPU=y
+CONFIG_STACKTRACE_SUPPORT=y
+CONFIG_HAVE_LATENCYTOP_SUPPORT=y
+CONFIG_LOCKDEP_SUPPORT=y
+CONFIG_TRACE_IRQFLAGS_SUPPORT=y
+CONFIG_RWSEM_XCHGADD_ALGORITHM=y
+CONFIG_FIX_EARLYCON_MEM=y
+CONFIG_GENERIC_HWEIGHT=y
+CONFIG_GENERIC_CALIBRATE_DELAY=y
+CONFIG_NEED_DMA_MAP_STATE=y
+CONFIG_ARCH_SUPPORTS_UPROBES=y
+CONFIG_VECTORS_BASE=0xffff0000
+CONFIG_ARM_PATCH_PHYS_VIRT=y
+CONFIG_GENERIC_BUG=y
+CONFIG_PGTABLE_LEVELS=2
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+CONFIG_IRQ_WORK=y
+CONFIG_BUILDTIME_EXTABLE_SORT=y
+
+#
+# General setup
+#
+CONFIG_BROKEN_ON_SMP=y
+CONFIG_INIT_ENV_ARG_LIMIT=32
+CONFIG_CROSS_COMPILE=""
+# CONFIG_COMPILE_TEST is not set
+CONFIG_LOCALVERSION=""
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_HAVE_KERNEL_GZIP=y
+CONFIG_HAVE_KERNEL_LZMA=y
+CONFIG_HAVE_KERNEL_XZ=y
+CONFIG_HAVE_KERNEL_LZO=y
+CONFIG_HAVE_KERNEL_LZ4=y
+CONFIG_KERNEL_GZIP=y
+# CONFIG_KERNEL_LZMA is not set
+# CONFIG_KERNEL_XZ is not set
+# CONFIG_KERNEL_LZO is not set
+# CONFIG_KERNEL_LZ4 is not set
+CONFIG_DEFAULT_HOSTNAME="(none)"
+# CONFIG_SWAP is not set
+CONFIG_SYSVIPC=y
+CONFIG_SYSVIPC_SYSCTL=y
+# CONFIG_POSIX_MQUEUE is not set
+# CONFIG_CROSS_MEMORY_ATTACH is not set
+CONFIG_FHANDLE=y
+CONFIG_USELIB=y
+# CONFIG_AUDIT is not set
+
+#
+# IRQ subsystem
+#
+CONFIG_GENERIC_IRQ_PROBE=y
+CONFIG_GENERIC_IRQ_SHOW=y
+CONFIG_GENERIC_IRQ_SHOW_LEVEL=y
+CONFIG_HARDIRQS_SW_RESEND=y
+CONFIG_HANDLE_DOMAIN_IRQ=y
+CONFIG_IRQ_FORCED_THREADING=y
+CONFIG_GENERIC_CLOCKEVENTS=y
+
+#
+# Timers subsystem
+#
+CONFIG_TICK_ONESHOT=y
+CONFIG_NO_HZ_COMMON=y
+# CONFIG_HZ_PERIODIC is not set
+CONFIG_NO_HZ_IDLE=y
+# CONFIG_NO_HZ is not set
+CONFIG_HIGH_RES_TIMERS=y
+
+#
+# CPU/Task time and stats accounting
+#
+CONFIG_TICK_CPU_ACCOUNTING=y
+# CONFIG_VIRT_CPU_ACCOUNTING_GEN is not set
+# CONFIG_IRQ_TIME_ACCOUNTING is not set
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+# CONFIG_TASKSTATS is not set
+
+#
+# RCU Subsystem
+#
+CONFIG_PREEMPT_RCU=y
+# CONFIG_RCU_EXPERT is not set
+CONFIG_SRCU=y
+# CONFIG_TASKS_RCU is not set
+CONFIG_RCU_STALL_COMMON=y
+# CONFIG_TREE_RCU_TRACE is not set
+# CONFIG_RCU_EXPEDITE_BOOT is not set
+# CONFIG_BUILD_BIN2C is not set
+# CONFIG_IKCONFIG is not set
+CONFIG_LOG_BUF_SHIFT=17
+CONFIG_GENERIC_SCHED_CLOCK=y
+# CONFIG_CGROUPS is not set
+# CONFIG_CHECKPOINT_RESTORE is not set
+CONFIG_NAMESPACES=y
+# CONFIG_UTS_NS is not set
+# CONFIG_IPC_NS is not set
+# CONFIG_USER_NS is not set
+# CONFIG_PID_NS is not set
+# CONFIG_NET_NS is not set
+# CONFIG_SCHED_AUTOGROUP is not set
+# CONFIG_SYSFS_DEPRECATED is not set
+# CONFIG_RELAY is not set
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_INITRAMFS_SOURCE="../rootfs"
+CONFIG_INITRAMFS_ROOT_UID=0
+CONFIG_INITRAMFS_ROOT_GID=0
+CONFIG_RD_GZIP=y
+# CONFIG_RD_BZIP2 is not set
+# CONFIG_RD_LZMA is not set
+# CONFIG_RD_XZ is not set
+# CONFIG_RD_LZO is not set
+# CONFIG_RD_LZ4 is not set
+CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE=y
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+CONFIG_SYSCTL=y
+CONFIG_ANON_INODES=y
+CONFIG_HAVE_UID16=y
+CONFIG_BPF=y
+# CONFIG_EXPERT is not set
+CONFIG_UID16=y
+CONFIG_MULTIUSER=y
+# CONFIG_SGETMASK_SYSCALL is not set
+CONFIG_SYSFS_SYSCALL=y
+# CONFIG_SYSCTL_SYSCALL is not set
+CONFIG_KALLSYMS=y
+CONFIG_PRINTK=y
+CONFIG_BUG=y
+CONFIG_ELF_CORE=y
+CONFIG_BASE_FULL=y
+CONFIG_FUTEX=y
+CONFIG_EPOLL=y
+CONFIG_SIGNALFD=y
+CONFIG_TIMERFD=y
+CONFIG_EVENTFD=y
+# CONFIG_BPF_SYSCALL is not set
+CONFIG_SHMEM=y
+CONFIG_AIO=y
+CONFIG_ADVISE_SYSCALLS=y
+# CONFIG_USERFAULTFD is not set
+CONFIG_MEMBARRIER=y
+# CONFIG_EMBEDDED is not set
+CONFIG_HAVE_PERF_EVENTS=y
+CONFIG_PERF_USE_VMALLOC=y
+
+#
+# Kernel Performance Events And Counters
+#
+# CONFIG_PERF_EVENTS is not set
+CONFIG_VM_EVENT_COUNTERS=y
+CONFIG_SLUB_DEBUG=y
+# CONFIG_COMPAT_BRK is not set
+# CONFIG_SLAB is not set
+CONFIG_SLUB=y
+# CONFIG_SYSTEM_DATA_VERIFICATION is not set
+# CONFIG_PROFILING is not set
+CONFIG_KEXEC_CORE=y
+CONFIG_HAVE_OPROFILE=y
+# CONFIG_KPROBES is not set
+# CONFIG_JUMP_LABEL is not set
+# CONFIG_UPROBES is not set
+# CONFIG_HAVE_64BIT_ALIGNED_ACCESS is not set
+CONFIG_ARCH_USE_BUILTIN_BSWAP=y
+CONFIG_HAVE_KPROBES=y
+CONFIG_HAVE_KRETPROBES=y
+CONFIG_HAVE_OPTPROBES=y
+CONFIG_HAVE_ARCH_TRACEHOOK=y
+CONFIG_HAVE_DMA_ATTRS=y
+CONFIG_HAVE_DMA_CONTIGUOUS=y
+CONFIG_GENERIC_SMP_IDLE_THREAD=y
+CONFIG_GENERIC_IDLE_POLL_SETUP=y
+CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
+CONFIG_HAVE_CLK=y
+CONFIG_HAVE_DMA_API_DEBUG=y
+CONFIG_HAVE_PERF_REGS=y
+CONFIG_HAVE_PERF_USER_STACK_DUMP=y
+CONFIG_HAVE_ARCH_JUMP_LABEL=y
+CONFIG_ARCH_WANT_IPC_PARSE_VERSION=y
+CONFIG_HAVE_CC_STACKPROTECTOR=y
+# CONFIG_CC_STACKPROTECTOR is not set
+CONFIG_CC_STACKPROTECTOR_NONE=y
+# CONFIG_CC_STACKPROTECTOR_REGULAR is not set
+# CONFIG_CC_STACKPROTECTOR_STRONG is not set
+CONFIG_HAVE_CONTEXT_TRACKING=y
+CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y
+CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y
+CONFIG_HAVE_MOD_ARCH_SPECIFIC=y
+CONFIG_MODULES_USE_ELF_REL=y
+CONFIG_ARCH_HAS_ELF_RANDOMIZE=y
+CONFIG_CLONE_BACKWARDS=y
+CONFIG_OLD_SIGSUSPEND3=y
+CONFIG_OLD_SIGACTION=y
+
+#
+# GCOV-based kernel profiling
+#
+# CONFIG_GCOV_KERNEL is not set
+CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y
+CONFIG_HAVE_GENERIC_DMA_COHERENT=y
+CONFIG_SLABINFO=y
+CONFIG_RT_MUTEXES=y
+CONFIG_BASE_SMALL=0
+CONFIG_MODULES=y
+# CONFIG_MODULE_FORCE_LOAD is not set
+CONFIG_MODULE_UNLOAD=y
+# CONFIG_MODULE_FORCE_UNLOAD is not set
+# CONFIG_MODVERSIONS is not set
+# CONFIG_MODULE_SRCVERSION_ALL is not set
+# CONFIG_MODULE_SIG is not set
+# CONFIG_MODULE_COMPRESS is not set
+CONFIG_BLOCK=y
+CONFIG_LBDAF=y
+CONFIG_BLK_DEV_BSG=y
+# CONFIG_BLK_DEV_BSGLIB is not set
+# CONFIG_BLK_DEV_INTEGRITY is not set
+# CONFIG_BLK_CMDLINE_PARSER is not set
+
+#
+# Partition Types
+#
+# CONFIG_PARTITION_ADVANCED is not set
+CONFIG_MSDOS_PARTITION=y
+CONFIG_EFI_PARTITION=y
+
+#
+# IO Schedulers
+#
+CONFIG_IOSCHED_NOOP=y
+# CONFIG_IOSCHED_DEADLINE is not set
+# CONFIG_IOSCHED_CFQ is not set
+CONFIG_DEFAULT_NOOP=y
+CONFIG_DEFAULT_IOSCHED="noop"
+CONFIG_UNINLINE_SPIN_UNLOCK=y
+CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y
+# CONFIG_FREEZER is not set
+
+#
+# System Type
+#
+CONFIG_MMU=y
+# CONFIG_ARCH_MULTIPLATFORM is not set
+# CONFIG_ARCH_REALVIEW is not set
+# CONFIG_ARCH_VERSATILE is not set
+# CONFIG_ARCH_CLPS711X is not set
+# CONFIG_ARCH_GEMINI is not set
+# CONFIG_ARCH_EBSA110 is not set
+# CONFIG_ARCH_EP93XX is not set
+# CONFIG_ARCH_FOOTBRIDGE is not set
+# CONFIG_ARCH_NETX is not set
+# CONFIG_ARCH_IOP13XX is not set
+# CONFIG_ARCH_IOP32X is not set
+# CONFIG_ARCH_IOP33X is not set
+# CONFIG_ARCH_IXP4XX is not set
+# CONFIG_ARCH_DOVE is not set
+# CONFIG_ARCH_MV78XX0 is not set
+# CONFIG_ARCH_ORION5X is not set
+# CONFIG_ARCH_MMP is not set
+# CONFIG_ARCH_KS8695 is not set
+# CONFIG_ARCH_W90X900 is not set
+CONFIG_ARCH_NUC980=y
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_PXA is not set
+# CONFIG_ARCH_RPC is not set
+# CONFIG_ARCH_SA1100 is not set
+# CONFIG_ARCH_S3C24XX is not set
+# CONFIG_ARCH_S3C64XX is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_ARCH_OMAP1 is not set
+CONFIG_CPU_NUC980=y
+
+#
+# NUC980 Machines
+#
+CONFIG_MACH_NUC980=y
+# CONFIG_BOARD_NUC980 is not set
+# CONFIG_BOARD_ETH2UART is not set
+# CONFIG_BOARD_IOT is not set
+CONFIG_BOARD_USB8P=y
+# CONFIG_NUC980_FIQ is not set
+
+#
+# Processor Type
+#
+CONFIG_CPU_ARM926T=y
+CONFIG_CPU_32v5=y
+CONFIG_CPU_ABRT_EV5TJ=y
+CONFIG_CPU_PABRT_LEGACY=y
+CONFIG_CPU_CACHE_VIVT=y
+CONFIG_CPU_COPY_V4WB=y
+CONFIG_CPU_TLB_V4WBI=y
+CONFIG_CPU_CP15=y
+CONFIG_CPU_CP15_MMU=y
+CONFIG_CPU_USE_DOMAINS=y
+
+#
+# Processor Features
+#
+# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set
+CONFIG_ARM_THUMB=y
+# CONFIG_CPU_ICACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_DISABLE is not set
+# CONFIG_CPU_DCACHE_WRITETHROUGH is not set
+# CONFIG_CPU_CACHE_ROUND_ROBIN is not set
+CONFIG_NEED_KUSER_HELPERS=y
+CONFIG_KUSER_HELPERS=y
+# CONFIG_CACHE_L2X0 is not set
+CONFIG_ARM_L1_CACHE_SHIFT=5
+# CONFIG_ARM_KERNMEM_PERMS is not set
+
+#
+# Bus support
+#
+# CONFIG_PCI_DOMAINS_GENERIC is not set
+# CONFIG_PCI_SYSCALL is not set
+# CONFIG_PCCARD is not set
+
+#
+# Kernel Features
+#
+CONFIG_VMSPLIT_3G=y
+# CONFIG_VMSPLIT_3G_OPT is not set
+# CONFIG_VMSPLIT_2G is not set
+# CONFIG_VMSPLIT_1G is not set
+CONFIG_PAGE_OFFSET=0xC0000000
+CONFIG_ARCH_NR_GPIO=0
+# CONFIG_PREEMPT_NONE is not set
+# CONFIG_PREEMPT_VOLUNTARY is not set
+CONFIG_PREEMPT=y
+CONFIG_PREEMPT_COUNT=y
+CONFIG_HZ_FIXED=0
+CONFIG_HZ_100=y
+# CONFIG_HZ_200 is not set
+# CONFIG_HZ_250 is not set
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_500 is not set
+# CONFIG_HZ_1000 is not set
+CONFIG_HZ=100
+CONFIG_SCHED_HRTICK=y
+CONFIG_AEABI=y
+CONFIG_OABI_COMPAT=y
+# CONFIG_ARCH_SPARSEMEM_DEFAULT is not set
+# CONFIG_ARCH_SELECT_MEMORY_MODEL is not set
+CONFIG_HAVE_ARCH_PFN_VALID=y
+# CONFIG_HIGHMEM is not set
+# CONFIG_CPU_SW_DOMAIN_PAN is not set
+CONFIG_ARCH_WANT_GENERAL_HUGETLB=y
+# CONFIG_ARM_MODULE_PLTS is not set
+CONFIG_FLATMEM=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+CONFIG_HAVE_MEMBLOCK=y
+CONFIG_NO_BOOTMEM=y
+# CONFIG_HAVE_BOOTMEM_INFO_NODE is not set
+CONFIG_SPLIT_PTLOCK_CPUS=999999
+CONFIG_COMPACTION=y
+CONFIG_MIGRATION=y
+# CONFIG_PHYS_ADDR_T_64BIT is not set
+CONFIG_ZONE_DMA_FLAG=0
+# CONFIG_KSM is not set
+CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
+CONFIG_NEED_PER_CPU_KM=y
+# CONFIG_CLEANCACHE is not set
+# CONFIG_CMA is not set
+# CONFIG_ZPOOL is not set
+# CONFIG_ZBUD is not set
+# CONFIG_ZSMALLOC is not set
+# CONFIG_IDLE_PAGE_TRACKING is not set
+CONFIG_FORCE_MAX_ZONEORDER=11
+CONFIG_ALIGNMENT_TRAP=y
+# CONFIG_UACCESS_WITH_MEMCPY is not set
+# CONFIG_SECCOMP is not set
+CONFIG_SWIOTLB=y
+CONFIG_IOMMU_HELPER=y
+
+#
+# Boot options
+#
+# CONFIG_USE_OF is not set
+CONFIG_ATAGS=y
+# CONFIG_DEPRECATED_PARAM_STRUCT is not set
+CONFIG_ZBOOT_ROM_TEXT=0
+CONFIG_ZBOOT_ROM_BSS=0
+CONFIG_CMDLINE="root=/dev/ram0 console=ttyS0,115200n8 rdinit=/sbin/init mem=64M"
+CONFIG_CMDLINE_FROM_BOOTLOADER=y
+# CONFIG_CMDLINE_EXTEND is not set
+# CONFIG_CMDLINE_FORCE is not set
+# CONFIG_XIP_KERNEL is not set
+CONFIG_KEXEC=y
+# CONFIG_ATAGS_PROC is not set
+# CONFIG_CRASH_DUMP is not set
+CONFIG_AUTO_ZRELADDR=y
+
+#
+# CPU Power Management
+#
+
+#
+# CPU Frequency scaling
+#
+# CONFIG_CPU_FREQ is not set
+
+#
+# CPU Idle
+#
+# CONFIG_CPU_IDLE is not set
+# CONFIG_ARCH_NEEDS_CPU_IDLE_COUPLED is not set
+
+#
+# Floating point emulation
+#
+
+#
+# At least one emulation must be selected
+#
+CONFIG_FPE_NWFPE=y
+# CONFIG_FPE_NWFPE_XP is not set
+# CONFIG_FPE_FASTFPE is not set
+# CONFIG_VFP is not set
+
+#
+# Userspace binary formats
+#
+CONFIG_BINFMT_ELF=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_SCRIPT=y
+# CONFIG_HAVE_AOUT is not set
+# CONFIG_BINFMT_MISC is not set
+CONFIG_COREDUMP=y
+
+#
+# Power management options
+#
+# CONFIG_SUSPEND is not set
+# CONFIG_PM is not set
+CONFIG_ARCH_SUSPEND_POSSIBLE=y
+# CONFIG_ARM_CPU_SUSPEND is not set
+CONFIG_ARCH_HIBERNATION_POSSIBLE=y
+CONFIG_NET=y
+
+#
+# Networking options
+#
+CONFIG_PACKET=y
+CONFIG_PACKET_DIAG=y
+CONFIG_UNIX=y
+CONFIG_UNIX_DIAG=y
+# CONFIG_XFRM_USER is not set
+# CONFIG_NET_KEY is not set
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+# CONFIG_IP_ADVANCED_ROUTER is not set
+# CONFIG_IP_PNP is not set
+# CONFIG_NET_IPIP is not set
+# CONFIG_NET_IPGRE_DEMUX is not set
+# CONFIG_NET_IP_TUNNEL is not set
+# CONFIG_IP_MROUTE is not set
+# CONFIG_SYN_COOKIES is not set
+# CONFIG_NET_UDP_TUNNEL is not set
+# CONFIG_NET_FOU is not set
+# CONFIG_INET_AH is not set
+# CONFIG_INET_ESP is not set
+# CONFIG_INET_IPCOMP is not set
+# CONFIG_INET_XFRM_TUNNEL is not set
+# CONFIG_INET_TUNNEL is not set
+# CONFIG_INET_XFRM_MODE_TRANSPORT is not set
+# CONFIG_INET_XFRM_MODE_TUNNEL is not set
+# CONFIG_INET_XFRM_MODE_BEET is not set
+# CONFIG_INET_LRO is not set
+# CONFIG_INET_DIAG is not set
+# CONFIG_TCP_CONG_ADVANCED is not set
+CONFIG_TCP_CONG_CUBIC=y
+CONFIG_DEFAULT_TCP_CONG="cubic"
+# CONFIG_TCP_MD5SIG is not set
+# CONFIG_IPV6 is not set
+# CONFIG_NETWORK_SECMARK is not set
+# CONFIG_NET_PTP_CLASSIFY is not set
+# CONFIG_NETWORK_PHY_TIMESTAMPING is not set
+# CONFIG_NETFILTER is not set
+# CONFIG_IP_DCCP is not set
+# CONFIG_IP_SCTP is not set
+# CONFIG_RDS is not set
+# CONFIG_TIPC is not set
+# CONFIG_ATM is not set
+# CONFIG_L2TP is not set
+# CONFIG_BRIDGE is not set
+CONFIG_HAVE_NET_DSA=y
+# CONFIG_NET_DSA is not set
+# CONFIG_VLAN_8021Q is not set
+# CONFIG_DECNET is not set
+# CONFIG_LLC2 is not set
+# CONFIG_IPX is not set
+# CONFIG_ATALK is not set
+# CONFIG_X25 is not set
+# CONFIG_LAPB is not set
+# CONFIG_PHONET is not set
+# CONFIG_IEEE802154 is not set
+# CONFIG_NET_SCHED is not set
+# CONFIG_DCB is not set
+# CONFIG_BATMAN_ADV is not set
+# CONFIG_OPENVSWITCH is not set
+# CONFIG_VSOCKETS is not set
+# CONFIG_NETLINK_DIAG is not set
+# CONFIG_MPLS is not set
+# CONFIG_HSR is not set
+# CONFIG_NET_SWITCHDEV is not set
+# CONFIG_NET_L3_MASTER_DEV is not set
+CONFIG_NET_RX_BUSY_POLL=y
+CONFIG_BQL=y
+# CONFIG_BPF_JIT is not set
+
+#
+# Network testing
+#
+# CONFIG_NET_PKTGEN is not set
+# CONFIG_HAMRADIO is not set
+# CONFIG_CAN is not set
+# CONFIG_IRDA is not set
+# CONFIG_BT is not set
+# CONFIG_AF_RXRPC is not set
+# CONFIG_WIRELESS is not set
+# CONFIG_WIMAX is not set
+# CONFIG_RFKILL is not set
+# CONFIG_NET_9P is not set
+# CONFIG_CAIF is not set
+# CONFIG_CEPH_LIB is not set
+# CONFIG_NFC is not set
+# CONFIG_LWTUNNEL is not set
+# CONFIG_DST_CACHE is not set
+CONFIG_HAVE_BPF_JIT=y
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_UEVENT_HELPER=y
+CONFIG_UEVENT_HELPER_PATH="/sbin/hotplug"
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+# CONFIG_STANDALONE is not set
+# CONFIG_PREVENT_FIRMWARE_BUILD is not set
+CONFIG_FW_LOADER=y
+# CONFIG_FIRMWARE_IN_KERNEL is not set
+CONFIG_EXTRA_FIRMWARE=""
+# CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set
+CONFIG_ALLOW_DEV_COREDUMP=y
+# CONFIG_SYS_HYPERVISOR is not set
+# CONFIG_GENERIC_CPU_DEVICES is not set
+# CONFIG_DMA_SHARED_BUFFER is not set
+CONFIG_FMI_NUC980=y
+CONFIG_NUC980_FMI_MTD_NAND=y
+# CONFIG_NUC980_FMI_SD0 is not set
+
+#
+# Bus devices
+#
+# CONFIG_BRCMSTB_GISB_ARB is not set
+# CONFIG_CONNECTOR is not set
+CONFIG_MTD=y
+# CONFIG_MTD_TESTS is not set
+# CONFIG_MTD_REDBOOT_PARTS is not set
+# CONFIG_MTD_CMDLINE_PARTS is not set
+# CONFIG_MTD_AFS_PARTS is not set
+# CONFIG_MTD_AR7_PARTS is not set
+
+#
+# User Modules And Translation Layers
+#
+CONFIG_MTD_BLKDEVS=y
+CONFIG_MTD_BLOCK=y
+# CONFIG_FTL is not set
+# CONFIG_NFTL is not set
+# CONFIG_INFTL is not set
+# CONFIG_RFD_FTL is not set
+# CONFIG_SSFDC is not set
+# CONFIG_SM_FTL is not set
+# CONFIG_MTD_OOPS is not set
+# CONFIG_MTD_PARTITIONED_MASTER is not set
+
+#
+# RAM/ROM/Flash chip drivers
+#
+# CONFIG_MTD_CFI is not set
+# CONFIG_MTD_JEDECPROBE is not set
+CONFIG_MTD_MAP_BANK_WIDTH_1=y
+CONFIG_MTD_MAP_BANK_WIDTH_2=y
+CONFIG_MTD_MAP_BANK_WIDTH_4=y
+# CONFIG_MTD_MAP_BANK_WIDTH_8 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_16 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_32 is not set
+CONFIG_MTD_CFI_I1=y
+CONFIG_MTD_CFI_I2=y
+# CONFIG_MTD_CFI_I4 is not set
+# CONFIG_MTD_CFI_I8 is not set
+# CONFIG_MTD_RAM is not set
+# CONFIG_MTD_ROM is not set
+# CONFIG_MTD_ABSENT is not set
+
+#
+# Mapping drivers for chip access
+#
+# CONFIG_MTD_COMPLEX_MAPPINGS is not set
+# CONFIG_MTD_PLATRAM is not set
+
+#
+# Self-contained MTD device drivers
+#
+# CONFIG_MTD_SLRAM is not set
+# CONFIG_MTD_PHRAM is not set
+# CONFIG_MTD_MTDRAM is not set
+# CONFIG_MTD_BLOCK2MTD is not set
+
+#
+# Disk-On-Chip Device Drivers
+#
+# CONFIG_MTD_DOCG3 is not set
+CONFIG_MTD_NAND_ECC=y
+# CONFIG_MTD_NAND_ECC_SMC is not set
+CONFIG_MTD_NAND=y
+# CONFIG_MTD_NAND_ECC_BCH is not set
+# CONFIG_MTD_SM_COMMON is not set
+# CONFIG_MTD_NAND_DENALI_DT is not set
+# CONFIG_MTD_NAND_GPIO is not set
+# CONFIG_MTD_NAND_OMAP_BCH_BUILD is not set
+CONFIG_MTD_NAND_IDS=y
+# CONFIG_MTD_NAND_DISKONCHIP is not set
+# CONFIG_MTD_NAND_DOCG4 is not set
+# CONFIG_MTD_NAND_NANDSIM is not set
+# CONFIG_MTD_NAND_BRCMNAND is not set
+# CONFIG_MTD_NAND_PLATFORM is not set
+CONFIG_MTD_NAND_NUC980=y
+# CONFIG_MTD_NAND_HISI504 is not set
+# CONFIG_MTD_ONENAND is not set
+
+#
+# LPDDR & LPDDR2 PCM memory drivers
+#
+# CONFIG_MTD_LPDDR is not set
+# CONFIG_MTD_LPDDR2_NVM is not set
+# CONFIG_MTD_SPI_NOR is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_OF is not set
+CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y
+# CONFIG_PARPORT is not set
+CONFIG_BLK_DEV=y
+# CONFIG_BLK_DEV_NULL_BLK is not set
+# CONFIG_BLK_DEV_COW_COMMON is not set
+# CONFIG_BLK_DEV_LOOP is not set
+# CONFIG_BLK_DEV_DRBD is not set
+# CONFIG_BLK_DEV_NBD is not set
+CONFIG_BLK_DEV_RAM=y
+CONFIG_BLK_DEV_RAM_COUNT=16
+CONFIG_BLK_DEV_RAM_SIZE=16384
+# CONFIG_CDROM_PKTCDVD is not set
+# CONFIG_ATA_OVER_ETH is not set
+# CONFIG_MG_DISK is not set
+# CONFIG_BLK_DEV_RBD is not set
+
+#
+# Misc devices
+#
+# CONFIG_SENSORS_LIS3LV02D is not set
+# CONFIG_DUMMY_IRQ is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+# CONFIG_SRAM is not set
+# CONFIG_NUC980_ETIMER is not set
+# CONFIG_NUC980_QSPI0_SLAVE is not set
+# CONFIG_NUC980_SPI0_SLAVE is not set
+# CONFIG_NUC980_SPI1_SLAVE is not set
+# CONFIG_NUC980_SC is not set
+# CONFIG_NUC980_EBI is not set
+# CONFIG_C2PORT is not set
+
+#
+# EEPROM support
+#
+# CONFIG_EEPROM_93CX6 is not set
+
+#
+# Texas Instruments shared transport line discipline
+#
+# CONFIG_TI_ST is not set
+
+#
+# Altera FPGA firmware download module
+#
+
+#
+# Intel MIC Bus Driver
+#
+
+#
+# SCIF Bus Driver
+#
+
+#
+# Intel MIC Host Driver
+#
+
+#
+# Intel MIC Card Driver
+#
+
+#
+# SCIF Driver
+#
+
+#
+# Intel MIC Coprocessor State Management (COSM) Drivers
+#
+# CONFIG_ECHO is not set
+# CONFIG_CXL_BASE is not set
+# CONFIG_CXL_KERNEL_API is not set
+# CONFIG_CXL_EEH is not set
+
+#
+# SCSI device support
+#
+CONFIG_SCSI_MOD=y
+# CONFIG_RAID_ATTRS is not set
+CONFIG_SCSI=y
+CONFIG_SCSI_DMA=y
+# CONFIG_SCSI_NETLINK is not set
+# CONFIG_SCSI_MQ_DEFAULT is not set
+# CONFIG_SCSI_PROC_FS is not set
+
+#
+# SCSI support type (disk, tape, CD-ROM)
+#
+CONFIG_BLK_DEV_SD=y
+# CONFIG_CHR_DEV_ST is not set
+# CONFIG_CHR_DEV_OSST is not set
+# CONFIG_BLK_DEV_SR is not set
+# CONFIG_CHR_DEV_SG is not set
+# CONFIG_CHR_DEV_SCH is not set
+# CONFIG_SCSI_CONSTANTS is not set
+# CONFIG_SCSI_LOGGING is not set
+# CONFIG_SCSI_SCAN_ASYNC is not set
+
+#
+# SCSI Transports
+#
+# CONFIG_SCSI_SPI_ATTRS is not set
+# CONFIG_SCSI_FC_ATTRS is not set
+# CONFIG_SCSI_ISCSI_ATTRS is not set
+# CONFIG_SCSI_SAS_ATTRS is not set
+# CONFIG_SCSI_SAS_LIBSAS is not set
+# CONFIG_SCSI_SRP_ATTRS is not set
+# CONFIG_SCSI_LOWLEVEL is not set
+# CONFIG_SCSI_DH is not set
+# CONFIG_SCSI_OSD_INITIATOR is not set
+# CONFIG_ATA is not set
+# CONFIG_MD is not set
+# CONFIG_TARGET_CORE is not set
+CONFIG_NETDEVICES=y
+CONFIG_MII=y
+CONFIG_NET_CORE=y
+# CONFIG_BONDING is not set
+CONFIG_DUMMY=y
+# CONFIG_EQUALIZER is not set
+# CONFIG_NET_TEAM is not set
+# CONFIG_MACVLAN is not set
+# CONFIG_VXLAN is not set
+# CONFIG_NETCONSOLE is not set
+# CONFIG_NETPOLL is not set
+# CONFIG_NET_POLL_CONTROLLER is not set
+# CONFIG_TUN is not set
+# CONFIG_TUN_VNET_CROSS_LE is not set
+# CONFIG_VETH is not set
+# CONFIG_NLMON is not set
+
+#
+# CAIF transport drivers
+#
+
+#
+# Distributed Switch Architecture drivers
+#
+# CONFIG_NET_DSA_MV88E6XXX is not set
+# CONFIG_NET_DSA_MV88E6XXX_NEED_PPU is not set
+CONFIG_ETHERNET=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_NET_VENDOR_ARC is not set
+# CONFIG_NET_VENDOR_AURORA is not set
+# CONFIG_NET_CADENCE is not set
+# CONFIG_NET_VENDOR_BROADCOM is not set
+# CONFIG_NET_VENDOR_CIRRUS is not set
+# CONFIG_DM9000 is not set
+# CONFIG_DNET is not set
+# CONFIG_NET_VENDOR_EZCHIP is not set
+# CONFIG_NET_VENDOR_FARADAY is not set
+# CONFIG_NET_VENDOR_INTEL is not set
+# CONFIG_NET_VENDOR_MARVELL is not set
+# CONFIG_NET_VENDOR_MICREL is not set
+# CONFIG_NET_VENDOR_NATSEMI is not set
+CONFIG_NET_VENDOR_NUVOTON=y
+CONFIG_NUC980_ETH0=y
+# CONFIG_NUC980_ETH1 is not set
+# CONFIG_ETHOC is not set
+# CONFIG_NET_VENDOR_QUALCOMM is not set
+# CONFIG_NET_VENDOR_RENESAS is not set
+# CONFIG_NET_VENDOR_ROCKER is not set
+# CONFIG_NET_VENDOR_SAMSUNG is not set
+# CONFIG_NET_VENDOR_SEEQ is not set
+# CONFIG_NET_VENDOR_SMSC is not set
+# CONFIG_NET_VENDOR_STMICRO is not set
+# CONFIG_NET_VENDOR_SYNOPSYS is not set
+# CONFIG_NET_VENDOR_VIA is not set
+# CONFIG_NET_VENDOR_WIZNET is not set
+CONFIG_PHYLIB=y
+
+#
+# MII PHY device drivers
+#
+# CONFIG_AQUANTIA_PHY is not set
+# CONFIG_AT803X_PHY is not set
+# CONFIG_AMD_PHY is not set
+# CONFIG_MARVELL_PHY is not set
+# CONFIG_DAVICOM_PHY is not set
+# CONFIG_QSEMI_PHY is not set
+# CONFIG_LXT_PHY is not set
+# CONFIG_CICADA_PHY is not set
+# CONFIG_VITESSE_PHY is not set
+# CONFIG_TERANETICS_PHY is not set
+# CONFIG_SMSC_PHY is not set
+# CONFIG_BROADCOM_PHY is not set
+# CONFIG_BCM7XXX_PHY is not set
+# CONFIG_BCM87XX_PHY is not set
+CONFIG_ICPLUS_PHY=y
+# CONFIG_REALTEK_PHY is not set
+# CONFIG_NATIONAL_PHY is not set
+# CONFIG_STE10XP is not set
+# CONFIG_LSI_ET1011C_PHY is not set
+# CONFIG_MICREL_PHY is not set
+# CONFIG_DP83848_PHY is not set
+# CONFIG_DP83867_PHY is not set
+# CONFIG_MICROCHIP_PHY is not set
+# CONFIG_FIXED_PHY is not set
+# CONFIG_MDIO_BITBANG is not set
+# CONFIG_MDIO_BCM_UNIMAC is not set
+# CONFIG_PPP is not set
+# CONFIG_SLIP is not set
+# CONFIG_USB_NET_DRIVERS is not set
+# CONFIG_WLAN is not set
+
+#
+# Enable WiMAX (Networking options) to see the WiMAX drivers
+#
+# CONFIG_WAN is not set
+# CONFIG_ISDN is not set
+# CONFIG_NVM is not set
+
+#
+# Input device support
+#
+CONFIG_INPUT=y
+# CONFIG_INPUT_FF_MEMLESS is not set
+# CONFIG_INPUT_POLLDEV is not set
+# CONFIG_INPUT_SPARSEKMAP is not set
+# CONFIG_INPUT_MATRIXKMAP is not set
+
+#
+# Userland interfaces
+#
+# CONFIG_INPUT_MOUSEDEV is not set
+# CONFIG_INPUT_JOYDEV is not set
+# CONFIG_INPUT_EVDEV is not set
+# CONFIG_INPUT_EVBUG is not set
+
+#
+# Input Device Drivers
+#
+# CONFIG_INPUT_KEYBOARD is not set
+# CONFIG_INPUT_MOUSE is not set
+# CONFIG_INPUT_JOYSTICK is not set
+# CONFIG_INPUT_TABLET is not set
+# CONFIG_INPUT_TOUCHSCREEN is not set
+# CONFIG_INPUT_MISC is not set
+
+#
+# Hardware I/O ports
+#
+# CONFIG_SERIO is not set
+# CONFIG_GAMEPORT is not set
+
+#
+# Character devices
+#
+CONFIG_TTY=y
+CONFIG_VT=y
+CONFIG_CONSOLE_TRANSLATIONS=y
+CONFIG_VT_CONSOLE=y
+CONFIG_HW_CONSOLE=y
+CONFIG_VT_HW_CONSOLE_BINDING=y
+CONFIG_UNIX98_PTYS=y
+CONFIG_DEVPTS_MULTIPLE_INSTANCES=y
+CONFIG_LEGACY_PTYS=y
+CONFIG_LEGACY_PTY_COUNT=256
+# CONFIG_SERIAL_NONSTANDARD is not set
+# CONFIG_N_GSM is not set
+# CONFIG_TRACE_SINK is not set
+CONFIG_LDISC_AUTOLOAD=y
+CONFIG_DEVMEM=y
+CONFIG_DEVKMEM=y
+
+#
+# Serial drivers
+#
+# CONFIG_SERIAL_8250 is not set
+
+#
+# Non-8250 serial port support
+#
+CONFIG_SERIAL_NUC980=y
+CONFIG_SERIAL_NUC980_CONSOLE=y
+# CONFIG_NUC980_UART1 is not set
+# CONFIG_NUC980_UART2 is not set
+# CONFIG_NUC980_UART3 is not set
+# CONFIG_NUC980_UART4 is not set
+# CONFIG_NUC980_UART5 is not set
+# CONFIG_NUC980_UART6 is not set
+# CONFIG_NUC980_UART7 is not set
+# CONFIG_NUC980_UART8 is not set
+# CONFIG_NUC980_UART9 is not set
+# CONFIG_SCUART_NUC980 is not set
+# CONFIG_SERIAL_EARLYCON_ARM_SEMIHOST is not set
+# CONFIG_SERIAL_UARTLITE is not set
+CONFIG_SERIAL_CORE=y
+CONFIG_SERIAL_CORE_CONSOLE=y
+# CONFIG_SERIAL_SCCNXP is not set
+# CONFIG_SERIAL_BCM63XX is not set
+# CONFIG_SERIAL_ALTERA_JTAGUART is not set
+# CONFIG_SERIAL_ALTERA_UART is not set
+# CONFIG_SERIAL_ARC is not set
+# CONFIG_SERIAL_FSL_LPUART is not set
+# CONFIG_SERIAL_ST_ASC is not set
+# CONFIG_SERIAL_STM32 is not set
+# CONFIG_HVC_DCC is not set
+# CONFIG_IPMI_HANDLER is not set
+# CONFIG_HW_RANDOM is not set
+# CONFIG_RAW_DRIVER is not set
+# CONFIG_TCG_TPM is not set
+
+#
+# I2C support
+#
+# CONFIG_I2C is not set
+# CONFIG_SPI is not set
+# CONFIG_SPMI is not set
+# CONFIG_HSI is not set
+
+#
+# PPS support
+#
+# CONFIG_PPS is not set
+
+#
+# PPS generators support
+#
+
+#
+# PTP clock support
+#
+# CONFIG_PTP_1588_CLOCK is not set
+
+#
+# Enable PHYLIB and NETWORK_PHY_TIMESTAMPING to see the additional clocks.
+#
+CONFIG_PINCTRL=y
+
+#
+# Pin controllers
+#
+CONFIG_PINMUX=y
+CONFIG_PINCONF=y
+# CONFIG_PINCTRL_AMD is not set
+CONFIG_PINCTRL_NUC980=y
+CONFIG_ARCH_HAVE_CUSTOM_GPIO_H=y
+CONFIG_ARCH_REQUIRE_GPIOLIB=y
+CONFIG_GPIOLIB=y
+CONFIG_GPIO_DEVRES=y
+CONFIG_GPIO_SYSFS=y
+
+#
+# Memory mapped GPIO drivers
+#
+CONFIG_GPIO_NUC980=y
+# CONFIG_GPIO_NUC980_EINT_WKUP is not set
+# CONFIG_GPIO_DWAPB is not set
+# CONFIG_GPIO_GENERIC_PLATFORM is not set
+# CONFIG_GPIO_ZX is not set
+
+#
+# MFD GPIO expanders
+#
+
+#
+# USB GPIO expanders
+#
+# CONFIG_W1 is not set
+# CONFIG_POWER_SUPPLY is not set
+# CONFIG_POWER_AVS is not set
+# CONFIG_HWMON is not set
+# CONFIG_THERMAL is not set
+# CONFIG_WATCHDOG is not set
+CONFIG_SSB_POSSIBLE=y
+
+#
+# Sonics Silicon Backplane
+#
+# CONFIG_SSB is not set
+CONFIG_BCMA_POSSIBLE=y
+
+#
+# Broadcom specific AMBA
+#
+# CONFIG_BCMA is not set
+
+#
+# Multifunction device drivers
+#
+# CONFIG_MFD_CORE is not set
+# CONFIG_MFD_CROS_EC is not set
+# CONFIG_MFD_ASIC3 is not set
+# CONFIG_MFD_DLN2 is not set
+# CONFIG_HTC_EGPIO is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_MFD_KEMPLD is not set
+# CONFIG_MFD_MT6397 is not set
+# CONFIG_MFD_VIPERBOARD is not set
+# CONFIG_MFD_PM8921_CORE is not set
+# CONFIG_MFD_RTSX_USB is not set
+# CONFIG_MFD_SM501 is not set
+# CONFIG_ABX500_CORE is not set
+# CONFIG_MFD_SYSCON is not set
+# CONFIG_MFD_TI_AM335X_TSCADC is not set
+# CONFIG_MFD_TPS65912 is not set
+# CONFIG_MFD_TMIO is not set
+# CONFIG_MFD_T7L66XB is not set
+# CONFIG_MFD_TC6387XB is not set
+# CONFIG_MFD_TC6393XB is not set
+# CONFIG_REGULATOR is not set
+# CONFIG_MEDIA_SUPPORT is not set
+
+#
+# Graphics support
+#
+# CONFIG_DRM is not set
+
+#
+# Frame buffer Devices
+#
+# CONFIG_FB is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+# CONFIG_VGASTATE is not set
+
+#
+# Console display driver support
+#
+CONFIG_DUMMY_CONSOLE=y
+# CONFIG_SOUND is not set
+
+#
+# HID support
+#
+CONFIG_HID=y
+# CONFIG_HID_BATTERY_STRENGTH is not set
+# CONFIG_HIDRAW is not set
+# CONFIG_UHID is not set
+# CONFIG_HID_GENERIC is not set
+
+#
+# Special HID drivers
+#
+CONFIG_HID_A4TECH=y
+# CONFIG_HID_ACRUX is not set
+CONFIG_HID_APPLE=y
+# CONFIG_HID_APPLEIR is not set
+# CONFIG_HID_AUREAL is not set
+CONFIG_HID_BELKIN=y
+# CONFIG_HID_BETOP_FF is not set
+CONFIG_HID_CHERRY=y
+CONFIG_HID_CHICONY=y
+CONFIG_HID_CYPRESS=y
+# CONFIG_HID_DRAGONRISE is not set
+# CONFIG_HID_EMS_FF is not set
+# CONFIG_HID_ELECOM is not set
+# CONFIG_HID_ELO is not set
+CONFIG_HID_EZKEY=y
+# CONFIG_HID_GEMBIRD is not set
+# CONFIG_HID_GFRM is not set
+# CONFIG_HID_HOLTEK is not set
+# CONFIG_HID_KEYTOUCH is not set
+# CONFIG_HID_KYE is not set
+# CONFIG_HID_UCLOGIC is not set
+# CONFIG_HID_WALTOP is not set
+# CONFIG_HID_GYRATION is not set
+# CONFIG_HID_ICADE is not set
+# CONFIG_HID_TWINHAN is not set
+CONFIG_HID_KENSINGTON=y
+# CONFIG_HID_LCPOWER is not set
+# CONFIG_HID_LENOVO is not set
+CONFIG_HID_LOGITECH=y
+# CONFIG_HID_LOGITECH_HIDPP is not set
+# CONFIG_LOGITECH_FF is not set
+# CONFIG_LOGIRUMBLEPAD2_FF is not set
+# CONFIG_LOGIG940_FF is not set
+# CONFIG_LOGIWHEELS_FF is not set
+# CONFIG_HID_MAGICMOUSE is not set
+CONFIG_HID_MICROSOFT=y
+CONFIG_HID_MONTEREY=y
+# CONFIG_HID_MULTITOUCH is not set
+# CONFIG_HID_NTRIG is not set
+# CONFIG_HID_ORTEK is not set
+# CONFIG_HID_PANTHERLORD is not set
+# CONFIG_HID_PENMOUNT is not set
+# CONFIG_HID_PETALYNX is not set
+# CONFIG_HID_PICOLCD is not set
+# CONFIG_HID_PLANTRONICS is not set
+# CONFIG_HID_PRIMAX is not set
+# CONFIG_HID_ROCCAT is not set
+# CONFIG_HID_SAITEK is not set
+# CONFIG_HID_SAMSUNG is not set
+# CONFIG_HID_SPEEDLINK is not set
+# CONFIG_HID_STEELSERIES is not set
+# CONFIG_HID_SUNPLUS is not set
+# CONFIG_HID_RMI is not set
+# CONFIG_HID_GREENASIA is not set
+# CONFIG_HID_SMARTJOYPLUS is not set
+# CONFIG_HID_TIVO is not set
+# CONFIG_HID_TOPSEED is not set
+# CONFIG_HID_THRUSTMASTER is not set
+# CONFIG_HID_WACOM is not set
+# CONFIG_HID_XINMO is not set
+# CONFIG_HID_ZEROPLUS is not set
+# CONFIG_HID_ZYDACRON is not set
+# CONFIG_HID_SENSOR_HUB is not set
+
+#
+# USB HID support
+#
+CONFIG_USB_HID=y
+# CONFIG_HID_PID is not set
+# CONFIG_USB_HIDDEV is not set
+CONFIG_USB_OHCI_LITTLE_ENDIAN=y
+CONFIG_USB_SUPPORT=y
+CONFIG_USB_COMMON=y
+CONFIG_USB_ARCH_HAS_HCD=y
+CONFIG_USB=y
+# CONFIG_USB_ANNOUNCE_NEW_DEVICES is not set
+
+#
+# Miscellaneous USB options
+#
+CONFIG_USB_DEFAULT_PERSIST=y
+# CONFIG_USB_DYNAMIC_MINORS is not set
+# CONFIG_USB_OTG_WHITELIST is not set
+# CONFIG_USB_ULPI_BUS is not set
+# CONFIG_USB_MON is not set
+# CONFIG_USB_WUSB_CBAF is not set
+
+#
+# USB Host Controller Drivers
+#
+# CONFIG_USB_C67X00_HCD is not set
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+# CONFIG_USB_EHCI_ROOT_HUB_TT is not set
+CONFIG_USB_EHCI_TT_NEWSCHED=y
+CONFIG_USB_NUC980_EHCI=y
+CONFIG_NUC980_USBH_PWREN_OVC_ON=y
+# CONFIG_NUC980_USBH_PWREN_ON is not set
+# CONFIG_NUC980_USBH_OVC_ON is not set
+# CONFIG_NUC980_USBH_PWREN_OVC_OFF is not set
+# CONFIG_USB_NUC980_PM_VBUS_OFF is not set
+# CONFIG_USB_EHCI_HCD_PLATFORM is not set
+# CONFIG_USB_OXU210HP_HCD is not set
+# CONFIG_USB_ISP116X_HCD is not set
+# CONFIG_USB_ISP1362_HCD is not set
+# CONFIG_USB_FOTG210_HCD is not set
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_NUC980_OHCI=y
+CONFIG_USB_NUC980_USBH_LITE0=y
+# CONFIG_LITE0_PB4_PB6 is not set
+CONFIG_LITE0_PB5_PB7=y
+# CONFIG_LITE0_PB10_PB9 is not set
+# CONFIG_LITE0_PD15_PD14 is not set
+CONFIG_USB_NUC980_USBH_LITE1=y
+# CONFIG_LITE1_PE1_PE0 is not set
+CONFIG_LITE1_PF1_PF0=y
+CONFIG_USB_NUC980_USBH_LITE2=y
+# CONFIG_LITE2_PE3_PE2 is not set
+CONFIG_LITE2_PF3_PF2=y
+CONFIG_USB_NUC980_USBH_LITE3=y
+# CONFIG_LITE3_PE5_PE4 is not set
+CONFIG_LITE3_PF5_PF4=y
+CONFIG_USB_NUC980_USBH_LITE4=y
+# CONFIG_LITE4_PE7_PE6 is not set
+# CONFIG_LITE4_PF7_PF6 is not set
+# CONFIG_LITE4_PG10_PA15 is not set
+CONFIG_LITE4_PB13_PF6=y
+CONFIG_USB_NUC980_USBH_LITE5=y
+# CONFIG_LITE5_PE9_PE8 is not set
+CONFIG_LITE5_PF9_PF8=y
+# CONFIG_LITE5_PA14_PA13 is not set
+# CONFIG_LITE5_PB12_PB11 is not set
+# CONFIG_USB_OHCI_HCD_PLATFORM is not set
+# CONFIG_USB_SL811_HCD is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_HCD_TEST_MODE is not set
+
+#
+# USB Device Class drivers
+#
+CONFIG_USB_ACM=y
+# CONFIG_USB_PRINTER is not set
+# CONFIG_USB_WDM is not set
+# CONFIG_USB_TMC is not set
+
+#
+# NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may
+#
+
+#
+# also be needed; see USB_STORAGE Help for more info
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_STORAGE_DEBUG is not set
+# CONFIG_USB_STORAGE_REALTEK is not set
+# CONFIG_USB_STORAGE_DATAFAB is not set
+# CONFIG_USB_STORAGE_FREECOM is not set
+# CONFIG_USB_STORAGE_ISD200 is not set
+# CONFIG_USB_STORAGE_USBAT is not set
+# CONFIG_USB_STORAGE_SDDR09 is not set
+# CONFIG_USB_STORAGE_SDDR55 is not set
+# CONFIG_USB_STORAGE_JUMPSHOT is not set
+# CONFIG_USB_STORAGE_ALAUDA is not set
+# CONFIG_USB_STORAGE_ONETOUCH is not set
+# CONFIG_USB_STORAGE_KARMA is not set
+# CONFIG_USB_STORAGE_CYPRESS_ATACB is not set
+# CONFIG_USB_STORAGE_ENE_UB6250 is not set
+# CONFIG_USB_UAS is not set
+
+#
+# USB Imaging devices
+#
+# CONFIG_USB_MDC800 is not set
+# CONFIG_USB_MICROTEK is not set
+# CONFIG_USBIP_CORE is not set
+# CONFIG_USB_MUSB_HDRC is not set
+# CONFIG_USB_DWC3 is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_CHIPIDEA is not set
+# CONFIG_USB_ISP1760 is not set
+
+#
+# USB port drivers
+#
+# CONFIG_USB_SERIAL is not set
+
+#
+# USB Miscellaneous drivers
+#
+# CONFIG_USB_EMI62 is not set
+# CONFIG_USB_EMI26 is not set
+# CONFIG_USB_ADUTUX is not set
+# CONFIG_USB_SEVSEG is not set
+# CONFIG_USB_RIO500 is not set
+# CONFIG_USB_LEGOTOWER is not set
+# CONFIG_USB_LCD is not set
+# CONFIG_USB_LED is not set
+# CONFIG_USB_CYPRESS_CY7C63 is not set
+# CONFIG_USB_CYTHERM is not set
+# CONFIG_USB_IDMOUSE is not set
+# CONFIG_USB_FTDI_ELAN is not set
+# CONFIG_USB_APPLEDISPLAY is not set
+# CONFIG_USB_SISUSBVGA is not set
+# CONFIG_USB_LD is not set
+# CONFIG_USB_TRANCEVIBRATOR is not set
+# CONFIG_USB_IOWARRIOR is not set
+# CONFIG_USB_TEST is not set
+# CONFIG_USB_EHSET_TEST_FIXTURE is not set
+# CONFIG_USB_ISIGHTFW is not set
+# CONFIG_USB_YUREX is not set
+# CONFIG_USB_EZUSB_FX2 is not set
+# CONFIG_USB_LINK_LAYER_TEST is not set
+
+#
+# USB Physical Layer drivers
+#
+# CONFIG_USB_PHY is not set
+# CONFIG_NOP_USB_XCEIV is not set
+# CONFIG_AM335X_PHY_USB is not set
+# CONFIG_USB_GPIO_VBUS is not set
+# CONFIG_USB_ULPI is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_UWB is not set
+# CONFIG_MMC is not set
+# CONFIG_MEMSTICK is not set
+# CONFIG_NEW_LEDS is not set
+# CONFIG_ACCESSIBILITY is not set
+CONFIG_EDAC_ATOMIC_SCRUB=y
+CONFIG_EDAC_SUPPORT=y
+# CONFIG_EDAC is not set
+CONFIG_RTC_LIB=y
+# CONFIG_RTC_CLASS is not set
+# CONFIG_DMADEVICES is not set
+# CONFIG_AUXDISPLAY is not set
+# CONFIG_UIO is not set
+# CONFIG_VIRT_DRIVERS is not set
+
+#
+# Virtio drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+
+#
+# Microsoft Hyper-V guest support
+#
+# CONFIG_STAGING is not set
+# CONFIG_CHROME_PLATFORMS is not set
+CONFIG_CLKDEV_LOOKUP=y
+CONFIG_HAVE_CLK_PREPARE=y
+CONFIG_HAVE_MACH_CLKDEV=y
+CONFIG_COMMON_CLK=y
+
+#
+# Common Clock Framework
+#
+# CONFIG_COMMON_CLK_PXA is not set
+
+#
+# Hardware Spinlock drivers
+#
+
+#
+# Clock Source drivers
+#
+CONFIG_CLKSRC_MMIO=y
+# CONFIG_ARM_TIMER_SP804 is not set
+# CONFIG_ATMEL_PIT is not set
+# CONFIG_SH_TIMER_CMT is not set
+# CONFIG_SH_TIMER_MTU2 is not set
+# CONFIG_SH_TIMER_TMU is not set
+# CONFIG_EM_TIMER_STI is not set
+# CONFIG_MAILBOX is not set
+CONFIG_IOMMU_SUPPORT=y
+
+#
+# Generic IOMMU Pagetable Support
+#
+# CONFIG_IOMMU_IO_PGTABLE_LPAE is not set
+# CONFIG_ARM_SMMU is not set
+
+#
+# Remoteproc drivers
+#
+# CONFIG_STE_MODEM_RPROC is not set
+
+#
+# Rpmsg drivers
+#
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_BRCMSTB is not set
+# CONFIG_SUNXI_SRAM is not set
+# CONFIG_SOC_TI is not set
+# CONFIG_PM_DEVFREQ is not set
+# CONFIG_EXTCON is not set
+# CONFIG_MEMORY is not set
+# CONFIG_IIO is not set
+# CONFIG_PWM is not set
+# CONFIG_IPACK_BUS is not set
+# CONFIG_RESET_CONTROLLER is not set
+# CONFIG_FMC is not set
+
+#
+# PHY Subsystem
+#
+# CONFIG_GENERIC_PHY is not set
+# CONFIG_PHY_PXA_28NM_HSIC is not set
+# CONFIG_PHY_PXA_28NM_USB2 is not set
+# CONFIG_BCM_KONA_USB2_PHY is not set
+# CONFIG_POWERCAP is not set
+# CONFIG_MCB is not set
+
+#
+# Performance monitor support
+#
+# CONFIG_RAS is not set
+
+#
+# Android
+#
+# CONFIG_ANDROID is not set
+# CONFIG_NVMEM is not set
+# CONFIG_STM is not set
+# CONFIG_INTEL_TH is not set
+
+#
+# FPGA Configuration Support
+#
+# CONFIG_FPGA is not set
+
+#
+# Firmware Drivers
+#
+# CONFIG_FIRMWARE_MEMMAP is not set
+
+#
+# File systems
+#
+# CONFIG_EXT2_FS is not set
+# CONFIG_EXT3_FS is not set
+# CONFIG_EXT4_FS is not set
+# CONFIG_REISERFS_FS is not set
+# CONFIG_JFS_FS is not set
+# CONFIG_XFS_FS is not set
+# CONFIG_GFS2_FS is not set
+# CONFIG_BTRFS_FS is not set
+# CONFIG_NILFS2_FS is not set
+# CONFIG_F2FS_FS is not set
+CONFIG_FS_POSIX_ACL=y
+CONFIG_EXPORTFS=y
+CONFIG_FILE_LOCKING=y
+# CONFIG_FSNOTIFY is not set
+# CONFIG_DNOTIFY is not set
+# CONFIG_INOTIFY_USER is not set
+# CONFIG_FANOTIFY is not set
+# CONFIG_QUOTA is not set
+# CONFIG_QUOTACTL is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_FUSE_FS is not set
+# CONFIG_OVERLAY_FS is not set
+
+#
+# Caches
+#
+# CONFIG_FSCACHE is not set
+
+#
+# CD-ROM/DVD Filesystems
+#
+# CONFIG_ISO9660_FS is not set
+# CONFIG_UDF_FS is not set
+
+#
+# DOS/FAT/NT Filesystems
+#
+CONFIG_FAT_FS=y
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_FAT_DEFAULT_CODEPAGE=437
+CONFIG_FAT_DEFAULT_IOCHARSET="iso8859-1"
+# CONFIG_NTFS_FS is not set
+
+#
+# Pseudo filesystems
+#
+CONFIG_PROC_FS=y
+CONFIG_PROC_SYSCTL=y
+CONFIG_PROC_PAGE_MONITOR=y
+# CONFIG_PROC_CHILDREN is not set
+CONFIG_KERNFS=y
+CONFIG_SYSFS=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_TMPFS_XATTR=y
+# CONFIG_HUGETLB_PAGE is not set
+# CONFIG_CONFIGFS_FS is not set
+CONFIG_MISC_FILESYSTEMS=y
+# CONFIG_ADFS_FS is not set
+# CONFIG_AFFS_FS is not set
+# CONFIG_HFS_FS is not set
+# CONFIG_HFSPLUS_FS is not set
+# CONFIG_BEFS_FS is not set
+# CONFIG_BFS_FS is not set
+# CONFIG_EFS_FS is not set
+CONFIG_YAFFS_FS=y
+CONFIG_YAFFS_YAFFS1=y
+# CONFIG_YAFFS_9BYTE_TAGS is not set
+# CONFIG_YAFFS_DOES_ECC is not set
+CONFIG_YAFFS_YAFFS2=y
+CONFIG_YAFFS_AUTO_YAFFS2=y
+# CONFIG_YAFFS_DISABLE_TAGS_ECC is not set
+# CONFIG_YAFFS_ALWAYS_CHECK_CHUNK_ERASED is not set
+# CONFIG_YAFFS_EMPTY_LOST_AND_FOUND is not set
+# CONFIG_YAFFS_DISABLE_BLOCK_REFRESHING is not set
+# CONFIG_YAFFS_DISABLE_BACKGROUND is not set
+# CONFIG_YAFFS_DISABLE_BAD_BLOCK_MARKING is not set
+CONFIG_YAFFS_XATTR=y
+# CONFIG_JFFS2_FS is not set
+# CONFIG_LOGFS is not set
+# CONFIG_CRAMFS is not set
+# CONFIG_SQUASHFS is not set
+# CONFIG_VXFS_FS is not set
+# CONFIG_MINIX_FS is not set
+# CONFIG_OMFS_FS is not set
+# CONFIG_HPFS_FS is not set
+# CONFIG_QNX4FS_FS is not set
+# CONFIG_QNX6FS_FS is not set
+# CONFIG_ROMFS_FS is not set
+# CONFIG_PSTORE is not set
+# CONFIG_SYSV_FS is not set
+# CONFIG_UFS_FS is not set
+# CONFIG_NETWORK_FILESYSTEMS is not set
+CONFIG_NLS=y
+CONFIG_NLS_DEFAULT="iso8859-1"
+CONFIG_NLS_CODEPAGE_437=y
+# CONFIG_NLS_CODEPAGE_737 is not set
+# CONFIG_NLS_CODEPAGE_775 is not set
+# CONFIG_NLS_CODEPAGE_850 is not set
+# CONFIG_NLS_CODEPAGE_852 is not set
+# CONFIG_NLS_CODEPAGE_855 is not set
+# CONFIG_NLS_CODEPAGE_857 is not set
+# CONFIG_NLS_CODEPAGE_860 is not set
+# CONFIG_NLS_CODEPAGE_861 is not set
+# CONFIG_NLS_CODEPAGE_862 is not set
+# CONFIG_NLS_CODEPAGE_863 is not set
+# CONFIG_NLS_CODEPAGE_864 is not set
+# CONFIG_NLS_CODEPAGE_865 is not set
+# CONFIG_NLS_CODEPAGE_866 is not set
+# CONFIG_NLS_CODEPAGE_869 is not set
+# CONFIG_NLS_CODEPAGE_936 is not set
+# CONFIG_NLS_CODEPAGE_950 is not set
+# CONFIG_NLS_CODEPAGE_932 is not set
+# CONFIG_NLS_CODEPAGE_949 is not set
+# CONFIG_NLS_CODEPAGE_874 is not set
+# CONFIG_NLS_ISO8859_8 is not set
+# CONFIG_NLS_CODEPAGE_1250 is not set
+# CONFIG_NLS_CODEPAGE_1251 is not set
+# CONFIG_NLS_ASCII is not set
+CONFIG_NLS_ISO8859_1=y
+# CONFIG_NLS_ISO8859_2 is not set
+# CONFIG_NLS_ISO8859_3 is not set
+# CONFIG_NLS_ISO8859_4 is not set
+# CONFIG_NLS_ISO8859_5 is not set
+# CONFIG_NLS_ISO8859_6 is not set
+# CONFIG_NLS_ISO8859_7 is not set
+# CONFIG_NLS_ISO8859_9 is not set
+# CONFIG_NLS_ISO8859_13 is not set
+# CONFIG_NLS_ISO8859_14 is not set
+# CONFIG_NLS_ISO8859_15 is not set
+# CONFIG_NLS_KOI8_R is not set
+# CONFIG_NLS_KOI8_U is not set
+# CONFIG_NLS_MAC_ROMAN is not set
+# CONFIG_NLS_MAC_CELTIC is not set
+# CONFIG_NLS_MAC_CENTEURO is not set
+# CONFIG_NLS_MAC_CROATIAN is not set
+# CONFIG_NLS_MAC_CYRILLIC is not set
+# CONFIG_NLS_MAC_GAELIC is not set
+# CONFIG_NLS_MAC_GREEK is not set
+# CONFIG_NLS_MAC_ICELAND is not set
+# CONFIG_NLS_MAC_INUIT is not set
+# CONFIG_NLS_MAC_ROMANIAN is not set
+# CONFIG_NLS_MAC_TURKISH is not set
+# CONFIG_NLS_UTF8 is not set
+
+#
+# Kernel hacking
+#
+
+#
+# printk and dmesg options
+#
+# CONFIG_PRINTK_TIME is not set
+CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
+# CONFIG_DYNAMIC_DEBUG is not set
+
+#
+# Compile-time checks and compiler options
+#
+# CONFIG_ENABLE_WARN_DEPRECATED is not set
+# CONFIG_ENABLE_MUST_CHECK is not set
+CONFIG_FRAME_WARN=1024
+# CONFIG_STRIP_ASM_SYMS is not set
+# CONFIG_UNUSED_SYMBOLS is not set
+CONFIG_DEBUG_FS=y
+# CONFIG_HEADERS_CHECK is not set
+# CONFIG_DEBUG_SECTION_MISMATCH is not set
+CONFIG_SECTION_MISMATCH_WARN_ONLY=y
+CONFIG_FRAME_POINTER=y
+# CONFIG_MAGIC_SYSRQ is not set
+# CONFIG_DEBUG_KERNEL is not set
+
+#
+# Memory Debugging
+#
+# CONFIG_PAGE_EXTENSION is not set
+# CONFIG_SLUB_DEBUG_ON is not set
+# CONFIG_SLUB_STATS is not set
+CONFIG_HAVE_DEBUG_KMEMLEAK=y
+CONFIG_DEBUG_MEMORY_INIT=y
+
+#
+# Debug Lockups and Hangs
+#
+# CONFIG_PANIC_ON_OOPS is not set
+CONFIG_PANIC_ON_OOPS_VALUE=0
+CONFIG_PANIC_TIMEOUT=0
+# CONFIG_SCHED_INFO is not set
+# CONFIG_DEBUG_TIMEKEEPING is not set
+
+#
+# Lock Debugging (spinlocks, mutexes, etc...)
+#
+# CONFIG_STACKTRACE is not set
+CONFIG_DEBUG_BUGVERBOSE=y
+
+#
+# RCU Debugging
+#
+# CONFIG_PROVE_RCU is not set
+# CONFIG_SPARSE_RCU_POINTER is not set
+# CONFIG_TORTURE_TEST is not set
+CONFIG_RCU_CPU_STALL_TIMEOUT=21
+CONFIG_HAVE_FUNCTION_TRACER=y
+CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
+CONFIG_HAVE_DYNAMIC_FTRACE=y
+CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
+CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
+CONFIG_HAVE_C_RECORDMCOUNT=y
+CONFIG_TRACING_SUPPORT=y
+# CONFIG_FTRACE is not set
+
+#
+# Runtime Testing
+#
+# CONFIG_LKDTM is not set
+# CONFIG_ATOMIC64_SELFTEST is not set
+# CONFIG_TEST_HEXDUMP is not set
+# CONFIG_TEST_STRING_HELPERS is not set
+# CONFIG_TEST_KSTRTOX is not set
+# CONFIG_TEST_PRINTF is not set
+# CONFIG_TEST_RHASHTABLE is not set
+# CONFIG_DMA_API_DEBUG is not set
+# CONFIG_TEST_LKM is not set
+# CONFIG_TEST_USER_COPY is not set
+# CONFIG_TEST_BPF is not set
+# CONFIG_TEST_FIRMWARE is not set
+# CONFIG_TEST_UDELAY is not set
+# CONFIG_MEMTEST is not set
+# CONFIG_TEST_STATIC_KEYS is not set
+# CONFIG_SAMPLES is not set
+CONFIG_HAVE_ARCH_KGDB=y
+CONFIG_STRICT_DEVMEM=y
+# CONFIG_ARM_UNWIND is not set
+# CONFIG_DEBUG_USER is not set
+CONFIG_DEBUG_LL_INCLUDE="mach/debug-macro.S"
+# CONFIG_DEBUG_UART_8250 is not set
+CONFIG_UNCOMPRESS_INCLUDE="mach/uncompress.h"
+# CONFIG_DEBUG_SET_MODULE_RONX is not set
+# CONFIG_CORESIGHT is not set
+
+#
+# Security options
+#
+# CONFIG_KEYS is not set
+# CONFIG_SECURITY_DMESG_RESTRICT is not set
+# CONFIG_SECURITY is not set
+# CONFIG_SECURITYFS is not set
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_DEFAULT_SECURITY=""
+CONFIG_CRYPTO=y
+
+#
+# Crypto core or helper
+#
+CONFIG_CRYPTO_ALGAPI=y
+CONFIG_CRYPTO_ALGAPI2=y
+CONFIG_CRYPTO_AEAD=y
+CONFIG_CRYPTO_AEAD2=y
+CONFIG_CRYPTO_BLKCIPHER=y
+CONFIG_CRYPTO_BLKCIPHER2=y
+CONFIG_CRYPTO_HASH=y
+CONFIG_CRYPTO_HASH2=y
+CONFIG_CRYPTO_RNG=y
+CONFIG_CRYPTO_RNG2=y
+CONFIG_CRYPTO_RNG_DEFAULT=y
+CONFIG_CRYPTO_PCOMP2=y
+CONFIG_CRYPTO_AKCIPHER2=y
+# CONFIG_CRYPTO_RSA is not set
+CONFIG_CRYPTO_MANAGER=y
+CONFIG_CRYPTO_MANAGER2=y
+# CONFIG_CRYPTO_USER is not set
+# CONFIG_CRYPTO_MANAGER_DISABLE_TESTS is not set
+CONFIG_CRYPTO_GF128MUL=y
+CONFIG_CRYPTO_NULL=y
+CONFIG_CRYPTO_NULL2=y
+CONFIG_CRYPTO_WORKQUEUE=y
+# CONFIG_CRYPTO_CRYPTD is not set
+# CONFIG_CRYPTO_MCRYPTD is not set
+# CONFIG_CRYPTO_AUTHENC is not set
+# CONFIG_CRYPTO_TEST is not set
+
+#
+# Authenticated Encryption with Associated Data
+#
+# CONFIG_CRYPTO_CCM is not set
+# CONFIG_CRYPTO_GCM is not set
+# CONFIG_CRYPTO_CHACHA20POLY1305 is not set
+CONFIG_CRYPTO_SEQIV=y
+# CONFIG_CRYPTO_ECHAINIV is not set
+
+#
+# Block modes
+#
+# CONFIG_CRYPTO_CBC is not set
+# CONFIG_CRYPTO_CTR is not set
+# CONFIG_CRYPTO_CTS is not set
+# CONFIG_CRYPTO_ECB is not set
+# CONFIG_CRYPTO_LRW is not set
+# CONFIG_CRYPTO_PCBC is not set
+# CONFIG_CRYPTO_XTS is not set
+# CONFIG_CRYPTO_KEYWRAP is not set
+
+#
+# Hash modes
+#
+# CONFIG_CRYPTO_CMAC is not set
+CONFIG_CRYPTO_HMAC=y
+# CONFIG_CRYPTO_XCBC is not set
+# CONFIG_CRYPTO_VMAC is not set
+
+#
+# Digest
+#
+# CONFIG_CRYPTO_CRC32C is not set
+# CONFIG_CRYPTO_CRC32 is not set
+# CONFIG_CRYPTO_CRCT10DIF is not set
+# CONFIG_CRYPTO_GHASH is not set
+# CONFIG_CRYPTO_POLY1305 is not set
+# CONFIG_CRYPTO_MD4 is not set
+# CONFIG_CRYPTO_MD5 is not set
+# CONFIG_CRYPTO_MICHAEL_MIC is not set
+# CONFIG_CRYPTO_RMD128 is not set
+# CONFIG_CRYPTO_RMD160 is not set
+# CONFIG_CRYPTO_RMD256 is not set
+# CONFIG_CRYPTO_RMD320 is not set
+# CONFIG_CRYPTO_SHA1 is not set
+CONFIG_CRYPTO_SHA256=y
+# CONFIG_CRYPTO_SHA512 is not set
+# CONFIG_CRYPTO_TGR192 is not set
+# CONFIG_CRYPTO_WP512 is not set
+
+#
+# Ciphers
+#
+CONFIG_CRYPTO_AES=y
+# CONFIG_CRYPTO_ANUBIS is not set
+# CONFIG_CRYPTO_ARC4 is not set
+# CONFIG_CRYPTO_BLOWFISH is not set
+# CONFIG_CRYPTO_CAMELLIA is not set
+# CONFIG_CRYPTO_CAST5 is not set
+# CONFIG_CRYPTO_CAST6 is not set
+# CONFIG_CRYPTO_DES is not set
+# CONFIG_CRYPTO_FCRYPT is not set
+# CONFIG_CRYPTO_KHAZAD is not set
+# CONFIG_CRYPTO_SALSA20 is not set
+# CONFIG_CRYPTO_CHACHA20 is not set
+# CONFIG_CRYPTO_SEED is not set
+# CONFIG_CRYPTO_SERPENT is not set
+# CONFIG_CRYPTO_TEA is not set
+# CONFIG_CRYPTO_TWOFISH is not set
+
+#
+# Compression
+#
+# CONFIG_CRYPTO_DEFLATE is not set
+# CONFIG_CRYPTO_ZLIB is not set
+# CONFIG_CRYPTO_LZO is not set
+# CONFIG_CRYPTO_842 is not set
+# CONFIG_CRYPTO_LZ4 is not set
+# CONFIG_CRYPTO_LZ4HC is not set
+
+#
+# Random Number Generation
+#
+# CONFIG_CRYPTO_ANSI_CPRNG is not set
+CONFIG_CRYPTO_DRBG_MENU=y
+CONFIG_CRYPTO_DRBG_HMAC=y
+# CONFIG_CRYPTO_DRBG_HASH is not set
+# CONFIG_CRYPTO_DRBG_CTR is not set
+CONFIG_CRYPTO_DRBG=y
+CONFIG_CRYPTO_JITTERENTROPY=y
+# CONFIG_CRYPTO_USER_API_HASH is not set
+# CONFIG_CRYPTO_USER_API_SKCIPHER is not set
+# CONFIG_CRYPTO_USER_API_RNG is not set
+# CONFIG_CRYPTO_USER_API_AEAD is not set
+# CONFIG_CRYPTO_HW is not set
+
+#
+# Certificates for signature checking
+#
+# CONFIG_ARM_CRYPTO is not set
+# CONFIG_BINARY_PRINTF is not set
+
+#
+# Library routines
+#
+CONFIG_BITREVERSE=y
+# CONFIG_HAVE_ARCH_BITREVERSE is not set
+CONFIG_RATIONAL=y
+CONFIG_GENERIC_STRNCPY_FROM_USER=y
+CONFIG_GENERIC_STRNLEN_USER=y
+CONFIG_GENERIC_NET_UTILS=y
+CONFIG_GENERIC_PCI_IOMAP=y
+CONFIG_GENERIC_IO=y
+CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y
+CONFIG_CRC_CCITT=y
+# CONFIG_CRC16 is not set
+# CONFIG_CRC_T10DIF is not set
+# CONFIG_CRC_ITU_T is not set
+CONFIG_CRC32=y
+# CONFIG_CRC32_SELFTEST is not set
+CONFIG_CRC32_SLICEBY8=y
+# CONFIG_CRC32_SLICEBY4 is not set
+# CONFIG_CRC32_SARWATE is not set
+# CONFIG_CRC32_BIT is not set
+# CONFIG_CRC7 is not set
+# CONFIG_LIBCRC32C is not set
+# CONFIG_CRC8 is not set
+# CONFIG_AUDIT_ARCH_COMPAT_GENERIC is not set
+# CONFIG_RANDOM32_SELFTEST is not set
+CONFIG_ZLIB_INFLATE=y
+CONFIG_XZ_DEC=y
+CONFIG_XZ_DEC_X86=y
+CONFIG_XZ_DEC_POWERPC=y
+CONFIG_XZ_DEC_IA64=y
+CONFIG_XZ_DEC_ARM=y
+CONFIG_XZ_DEC_ARMTHUMB=y
+CONFIG_XZ_DEC_SPARC=y
+CONFIG_XZ_DEC_BCJ=y
+# CONFIG_XZ_DEC_TEST is not set
+CONFIG_DECOMPRESS_GZIP=y
+CONFIG_GENERIC_ALLOCATOR=y
+CONFIG_HAS_IOMEM=y
+CONFIG_HAS_IOPORT_MAP=y
+CONFIG_HAS_DMA=y
+CONFIG_DQL=y
+CONFIG_NLATTR=y
+CONFIG_GENERIC_ATOMIC64=y
+CONFIG_ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE=y
+# CONFIG_CORDIC is not set
+# CONFIG_DDR is not set
+# CONFIG_SG_SPLIT is not set
+# CONFIG_ARCH_HAS_SG_CHAIN is not set
+# CONFIG_VIRTUALIZATION is not set
diff -uprN linux-4.4.194/arch/arm/Kconfig NUC980-linux-4.4.194/arch/arm/Kconfig
--- linux-4.4.194/arch/arm/Kconfig	2019-09-20 22:12:54.000000000 -0700
+++ NUC980-linux-4.4.194/arch/arm/Kconfig	2019-12-29 19:12:21.000000000 -0800
@@ -589,6 +589,17 @@ config ARCH_W90X900
 	  <http://www.nuvoton.com/hq/enu/ProductAndSales/ProductLines/
 		ConsumerElectronicsIC/ARMMicrocontroller/ARMMicrocontroller>
 
+config ARCH_NUC980
+        bool "Nuvoton NUC980 CPU"
+        select ARCH_REQUIRE_GPIOLIB
+        select CLKDEV_LOOKUP
+        select CPU_ARM926T
+        select CLKSRC_MMIO
+        select GENERIC_CLOCKEVENTS
+        select PINCTRL
+        help
+          Support for Nuvoton NUC980 Series MPUs.
+
 config ARCH_LPC32XX
 	bool "NXP LPC32XX"
 	select ARCH_REQUIRE_GPIOLIB
@@ -935,6 +946,8 @@ source "arch/arm/mach-vt8500/Kconfig"
 
 source "arch/arm/mach-w90x900/Kconfig"
 
+source "arch/arm/mach-nuc980/Kconfig"
+
 source "arch/arm/mach-zx/Kconfig"
 
 source "arch/arm/mach-zynq/Kconfig"
diff -uprN linux-4.4.194/arch/arm/kernel/atags_parse.c NUC980-linux-4.4.194/arch/arm/kernel/atags_parse.c
--- linux-4.4.194/arch/arm/kernel/atags_parse.c	2019-09-20 22:12:54.000000000 -0700
+++ NUC980-linux-4.4.194/arch/arm/kernel/atags_parse.c	2019-12-29 19:12:21.000000000 -0800
@@ -191,7 +191,11 @@ setup_machine_tags(phys_addr_t __atags_p
 	 * locate machine in the list of supported machines.
 	 */
 	for_each_machine_desc(p)
+#if defined(CONFIG_ARCH_NUC970) || defined(CONFIG_ARCH_NUC980)
+		if(1) {	// We only enable one machine type in kernel, so the first one must be what we're looking for.  --ya
+#else
 		if (machine_nr == p->nr) {
+#endif
 			pr_info("Machine: %s\n", p->name);
 			mdesc = p;
 			break;
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/cpu.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/cpu.c
--- linux-4.4.194/arch/arm/mach-nuc980/cpu.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/cpu.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,68 @@
+/*
+ * linux/arch/arm/mach-nuc980/cpu.c
+ *
+ * Copyright (c) 2017 Nuvoton Technology Corporation.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#include <linux/kernel.h>
+#include <linux/types.h>
+#include <linux/interrupt.h>
+#include <linux/list.h>
+#include <linux/timer.h>
+#include <linux/init.h>
+#include <linux/platform_device.h>
+#include <linux/io.h>
+#include <linux/serial_core.h>
+#include <linux/delay.h>
+
+#include <asm/mach/arch.h>
+#include <asm/mach/map.h>
+#include <asm/mach/irq.h>
+#include <asm/irq.h>
+
+#include <mach/hardware.h>
+#include <mach/regs-gcr.h>
+#include <mach/regs-serial.h>
+#include <mach/regs-clock.h>
+
+#include "cpu.h"
+
+
+#ifdef CONFIG_DEBUG_LL
+u32 nuc980_uart_init(void){
+
+	__raw_writel(__raw_readl(REG_CLK_PCLKEN0) | 0x10000,REG_CLK_PCLKEN0);
+	__raw_writel((__raw_readl(REG_MFP_GPF_H) & 0xfff00fff) | 0x11000,REG_MFP_GPF_H);  // UART0 multi-function
+	__raw_writel(__raw_readl(NUC980_VA_UART0+0x0C)|0x7,NUC980_VA_UART0+0x0C);
+	__raw_writel(0x30000066,NUC980_VA_UART0+0x24);
+	return 0;
+}
+
+#endif
+
+void nuc980_restart(enum reboot_mode mode, const char *cmd)
+{
+	unsigned long flags;
+
+	local_irq_save(flags);
+	//UnlockReg
+	while (__raw_readl(NUC980_VA_GCR + 0x1fc) != 1) {
+		__raw_writel(0x59, NUC980_VA_GCR + 0x1fc);
+		__raw_writel(0x16, NUC980_VA_GCR + 0x1fc);
+		__raw_writel(0x88, NUC980_VA_GCR + 0x1fc);
+	}
+
+	__raw_writel(1, REG_AHBIPRST);	// System reset...
+	local_irq_restore(flags);
+}
+EXPORT_SYMBOL(nuc980_restart);
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/cpu.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/cpu.h
--- linux-4.4.194/arch/arm/mach-nuc980/cpu.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/cpu.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,53 @@
+/*
+ * arch/arm/mach-nuc980/cpu.h
+ *
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#include <linux/serial_core.h>
+
+#ifndef __CPU_H__
+#define __CPU_H__
+
+#define IODESC_ENT(y)                                  \
+{                                                      \
+	.virtual = (unsigned long)NUC980_VA_##y,       \
+	.pfn     = __phys_to_pfn(NUC980_PA_##y),       \
+	.length  = NUC980_SZ_##y,                      \
+	.type    = MT_DEVICE,                           \
+}
+
+#define NUC980SERIAL_PORT(name)					\
+{								\
+	.membase	= name##_BA,				\
+	.mapbase	= name##_PA,				\
+	.irq		= IRQ_##name,				\
+	.uartclk	= 12000000,				\
+}
+
+#define NUC980PID	NUC980_VA_GCR
+
+extern struct platform_device nuc980_device_sdh;
+extern struct platform_device nuc980_device_jpeg;
+
+extern void nuc980_init_irq(void);
+extern struct sys_timer nuc980_timer;
+
+extern void nuc980_clock_source(struct device *dev, unsigned char *src);
+extern void nuc980_add_clocks(void);
+extern void nuc980_init_clocks(void);
+extern void nuc980_platform_init(struct platform_device **device, int size);
+
+#endif //__CPU_H__
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/dev.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/dev.c
--- linux-4.4.194/arch/arm/mach-nuc980/dev.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/dev.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,2025 @@
+/*
+ * linux/arch/arm/mach-nuc980/dev.c
+ *
+ * Copyright (C) 2017 Nuvoton technology corporation
+ *
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#include <linux/kernel.h>
+#include <linux/types.h>
+#include <linux/interrupt.h>
+#include <linux/list.h>
+#include <linux/timer.h>
+#include <linux/init.h>
+#include <linux/platform_device.h>
+#include <linux/slab.h>
+
+#include <linux/mtd/physmap.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/pwm_backlight.h>
+
+#include <linux/spi/spi.h>
+#include <linux/spi/flash.h>
+#include <linux/pwm.h>
+
+#include <asm/mach/arch.h>
+#include <asm/mach/map.h>
+#include <asm/mach/irq.h>
+#include <asm/mach-types.h>
+
+#include <mach/regs-serial.h>
+#include <mach/irqs.h>
+#include <mach/regs-gcr.h>
+#include <mach/regs-aic.h>
+
+#include <mach/map.h>
+#include <mach/gpio.h>
+
+#include <linux/i2c.h>
+#include <linux/i2c-gpio.h>
+#include <linux/i2c/i2c-hid.h>
+
+#include <linux/platform_data/i2c-nuc980.h>
+#include <linux/platform_data/spi-nuc980.h>
+#include <linux/platform_data/dma-nuc980.h>
+
+#include "cpu.h"
+
+/* USB EHCI Host Controller */
+#if defined(CONFIG_USB_EHCI_HCD) || defined(CONFIG_USB_EHCI_HCD_MODULE)
+static struct resource nuc980_ehci_resource[] = {
+	[0] = {
+		.start = NUC980_PA_EHCI,
+		.end = NUC980_PA_EHCI + NUC980_SZ_EHCI - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_EHCI,
+		.end = IRQ_EHCI,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static u64 nuc980_device_usb_ehci_dmamask = 0xffffffffUL;
+
+static struct platform_device nuc980_device_ehci = {
+	.name = "nuc980-ehci",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_ehci_resource),
+	.resource = nuc980_ehci_resource,
+	.dev = {
+		.dma_mask = &nuc980_device_usb_ehci_dmamask,
+		.coherent_dma_mask = 0xffffffffUL
+	}
+};
+#endif
+/* USB OHCI Host Controller */
+#if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
+static struct resource nuc980_ohci_resource[] = {
+	[0] = {
+		.start = NUC980_PA_OHCI,
+		.end = NUC980_PA_OHCI + NUC980_SZ_OHCI - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_OHCI,
+		.end = IRQ_OHCI,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static u64 nuc980_device_usb_ohci_dmamask = 0xffffffffUL;
+static struct platform_device nuc980_device_ohci = {
+	.name = "nuc980-ohci",
+	.id = 0,
+	.num_resources = ARRAY_SIZE(nuc980_ohci_resource),
+	.resource = nuc980_ohci_resource,
+	.dev = {
+		.dma_mask = &nuc980_device_usb_ohci_dmamask,
+		.coherent_dma_mask = 0xffffffffUL
+	}
+};
+static struct platform_device nuc980_device_usb_lite0 = {
+	.name = "nuc980-ohci",
+	.id = 1,
+	.resource = nuc980_ohci_resource,
+};
+static struct platform_device nuc980_device_usb_lite1 = {
+	.name = "nuc980-ohci",
+	.id = 2,
+	.resource = nuc980_ohci_resource,
+};
+static struct platform_device nuc980_device_usb_lite2 = {
+	.name = "nuc980-ohci",
+	.id = 3,
+	.resource = nuc980_ohci_resource,
+};
+static struct platform_device nuc980_device_usb_lite3 = {
+	.name = "nuc980-ohci",
+	.id = 4,
+	.resource = nuc980_ohci_resource,
+};
+static struct platform_device nuc980_device_usb_lite4 = {
+	.name = "nuc980-ohci",
+	.id = 5,
+	.resource = nuc980_ohci_resource,
+};
+static struct platform_device nuc980_device_usb_lite5 = {
+	.name = "nuc980-ohci",
+	.id = 6,
+	.resource = nuc980_ohci_resource,
+};
+#endif
+
+/* Cryptographic Accelerator */
+#if defined(CONFIG_CRYPTO_DEV_NUC980) || defined(CONFIG_CRYPTO_DEV_NUC980_MODULE)
+static struct resource nuc980_crypto_resource[] = {
+	[0] = {
+		.start = NUC980_PA_CRYPTO,
+		.end = NUC980_PA_CRYPTO + NUC980_SZ_CRYPTO - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_CRYPTO,
+		.end = IRQ_CRYPTO,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static u64 nuc980_device_crypto_dmamask = 0xffffffffUL;
+static struct platform_device nuc980_device_crypto = {
+	.name = "nuc980-crypto",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_crypto_resource),
+	.resource = nuc980_crypto_resource,
+	.dev = {
+		.dma_mask = &nuc980_device_crypto_dmamask,
+		.coherent_dma_mask = 0xffffffffUL
+	}
+};
+
+static struct platform_device nuc980_device_crypto_raw = {
+	.name = "nuc980-crypto-raw",
+	.id = -1,
+	.resource = nuc980_crypto_resource,
+};
+
+static struct platform_device nuc980_device_prng = {
+	.name = "nuvoton-rng",
+	.id = -1,
+	.resource = nuc980_crypto_resource,
+};
+#endif
+
+/* USB Device (Gadget)*/
+#if defined(CONFIG_USB_NUC980) || defined(CONFIG_USB_NUC980_MODULE)
+static struct resource nuc980_usbgadget_resource[] = {
+	[0] = {
+		.start = NUC980_PA_USBDEV,
+		.end = NUC980_PA_USBDEV + NUC980_SZ_USBDEV - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_UDC,
+		.end = IRQ_UDC,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static u64 nuc980_device_udc_dmamask = 0xffffffffUL;
+static struct platform_device nuc980_device_usbgadget = {
+	.name = "nuc980-usbdev",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_usbgadget_resource),
+	.resource = nuc980_usbgadget_resource,
+	.dev = {
+		.dma_mask = &nuc980_device_udc_dmamask,
+		.coherent_dma_mask = 0xffffffffUL
+	}
+};
+#endif
+
+/* Initial serial platform data */
+static struct plat_nuc980serial_port nuc980_uart_data[] = {
+	[0] = NUC980SERIAL_PORT(UART0),
+	[1] = NUC980SERIAL_PORT(UART1),
+	[2] = NUC980SERIAL_PORT(UART2),
+	[3] = NUC980SERIAL_PORT(UART3),
+	[4] = NUC980SERIAL_PORT(UART4),
+	[5] = NUC980SERIAL_PORT(UART5),
+	[6] = NUC980SERIAL_PORT(UART6),
+	[7] = NUC980SERIAL_PORT(UART7),
+	[8] = NUC980SERIAL_PORT(UART8),
+	[9] = NUC980SERIAL_PORT(UART9),
+	{},
+};
+
+static struct platform_device nuc980_serial_device0 = {
+	.name = "nuc980-uart",
+	.id = 0,
+	.dev = {
+		.platform_data = &nuc980_uart_data[0],
+	},
+};
+
+#if defined(CONFIG_NUC980_UART1) || defined(CONFIG_NUC980_UART1_MODULE)
+static struct platform_device nuc980_serial_device1 = {
+	.name = "nuc980-uart",
+	.id = 1,
+	.dev = {
+		.platform_data = &nuc980_uart_data[1],
+	},
+};
+#endif
+
+#if defined(CONFIG_NUC980_UART2) || defined(CONFIG_NUC980_UART2_MODULE)
+static struct platform_device nuc980_serial_device2 = {
+	.name = "nuc980-uart",
+	.id = 2,
+	.dev = {
+		.platform_data = &nuc980_uart_data[2],
+	},
+};
+#endif
+
+#if defined(CONFIG_NUC980_UART3) || defined(CONFIG_NUC980_UART3_MODULE)
+static struct platform_device nuc980_serial_device3 = {
+	.name = "nuc980-uart",
+	.id = 3,
+	.dev = {
+		.platform_data = &nuc980_uart_data[3],
+	},
+};
+#endif
+
+#if defined(CONFIG_NUC980_UART4) || defined(CONFIG_NUC980_UART4_MODULE)
+static struct platform_device nuc980_serial_device4 = {
+	.name = "nuc980-uart",
+	.id = 4,
+	.dev = {
+		.platform_data = &nuc980_uart_data[4],
+	},
+};
+#endif
+
+#if defined(CONFIG_NUC980_UART5) || defined(CONFIG_NUC980_UART5_MODULE)
+static struct platform_device nuc980_serial_device5 = {
+	.name = "nuc980-uart",
+	.id = 5,
+	.dev = {
+		.platform_data = &nuc980_uart_data[5],
+	},
+};
+#endif
+
+#if defined(CONFIG_NUC980_UART6) || defined(CONFIG_NUC980_UART6_MODULE)
+static struct platform_device nuc980_serial_device6 = {
+	.name = "nuc980-uart",
+	.id = 6,
+	.dev = {
+		.platform_data = &nuc980_uart_data[6],
+	},
+};
+#endif
+
+#if defined(CONFIG_NUC980_UART7) || defined(CONFIG_NUC980_UART7_MODULE)
+static struct platform_device nuc980_serial_device7 = {
+	.name = "nuc980-uart",
+	.id = 7,
+	.dev = {
+		.platform_data = &nuc980_uart_data[7],
+	},
+};
+#endif
+
+#if defined(CONFIG_NUC980_UART8) || defined(CONFIG_NUC980_UART8_MODULE)
+static struct platform_device nuc980_serial_device8 = {
+	.name = "nuc980-uart",
+	.id = 8,
+	.dev = {
+		.platform_data = &nuc980_uart_data[8],
+	},
+};
+#endif
+
+#if defined(CONFIG_NUC980_UART9) || defined(CONFIG_NUC980_UART9_MODULE)
+static struct platform_device nuc980_serial_device9 = {
+	.name = "nuc980-uart",
+	.id = 9,
+	.dev = {
+		.platform_data = &nuc980_uart_data[9],
+	},
+};
+#endif
+
+/* SDIO Controller */
+#if defined(CONFIG_MMC_NUC980_SD) || defined(CONFIG_MMC_NUC980_SD_MODULE)
+static struct resource nuc980_sdh_resource[] = {
+	[0] = {
+		.start = NUC980_PA_SDH,
+		.end = NUC980_PA_SDH + NUC980_SZ_SDH - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_SDH,
+		.end = IRQ_SDH,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static u64 nuc980_device_sdh_dmamask = 0xffffffffUL;
+struct platform_device nuc980_device_sdh = {
+	.name = "nuc980-sdh",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_sdh_resource),
+	.resource = nuc980_sdh_resource,
+	.dev = {
+		.dma_mask = &nuc980_device_sdh_dmamask,
+		.coherent_dma_mask = 0xffffffffUL
+	}
+};
+#endif
+
+/* NAND, SD0 Controller */
+#if defined(CONFIG_MTD_NAND_NUC980) || defined(CONFIG_MTD_NAND_NUC980_SD_MODULE) || defined(CONFIG_MMC_NUC980_FMI) || defined(CONFIG_MMC_NUC980_FMI_MODULE)
+static struct resource nuc980_fmi_resource[] = {
+	[0] = {
+		.start = NUC980_PA_FMI,
+		.end = NUC980_PA_FMI + NUC980_SZ_FMI - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_FMI,
+		.end = IRQ_FMI,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static u64 nuc980_device_fmi_dmamask = 0xffffffffUL;
+struct platform_device nuc980_device_fmi = {
+	.name = "nuc980-fmi",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_fmi_resource),
+	.resource = nuc980_fmi_resource,
+	.dev = {
+		.dma_mask = &nuc980_device_fmi_dmamask,
+		.coherent_dma_mask = 0xffffffffUL
+	}
+};
+#endif
+
+/* Ethernet MAC0 Controller */
+#if defined(CONFIG_NUC980_ETH0) || defined(CONFIG_NUC980_ETH0_MODULE)
+static struct resource nuc980_emac0_resource[] = {
+	[0] = {
+		.start = NUC980_PA_EMAC0,
+		.end = NUC980_PA_EMAC0 + NUC980_SZ_EMAC0 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_EMC0TX,
+		.end = IRQ_EMC0TX,
+		.flags = IORESOURCE_IRQ,
+	},
+	[2] = {
+		.start = IRQ_EMC0RX,
+		.end = IRQ_EMC0RX,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static u64 nuc980_device_emac0_dmamask = 0xffffffffUL;
+struct platform_device nuc980_device_emac0 = {
+	.name = "nuc980-emac0",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_emac0_resource),
+	.resource = nuc980_emac0_resource,
+	.dev = {
+		.dma_mask = &nuc980_device_emac0_dmamask,
+		.coherent_dma_mask = 0xffffffffUL
+	}
+};
+#endif
+
+#if defined(CONFIG_NUC980_ETH1) || defined(CONFIG_NUC980_ETH1_MODULE)
+/* Ethernet MAC1 Controller */
+static struct resource nuc980_emac1_resource[] = {
+	[0] = {
+		.start = NUC980_PA_EMAC1,
+		.end = NUC980_PA_EMAC1 + NUC980_SZ_EMAC1 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_EMC1TX,
+		.end = IRQ_EMC1TX,
+		.flags = IORESOURCE_IRQ,
+	},
+	[2] = {
+		.start = IRQ_EMC1RX,
+		.end = IRQ_EMC1RX,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static u64 nuc980_device_emac1_dmamask = 0xffffffffUL;
+struct platform_device nuc980_device_emac1 = {
+	.name = "nuc980-emac1",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_emac1_resource),
+	.resource = nuc980_emac1_resource,
+	.dev = {
+		.dma_mask = &nuc980_device_emac1_dmamask,
+		.coherent_dma_mask = 0xffffffffUL
+	}
+};
+#endif
+
+/* VIDEOIN0 */
+#if defined(CONFIG_VIDEO0_NUC980) || defined(CONFIG_VIDEO0_NUC980_MODULE)
+static struct resource nuc980_cap0_resource[] = {
+	[0] = {
+		.start = NUC980_PA_CAP0,
+		.end = NUC980_PA_CAP0 + NUC980_SZ_CAP0 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_CAP0,
+		.end = IRQ_CAP0,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_cap0 = {
+	.name = "nuc980-videoin0",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_cap0_resource),
+	.resource = nuc980_cap0_resource,
+};
+
+#endif
+
+
+/* VIDEOIN1 */
+#if defined(CONFIG_VIDEO1_NUC980) || defined(CONFIG_VIDEO1_NUC980_MODULE)
+static struct resource nuc980_cap1_resource[] = {
+	[0] = {
+		.start = NUC980_PA_CAP1,
+		.end = NUC980_PA_CAP1 + NUC980_SZ_CAP1 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_CAP1,
+		.end = IRQ_CAP1,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_cap1 = {
+	.name = "nuc980-videoin1",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_cap1_resource),
+	.resource = nuc980_cap1_resource,
+};
+
+#endif
+
+
+/* Normal ADC */
+#if defined(CONFIG_IIO_NUC980ADC) || defined(CONFIG_IIO_NUC980ADC_MODULE)
+static struct resource nuc980_nadc_resource[] = {
+	[0] = {
+		.start = NUC980_PA_ADC,
+		.end = NUC980_PA_ADC + NUC980_SZ_ADC - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_ADC,
+		.end = IRQ_ADC,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_nadc = {
+	.name = "nuc980-nadc",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_nadc_resource),
+	.resource = nuc980_nadc_resource,
+};
+#endif
+
+
+#if defined(CONFIG_NUC980_DMA) || defined(CONFIG_NUC980_DMA_MODULE)
+#define DMA_CHANNEL(_name, _base, _irq) \
+        { .name = (_name), .base = (_base), .irq = (_irq) }
+static struct resource nuc980_dma_resource[] = {
+	[0] = {
+		.start = NUC980_PA_PDMA0,
+		.end   = NUC980_PA_PDMA0 + NUC980_SZ_PDMA0 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = NUC980_PA_PDMA1,
+		.end   = NUC980_PA_PDMA1 + NUC980_SZ_PDMA1 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[2] = {
+		.start = IRQ_PDMA0,
+		.end   = IRQ_PDMA0,
+		.flags = IORESOURCE_IRQ,
+	},
+	[3] = {
+		.start = IRQ_PDMA1,
+		.end   = IRQ_PDMA1,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct nuc980_dma_chan_data nuc980_dma_channels[] = {
+	DMA_CHANNEL("ch0",  NUC980_VA_PDMA0 + 0x000, IRQ_PDMA0),
+	DMA_CHANNEL("ch1",  NUC980_VA_PDMA1 + 0x000, IRQ_PDMA1),
+	DMA_CHANNEL("ch2",  NUC980_VA_PDMA0 + 0x010, IRQ_PDMA0),
+	DMA_CHANNEL("ch3",  NUC980_VA_PDMA1 + 0x010, IRQ_PDMA1),
+	DMA_CHANNEL("ch4",  NUC980_VA_PDMA0 + 0x020, IRQ_PDMA0),
+	DMA_CHANNEL("ch5",  NUC980_VA_PDMA1 + 0x020, IRQ_PDMA1),
+	DMA_CHANNEL("ch6",  NUC980_VA_PDMA0 + 0x030, IRQ_PDMA0),
+	DMA_CHANNEL("ch7",  NUC980_VA_PDMA1 + 0x030, IRQ_PDMA1),
+	DMA_CHANNEL("ch8",  NUC980_VA_PDMA0 + 0x040, IRQ_PDMA0),
+	DMA_CHANNEL("ch9",  NUC980_VA_PDMA1 + 0x040, IRQ_PDMA1),
+	DMA_CHANNEL("ch10", NUC980_VA_PDMA0 + 0x050, IRQ_PDMA0),
+	DMA_CHANNEL("ch11", NUC980_VA_PDMA1 + 0x050, IRQ_PDMA1),
+	DMA_CHANNEL("ch12", NUC980_VA_PDMA0 + 0x060, IRQ_PDMA0),
+	DMA_CHANNEL("ch13", NUC980_VA_PDMA1 + 0x060, IRQ_PDMA1),
+	DMA_CHANNEL("ch14", NUC980_VA_PDMA0 + 0x070, IRQ_PDMA0),
+	DMA_CHANNEL("ch15", NUC980_VA_PDMA1 + 0x070, IRQ_PDMA1),
+	DMA_CHANNEL("ch16", NUC980_VA_PDMA0 + 0x080, IRQ_PDMA0),
+	DMA_CHANNEL("ch17", NUC980_VA_PDMA1 + 0x080, IRQ_PDMA1),
+	DMA_CHANNEL("ch18", NUC980_VA_PDMA0 + 0x090, IRQ_PDMA0),
+	DMA_CHANNEL("ch19", NUC980_VA_PDMA1 + 0x090, IRQ_PDMA1),
+};
+struct nuc980_dma_platform_data nuc980_dma_data = {
+	.channels               = nuc980_dma_channels,
+	.num_channels           = ARRAY_SIZE(nuc980_dma_channels),
+};
+
+
+static struct platform_device nuc980_device_dma = {
+	.name                   = "nuc980-dma",
+	.id                     = -1,
+	.num_resources      = ARRAY_SIZE(nuc980_dma_resource),
+	.resource   = nuc980_dma_resource,
+	.dev                    = {
+		.platform_data  = &nuc980_dma_data,
+	},
+};
+
+#endif
+
+
+/* AUDIO controller*/
+#if defined(CONFIG_SND_SOC_NUC980) || defined(CONFIG_SND_SOC_NUC980_MODULE)
+static u64 nuc980_device_audio_dmamask = -1;
+static struct resource nuc980_i2s_resource[] = {
+	[0] = {
+		.start = NUC980_PA_I2S,
+		.end = NUC980_PA_I2S + NUC980_SZ_I2S - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_I2S,
+		.end = IRQ_I2S,
+		.flags = IORESOURCE_IRQ,
+	}
+
+};
+
+struct platform_device nuc980_device_audio_i2s = {
+	.name = "nuc980-audio-i2s",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_i2s_resource),
+	.resource = nuc980_i2s_resource,
+	.dev = {
+		.dma_mask = &nuc980_device_audio_dmamask,
+		.coherent_dma_mask = -1,
+	}
+};
+
+struct platform_device nuc980_device_audio = {
+	.name = "nuc980-audio",
+	.id = -1,
+};
+
+struct platform_device nuc980_device_audio_pcm = {
+	.name = "nuc980-audio-pcm",
+	.id = 0,
+};
+#endif
+
+/* I2C */
+#if defined(CONFIG_I2C_BUS_NUC980_P0) || defined(CONFIG_I2C_BUS_NUC980_P0_MODULE)
+// port 0
+/* I2C clients */
+static struct i2c_board_info __initdata nuc980_i2c_clients0[] = {
+#ifdef CONFIG_SND_SOC_NAU8822
+	{I2C_BOARD_INFO("nau8822", 0x1a),},
+#endif
+};
+
+
+static struct resource nuc980_i2c0_resource[] = {
+	[0] = {
+		.start = NUC980_PA_I2C0,
+		.end = NUC980_PA_I2C0 + NUC980_SZ_I2C0 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_I2C0,
+		.end = IRQ_I2C0,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static struct nuc980_platform_i2c nuc980_i2c0_data = {
+	.bus_num = 0,
+	.bus_freq = 100000,
+};
+
+struct platform_device nuc980_device_i2c0 = {
+	.name = "nuc980-i2c0",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_i2c0_resource),
+	.resource = nuc980_i2c0_resource,
+	.dev = {
+		.platform_data = &nuc980_i2c0_data,
+	}
+};
+#endif
+
+#if defined(CONFIG_I2C_BUS_NUC980_P1) || defined(CONFIG_I2C_BUS_NUC980_P1_MODULE)
+
+/* I2C clients */
+static struct i2c_board_info __initdata nuc980_i2c_clients1[] = {
+#if defined(CONFIG_SENSOR1_OV7725)
+	{I2C_BOARD_INFO("cap1_ov7725", 0x21),},
+#endif
+#if defined(CONFIG_SENSOR1_OV5640)
+	{I2C_BOARD_INFO("cap1_ov5640", 0x3c),},
+#endif
+#if defined(CONFIG_SENSOR1_NT99141)
+	{I2C_BOARD_INFO("cap1_nt99141", 0x2a),},
+#endif
+#if defined(CONFIG_SENSOR1_NT99050)
+	{I2C_BOARD_INFO("cap1_nt99050", 0x21),},
+#endif
+#if defined(CONFIG_SENSOR1_GC0308)
+	{I2C_BOARD_INFO("cap1_gc0308", 0x21),},
+#endif
+};
+
+//port 1
+static struct nuc980_platform_i2c nuc980_i2c1_data = {
+	.bus_num = 1,
+	.bus_freq = 100000,
+};
+
+static struct resource nuc980_i2c_p1_resource[] = {
+	[0] = {
+		.start = NUC980_PA_I2C1,
+		.end = NUC980_PA_I2C1 + NUC980_SZ_I2C1 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_I2C1,
+		.end = IRQ_I2C1,
+		.flags = IORESOURCE_IRQ,
+	}
+
+};
+
+struct platform_device nuc980_device_i2c1 = {
+	.name = "nuc980-i2c1",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_i2c_p1_resource),
+	.resource = nuc980_i2c_p1_resource,
+	.dev = {
+		.platform_data = &nuc980_i2c1_data,
+	}
+};
+#endif
+#if defined(CONFIG_I2C_BUS_NUC980_P2) || defined(CONFIG_I2C_BUS_NUC980_P2_MODULE)
+
+static struct i2c_board_info __initdata nuc980_i2c_clients2[] = {
+#if defined(CONFIG_SENSOR0_OV7725)
+	{I2C_BOARD_INFO("cap0_ov7725", 0x21),},
+#endif
+#if defined(CONFIG_SENSOR0_OV5640)
+	{I2C_BOARD_INFO("cap0_ov5640", 0x3c),},
+#endif
+#if defined(CONFIG_SENSOR0_NT99141)
+	{I2C_BOARD_INFO("cap0_nt99141", 0x2a),},
+#endif
+#if defined(CONFIG_SENSOR0_NT99050)
+	{I2C_BOARD_INFO("cap0_nt99050", 0x21),},
+#endif
+#if defined(CONFIG_SENSOR0_GC0308)
+	{I2C_BOARD_INFO("cap0_gc0308", 0x21),},
+#endif
+};
+
+//port 2
+static struct nuc980_platform_i2c nuc980_i2c2_data = {
+	.bus_num = 2,
+	.bus_freq = 100000,
+};
+
+static struct resource nuc980_i2c_p2_resource[] = {
+	[0] = {
+		.start = NUC980_PA_I2C2,
+		.end = NUC980_PA_I2C2 + NUC980_SZ_I2C2 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_I2C2,
+		.end = IRQ_I2C2,
+		.flags = IORESOURCE_IRQ,
+	}
+
+};
+
+struct platform_device nuc980_device_i2c2 = {
+	.name = "nuc980-i2c2",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_i2c_p2_resource),
+	.resource = nuc980_i2c_p2_resource,
+	.dev = {
+		.platform_data = &nuc980_i2c2_data,
+	}
+};
+#endif
+#if defined(CONFIG_I2C_BUS_NUC980_P3) || defined(CONFIG_I2C_BUS_NUC980_P3_MODULE)
+//port 3
+static struct nuc980_platform_i2c nuc980_i2c3_data = {
+	.bus_num = 3,
+	.bus_freq = 100000,
+};
+
+static struct resource nuc980_i2c_p3_resource[] = {
+	[0] = {
+		.start = NUC980_PA_I2C3,
+		.end = NUC980_PA_I2C3 + NUC980_SZ_I2C3 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_I2C3,
+		.end = IRQ_I2C3,
+		.flags = IORESOURCE_IRQ,
+	}
+
+};
+
+struct platform_device nuc980_device_i2c3 = {
+	.name = "nuc980-i2c3",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_i2c_p3_resource),
+	.resource = nuc980_i2c_p3_resource,
+	.dev = {
+		.platform_data = &nuc980_i2c3_data,
+	}
+};
+#endif
+
+/* SPI */
+#if defined(CONFIG_SPI_NUC980_QSPI0) || defined(CONFIG_SPI_NUC980_QSPI0_MODULE)
+/* spi device, spi flash info */
+#ifdef CONFIG_MTD_M25P80
+static struct mtd_partition nuc980_qspi0_flash_partitions[] = {
+#ifdef CONFIG_BOARD_ETH2UART
+	{
+		.name = "lighttpd",
+		.size = 0x0200000,
+		.offset = 0x0C00000,
+	},
+#else
+	{
+		.name = "kernel",
+		.size = 0x0400000,
+		.offset = 0,
+	},
+	{
+		.name = "rootfs",
+		.size = 0x0400000,
+		.offset = 0x0400000,
+	},
+#endif
+};
+
+static struct flash_platform_data nuc980_qspi0_flash_data = {
+#ifdef CONFIG_BOARD_IOT
+	.name = "mt29f",
+#else
+	.name = "m25p80",
+#endif
+	.parts = nuc980_qspi0_flash_partitions,
+	.nr_parts = ARRAY_SIZE(nuc980_qspi0_flash_partitions),
+	.type = "mx66l51235l",
+
+};
+#endif
+
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV)
+static struct spi_board_info nuc980_qspi0_board_info[] __initdata = {
+#ifdef CONFIG_MTD_M25P80
+	{
+#ifdef CONFIG_BOARD_IOT
+		.modalias = "mt29f",
+#else
+		.modalias = "m25p80",
+#endif
+		.max_speed_hz = 30000000,
+		.bus_num = 0,
+		.chip_select = 0,	//use SS0
+		.platform_data = &nuc980_qspi0_flash_data,
+#if defined(CONFIG_SPI_NUC980_QSPI0_NORMAL)
+		.mode = (SPI_MODE_0),
+#elif defined(CONFIG_SPI_NUC980_QSPI0_QUAD)
+		.mode = (SPI_MODE_0 | SPI_TX_QUAD | SPI_RX_QUAD),
+#endif
+	},
+#endif
+
+#ifdef CONFIG_SPI_SPIDEV
+	{
+		.modalias = "spidev",
+		.max_speed_hz = 75000000,
+		.bus_num = 0,
+		.chip_select = 1,	//use SS1
+		.mode = SPI_MODE_0,
+	},
+#endif
+};
+#endif
+
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV)
+static struct nuc980_spi_info nuc980_qspi0_platform_data = {
+	.num_cs = 2,
+	.lsb = 0,
+	.txneg = 1,
+	.rxneg = 0,
+	.divider = 4,
+	.sleep = 0,
+	.txbitlen = 8,
+	.bus_num = 0,
+};
+#endif
+
+static struct resource nuc980_qspi0_resource[] = {
+	[0] = {
+		.start = NUC980_PA_SPI0,
+		.end = NUC980_PA_SPI0 + NUC980_SZ_SPI0 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_SPI0,
+		.end = IRQ_SPI0,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_qspi0 = {
+	.name = "nuc980-qspi0",
+	.id = 0,
+	.num_resources = ARRAY_SIZE(nuc980_qspi0_resource),
+	.resource = nuc980_qspi0_resource,
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV)
+	.dev = {
+		.platform_data = &nuc980_qspi0_platform_data,
+	}
+#endif
+};
+#endif
+
+#if defined(CONFIG_SPI_NUC980_SPI0) || defined(CONFIG_SPI_NUC980_SPI0_MODULE)
+/* spi device, spi flash info */
+
+#ifdef CONFIG_MTD_M25P80
+static struct mtd_partition nuc980_spi0_flash_partitions[] = {
+	{
+		.name = "SPI flash",
+		.size = 0x0200000,
+		.offset = 0,
+	},
+};
+
+static struct flash_platform_data nuc980_spi0_flash_data = {
+	.name = "m25p80",
+	.parts = nuc980_spi0_flash_partitions,
+	.nr_parts = ARRAY_SIZE(nuc980_spi0_flash_partitions),
+	.type = "en25qh16",
+};
+#endif
+
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV)
+static struct spi_board_info nuc980_spi0_board_info[] __initdata = {
+#ifdef CONFIG_MTD_M25P80
+	{
+		.modalias = "m25p80",
+		.max_speed_hz = 30000000,
+		.bus_num = 1,
+		#if defined(CONFIG_BOARD_IOT)
+		.chip_select = 1,	//use SS1
+		#else
+		.chip_select = 0,       //use SS0
+		#endif
+		.platform_data = &nuc980_spi0_flash_data,
+		.mode = SPI_MODE_0,
+	},
+#endif
+#ifdef CONFIG_SPI_SPIDEV
+	{
+		.modalias = "spidev",
+		.max_speed_hz = 75000000,
+		.bus_num = 1,
+		#if defined(CONFIG_BOARD_IOT)
+		.chip_select = 0,	//use SS0
+		#else
+		.chip_select = 1,	//use SS1
+		#endif
+		.mode = SPI_MODE_0,
+	},
+#endif
+};
+#endif
+
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV)
+static struct nuc980_spi_info nuc980_spi0_platform_data = {
+	.num_cs = 2,
+	.lsb = 0,
+	.txneg = 1,
+	.rxneg = 0,
+	.divider = 4,
+	.sleep = 0,
+	.txbitlen = 8,
+	.bus_num = 1,
+};
+#endif
+
+static struct resource nuc980_spi0_resource[] = {
+	[0] = {
+		.start = NUC980_PA_SPI1,
+		.end = NUC980_PA_SPI1 + NUC980_SZ_SPI1 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_SPI1,
+		.end = IRQ_SPI1,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_spi0 = {
+	.name = "nuc980-spi0",
+	.id = 0,
+	.num_resources = ARRAY_SIZE(nuc980_spi0_resource),
+	.resource = nuc980_spi0_resource,
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV)
+	.dev = {
+		.platform_data = &nuc980_spi0_platform_data,
+	}
+#endif
+};
+#endif
+
+
+#if defined(CONFIG_SPI_NUC980_SPI1) || defined(CONFIG_SPI_NUC980_SPI1_MODULE)
+/* spi device, spi flash info */
+
+#ifdef CONFIG_MTD_M25P80
+static struct mtd_partition nuc980_spi1_flash_partitions[] = {
+	{
+		.name = "SPI flash",
+		.size = 0x0200000,
+		.offset = 0,
+	},
+};
+
+static struct flash_platform_data nuc980_spi1_flash_data = {
+	.name = "m25p80",
+	.parts = nuc980_spi1_flash_partitions,
+	.nr_parts = ARRAY_SIZE(nuc980_spi1_flash_partitions),
+	.type = "en25qh16",
+};
+#endif
+
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV)
+static struct spi_board_info nuc980_spi1_board_info[] __initdata = {
+#ifdef CONFIG_MTD_M25P80
+	{
+		.modalias = "m25p80",
+		.max_speed_hz = 30000000,
+		.bus_num = 2,
+		.chip_select = 0,	//use SS0
+		.platform_data = &nuc980_spi1_flash_data,
+		.mode = SPI_MODE_0,
+	},
+#endif
+#ifdef CONFIG_SPI_SPIDEV
+	{
+		.modalias = "spidev",
+		.max_speed_hz = 75000000,
+		.bus_num = 2,
+		.chip_select = 1,	//use SS1
+		.mode = SPI_MODE_0,
+	},
+#endif
+};
+#endif
+
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV)
+static struct nuc980_spi_info nuc980_spi1_platform_data = {
+	.num_cs = 2,
+	.lsb = 0,
+	.txneg = 1,
+	.rxneg = 0,
+	.divider = 4,
+	.sleep = 0,
+	.txbitlen = 8,
+	.bus_num = 2,
+};
+#endif
+
+static struct resource nuc980_spi1_resource[] = {
+	[0] = {
+		.start = NUC980_PA_SPI2,
+		.end = NUC980_PA_SPI2 + NUC980_SZ_SPI2 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_SPI2,
+		.end = IRQ_SPI2,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_spi1 = {
+	.name = "nuc980-spi1",
+	.id = 0,
+	.num_resources = ARRAY_SIZE(nuc980_spi1_resource),
+	.resource = nuc980_spi1_resource,
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV)
+	.dev = {
+		.platform_data = &nuc980_spi1_platform_data,
+	}
+#endif
+};
+#endif
+
+#if defined(CONFIG_NUC980_QSPI0_SLAVE) || defined(CONFIG_NUC980_QSPI0_SLAVE_MODULE)
+static struct spi_board_info nuc980_qspi0_slave_board_info[] __initdata = {
+	{
+		.modalias = "nuc980-qspi0-slave",
+		.max_speed_hz = 30000000,
+		.bus_num = 0,
+		.chip_select = 0,       //use SS0
+		.mode = SPI_MODE_0,
+	},
+};
+
+static struct nuc980_spi_info nuc980_qspi0_slave_platform_data = {
+	.num_cs = 2,
+	.lsb = 0,
+	.txneg = 1,
+	.rxneg = 0,
+	.divider = 4,
+	.sleep = 0,
+	.txbitlen = 8,
+	.bus_num = 0,
+};
+
+static struct resource nuc980_qspi0_slave_resource[] = {
+	[0] = {
+		.start = NUC980_PA_SPI0,
+		.end = NUC980_PA_SPI0 + NUC980_SZ_SPI0 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_SPI0,
+		.end = IRQ_SPI0,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_qspi0_slave = {
+	.name = "nuc980-qspi0-slave",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_qspi0_slave_resource),
+	.resource = nuc980_qspi0_slave_resource,
+	.dev = {
+		.platform_data = &nuc980_qspi0_slave_platform_data,
+	}
+};
+#endif
+
+#if defined(CONFIG_NUC980_SPI0_SLAVE) || defined(CONFIG_NUC980_SPI0_SLAVE_MODULE)
+static struct spi_board_info nuc980_spi0_slave_board_info[] __initdata = {
+	{
+		.modalias = "nuc980-spi0-slave",
+		.max_speed_hz = 30000000,
+		.bus_num = 1,
+		.chip_select = 0,       //use SS0
+		.mode = SPI_MODE_0,
+	},
+};
+
+static struct nuc980_spi_info nuc980_spi0_slave_platform_data = {
+	.num_cs = 2,
+	.lsb = 0,
+	.txneg = 1,
+	.rxneg = 0,
+	.divider = 4,
+	.sleep = 0,
+	.txbitlen = 8,
+	.bus_num = 1,
+};
+
+static struct resource nuc980_spi0_slave_resource[] = {
+	[0] = {
+		.start = NUC980_PA_SPI1,
+		.end = NUC980_PA_SPI1 + NUC980_SZ_SPI1 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_SPI1,
+		.end = IRQ_SPI1,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_spi0_slave = {
+	.name = "nuc980-spi0-slave",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_spi0_slave_resource),
+	.resource = nuc980_spi0_slave_resource,
+	.dev = {
+		.platform_data = &nuc980_spi0_slave_platform_data,
+	}
+};
+#endif
+
+#if defined(CONFIG_NUC980_SPI1_SLAVE) || defined(CONFIG_NUC980_SPI1_SLAVE_MODULE)
+static struct spi_board_info nuc980_spi1_slave_board_info[] __initdata = {
+	{
+		.modalias = "nuc980-spi1-slave",
+		.max_speed_hz = 30000000,
+		.bus_num = 2,
+		.chip_select = 0,       //use SS0
+		.mode = SPI_MODE_0,
+	},
+};
+
+static struct nuc980_spi_info nuc980_spi1_slave_platform_data = {
+	.num_cs = 2,
+	.lsb = 0,
+	.txneg = 1,
+	.rxneg = 0,
+	.divider = 4,
+	.sleep = 0,
+	.txbitlen = 8,
+	.bus_num = 2,
+};
+
+static struct resource nuc980_spi1_slave_resource[] = {
+	[0] = {
+		.start = NUC980_PA_SPI2,
+		.end = NUC980_PA_SPI2 + NUC980_SZ_SPI2 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_SPI2,
+		.end = IRQ_SPI2,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_spi1_slave = {
+	.name = "nuc980-spi1-slave",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_spi1_slave_resource),
+	.resource = nuc980_spi1_slave_resource,
+	.dev = {
+		.platform_data = &nuc980_spi1_slave_platform_data,
+	}
+};
+#endif
+
+#if defined(CONFIG_RTC_DRV_NUC980) || defined(CONFIG_RTC_DRV_NUC980_MODULE)
+static struct resource nuc980_rtc_resource[] = {
+	[0] = {
+		.start = NUC980_PA_RTC,
+		.end = NUC980_PA_RTC + NUC980_SZ_RTC - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_RTC,
+		.end = IRQ_RTC,
+		.flags = IORESOURCE_IRQ,
+	},
+};
+
+struct platform_device nuc980_device_rtc = {
+	.name = "nuc980-rtc",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_rtc_resource),
+	.resource = nuc980_rtc_resource,
+};
+#endif
+
+#if defined(CONFIG_NUC980_CAN0) || defined(CONFIG_NUC980_CAN0_MODULE)
+static struct resource nuc980_can0_resource[] = {
+	[0] = {
+		.start = NUC980_PA_CAN0,
+		.end = NUC980_PA_CAN0 + NUC980_SZ_CAN0 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_CAN0,
+		.end = IRQ_CAN0,
+		.flags = IORESOURCE_IRQ,
+	},
+};
+
+struct platform_device nuc980_device_can0 = {
+	.name = "nuc980-can0",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_can0_resource),
+	.resource = nuc980_can0_resource,
+};
+#endif
+
+#if defined(CONFIG_NUC980_CAN1) || defined(CONFIG_NUC980_CAN1_MODULE)
+static struct resource nuc980_can1_resource[] = {
+	[0] = {
+		.start = NUC980_PA_CAN1,
+		.end = NUC980_PA_CAN1 + NUC980_SZ_CAN1 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_CAN1,
+		.end = IRQ_CAN1,
+		.flags = IORESOURCE_IRQ,
+	},
+};
+
+struct platform_device nuc980_device_can1 = {
+	.name = "nuc980-can1",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_can1_resource),
+	.resource = nuc980_can1_resource,
+};
+#endif
+
+#if defined(CONFIG_NUC980_CAN2) || defined(CONFIG_NUC980_CAN2_MODULE)
+static struct resource nuc980_can2_resource[] = {
+	[0] = {
+		.start = NUC980_PA_CAN2,
+		.end = NUC980_PA_CAN2 + NUC980_SZ_CAN2 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_CAN2,
+		.end = IRQ_CAN2,
+		.flags = IORESOURCE_IRQ,
+	},
+};
+
+struct platform_device nuc980_device_can2 = {
+	.name = "nuc980-can2",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_can2_resource),
+	.resource = nuc980_can2_resource,
+};
+#endif
+
+#if defined(CONFIG_NUC980_CAN3) || defined(CONFIG_NUC980_CAN3_MODULE)
+static struct resource nuc980_can3_resource[] = {
+	[0] = {
+		.start = NUC980_PA_CAN3,
+		.end = NUC980_PA_CAN3 + NUC980_SZ_CAN3 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_CAN3,
+		.end = IRQ_CAN3,
+		.flags = IORESOURCE_IRQ,
+	},
+};
+
+struct platform_device nuc980_device_can3 = {
+	.name = "nuc980-can3",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_can3_resource),
+	.resource = nuc980_can3_resource,
+};
+#endif
+
+#if defined(CONFIG_NUC980_EBI) || defined(CONFIG_NUC980_EBI_MODULE)
+static struct resource nuc980_ebi_resource[] = {
+	[0] = {
+		.start = NUC980_PA_EBI,
+		.end = NUC980_PA_EBI + NUC980_SZ_EBI - 1,
+		.flags = IORESOURCE_MEM,
+	},
+};
+
+struct platform_device nuc980_device_ebi = {
+	.name = "nuc980-ebi",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_ebi_resource),
+	.resource = nuc980_ebi_resource,
+};
+#endif
+
+#if defined(CONFIG_PWM_NUC980_PWM0) || defined(CONFIG_PWM_NUC980_PWM0_MODULE)
+static struct pwm_lookup board_pwm0_lookup[] = {
+	PWM_LOOKUP("nuc980-pwm0", 0, "pwm-backlight", NULL, 10000, PWM_POLARITY_NORMAL),
+};
+
+#if 0
+static struct resource nuc980_pwm_resource[] = {
+	[0] = {
+		.start = NUC980_PA_PWM,
+		.end = NUC980_PA_PWM + NUC980_SZ_PWM - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_PWM,
+		.end = IRQ_PWM,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+#endif
+
+struct platform_device nuc980_device_pwm0_ch0 = {
+	.name = "nuc980-pwm0",
+	.id = 0,
+};
+
+struct platform_device nuc980_device_pwm0_ch1 = {
+	.name = "nuc980-pwm0",
+	.id = 1,
+};
+
+struct platform_device nuc980_device_pwm0_ch2 = {
+	.name = "nuc980-pwm0",
+	.id = 2,
+};
+
+struct platform_device nuc980_device_pwm0_ch3 = {
+	.name = "nuc980-pwm0",
+	.id = 3,
+};
+#endif
+
+#if defined(CONFIG_PWM_NUC980_PWM1) || defined(CONFIG_PWM_NUC980_PWM1_MODULE)
+static struct pwm_lookup board_pwm1_lookup[] = {
+	PWM_LOOKUP("nuc980-pwm1", 0, "pwm-backlight", NULL, 10000, PWM_POLARITY_NORMAL),
+};
+
+struct platform_device nuc980_device_pwm1_ch0 = {
+	.name = "nuc980-pwm1",
+	.id = 4,
+};
+
+struct platform_device nuc980_device_pwm1_ch1 = {
+	.name = "nuc980-pwm1",
+	.id = 5,
+};
+
+struct platform_device nuc980_device_pwm1_ch2 = {
+	.name = "nuc980-pwm1",
+	.id = 6,
+};
+
+struct platform_device nuc980_device_pwm1_ch3 = {
+	.name = "nuc980-pwm1",
+	.id = 7,
+};
+#endif
+
+#if defined(CONFIG_NUC980_WDT) || defined(CONFIG_NUC980_WDT_MODULE)
+static struct resource nuc980_wdt_resource[] = {
+	[0] = {
+		.start = NUC980_PA_WDT,
+		.end = NUC980_PA_WDT + NUC980_SZ_WDT - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_WDT,
+		.end = IRQ_WDT,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_wdt = {
+	.name = "nuc980-wdt",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_wdt_resource),
+	.resource = nuc980_wdt_resource,
+};
+#endif
+
+#if defined(CONFIG_NUC980_WWDT) || defined(CONFIG_NUC980_WWDT_MODULE)
+static struct resource nuc980_wwdt_resource[] = {
+	[0] = {
+		.start = NUC980_PA_WWDT,
+		.end = NUC980_PA_WWDT + NUC980_SZ_WWDT - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_WWDT,
+		.end = IRQ_WWDT,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+struct platform_device nuc980_device_wwdt = {
+	.name = "nuc980-wwdt",
+	.id = -1,
+	.num_resources = ARRAY_SIZE(nuc980_wwdt_resource),
+	.resource = nuc980_wwdt_resource,
+};
+#endif
+
+#if defined(CONFIG_SCUART_NUC980) || defined(CONFIG_SCUART_NUC980_MODULE)
+/* Initial serial platform data */
+static struct plat_nuc980serial_port nuc980_scuart_data[] = {
+	[0] = {
+		.membase = NUC980_VA_SC0,
+		.mapbase = NUC980_PA_SC0,
+		.irq = IRQ_SMC0,
+		.uartclk = 12000000,
+
+	},
+	[1] = {
+		.membase = NUC980_VA_SC1,
+		.mapbase = NUC980_PA_SC1,
+		.irq = IRQ_SMC1,
+		.uartclk = 12000000,
+
+	},
+	{},
+};
+#endif
+
+#if defined(CONFIG_NUC980_SC) || defined(CONFIG_NUC980_SC_MODULE) || defined(CONFIG_SCUART_NUC980) || defined(CONFIG_SCUART_NUC980_MODULE)
+
+#if defined(CONFIG_NUC980_SC) || defined(CONFIG_NUC980_SC_MODULE)
+static struct resource nuc980_sc0_resource[] = {
+	[0] = {
+		.start = NUC980_PA_SC0,
+		.end = NUC980_PA_SC0 + NUC980_SZ_SC0- 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_SMC0,
+		.end = IRQ_SMC0,
+		.flags = IORESOURCE_IRQ,
+	},
+};
+
+static struct resource nuc980_sc1_resource[] = {
+	[0] = {
+		.start = NUC980_PA_SC1,
+		.end = NUC980_PA_SC1 + NUC980_SZ_SC1 - 1,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = IRQ_SMC1,
+		.end = IRQ_SMC1,
+		.flags = IORESOURCE_IRQ,
+	},
+};
+#endif
+
+struct platform_device nuc980_device_sc0 = {
+	.name = "nuc980-sc",
+	.id = 0,
+#if defined(CONFIG_NUC980_SC) || defined(CONFIG_NUC980_SC_MODULE)
+	.num_resources = ARRAY_SIZE(nuc980_sc0_resource),
+	.resource = nuc980_sc0_resource,
+#endif
+#if defined(CONFIG_SCUART_NUC980) || defined(CONFIG_SCUART_NUC980_MODULE)
+	.dev = {
+		.platform_data = &nuc980_scuart_data[0],
+	},
+#endif
+};
+
+struct platform_device nuc980_device_sc1 = {
+	.name = "nuc980-sc",
+	.id = 1,
+#if defined(CONFIG_NUC980_SC) || defined(CONFIG_NUC980_SC_MODULE)
+	.num_resources = ARRAY_SIZE(nuc980_sc1_resource),
+	.resource = nuc980_sc1_resource,
+#endif
+#if defined(CONFIG_SCUART_NUC980) || defined(CONFIG_SCUART_NUC980_MODULE)
+	.dev = {
+		.platform_data = &nuc980_scuart_data[1],
+	},
+#endif
+};
+
+#endif
+
+#if defined(CONFIG_NUC980_TIMER) || defined(CONFIG_NUC980_TIMER_MODULE)
+static struct resource nuc980_timer_resource[] = {
+	[0] = {
+		.start = IRQ_TIMER0,
+		.end = IRQ_TIMER0,
+		.flags = IORESOURCE_IRQ,
+	},
+	[1] = {
+		.start = IRQ_TIMER1,
+		.end = IRQ_TIMER1,
+		.flags = IORESOURCE_IRQ,
+	},
+	[2] = {
+		.start = IRQ_TIMER2,
+		.end = IRQ_TIMER2,
+		.flags = IORESOURCE_IRQ,
+	},
+	[3] = {
+		.start = IRQ_TIMER3,
+		.end = IRQ_TIMER3,
+		.flags = IORESOURCE_IRQ,
+	},
+	[4] = {
+		.start = IRQ_TIMER4,
+		.end = IRQ_TIMER4,
+		.flags = IORESOURCE_IRQ,
+	},
+	[5] = {
+		.start = IRQ_TIMER5,
+		.end = IRQ_TIMER5,
+		.flags = IORESOURCE_IRQ,
+	},
+};
+
+struct platform_device nuc980_device_timer0 = {
+	.name = "nuc980-timer",
+	.id = 0,
+	.num_resources = ARRAY_SIZE(nuc980_timer_resource),
+	.resource = nuc980_timer_resource,
+};
+
+struct platform_device nuc980_device_timer1 = {
+	.name = "nuc980-timer",
+	.id = 1,
+	.num_resources = ARRAY_SIZE(nuc980_timer_resource),
+	.resource = nuc980_timer_resource,
+};
+
+struct platform_device nuc980_device_timer2 = {
+	.name = "nuc980-timer",
+	.id = 2,
+	.num_resources = ARRAY_SIZE(nuc980_timer_resource),
+	.resource = nuc980_timer_resource,
+};
+
+struct platform_device nuc980_device_timer3 = {
+	.name = "nuc980-timer",
+	.id = 3,
+	.num_resources = ARRAY_SIZE(nuc980_timer_resource),
+	.resource = nuc980_timer_resource,
+};
+
+struct platform_device nuc980_device_timer4 = {
+	.name = "nuc980-timer",
+	.id = 4,
+	.num_resources = ARRAY_SIZE(nuc980_timer_resource),
+	.resource = nuc980_timer_resource,
+};
+
+struct platform_device nuc980_device_timer5 = {
+	.name = "nuc980-timer",
+	.id = 5,
+	.num_resources = ARRAY_SIZE(nuc980_timer_resource),
+	.resource = nuc980_timer_resource,
+};
+#endif
+
+#if defined(CONFIG_PINCTRL) || defined(CONFIG_PINCTRL_MODULE)
+struct platform_device nuc980_device_pinctrl = {
+	.name = "pinctrl-nuc980",
+	.id = -1,
+};
+#endif
+
+#if defined(CONFIG_GPIO_NUC980) || defined(CONFIG_GPIO_NUC980_MODULE)
+#if defined(CONFIG_I2C_ALGOBIT) || defined(CONFIG_I2C_ALGOBIT_MODULE)
+static struct i2c_board_info __initdata nuc980_i2c_clients4[] = {
+
+#if defined(CONFIG_SENSOR0_OV7725)
+        {I2C_BOARD_INFO("cap0_ov7725", 0x21),},
+#endif
+#if defined(CONFIG_SENSOR0_OV5640)
+        {I2C_BOARD_INFO("cap0_ov5640", 0x3c),},
+#endif
+#if defined(CONFIG_SENSOR0_NT99141)
+        {I2C_BOARD_INFO("cap0_nt99141", 0x2a),},
+#endif
+#if defined(CONFIG_SENSOR0_NT99050)
+        {I2C_BOARD_INFO("cap0_nt99050", 0x21),},
+#endif
+#if defined(CONFIG_SENSOR0_GC0308)
+        {I2C_BOARD_INFO("cap0_gc0308", 0x21),},
+#endif
+
+#if defined(CONFIG_SENSOR1_OV7725)
+        {I2C_BOARD_INFO("cap1_ov7725", 0x21),},
+#endif
+#if defined(CONFIG_SENSOR1_OV5640)
+        {I2C_BOARD_INFO("cap1_ov5640", 0x3c),},
+#endif
+#if defined(CONFIG_SENSOR1_NT99141)
+        {I2C_BOARD_INFO("cap1_nt99141", 0x2a),},
+#endif
+#if defined(CONFIG_SENSOR1_NT99050)
+        {I2C_BOARD_INFO("cap1_nt99050", 0x21),},
+#endif
+#if defined(CONFIG_SENSOR1_GC0308)
+        {I2C_BOARD_INFO("cap1_gc0308", 0x21),},
+#endif
+
+};
+
+static struct i2c_gpio_platform_data i2c_gpio_adapter_data = {
+	.sda_pin = NUC980_PB7,
+	.scl_pin = NUC980_PB5,
+	.udelay = 1,
+	.timeout = 100,
+	.sda_is_open_drain = 0,	//not support open drain mode
+	.scl_is_open_drain = 0,	//not support open drain mode
+};
+
+static struct platform_device i2c_gpio = {
+	.name = "i2c-gpio",
+	.id = 4,
+	.dev = {
+		.platform_data = &i2c_gpio_adapter_data,
+	},
+};
+#endif
+static struct resource nuc980_gpio_resource[] = {
+	[0] = {
+		.start = NUC980_PA_GPIO,
+		.end = NUC980_PA_GPIO + NUC980_SZ_GPIO - 1,
+		.flags = IORESOURCE_MEM,
+	},
+};
+
+struct platform_device nuc980_device_gpio = {
+	.name = "nuc980-gpio",
+	.id = 0,
+	.num_resources = ARRAY_SIZE(nuc980_gpio_resource),
+	.resource = nuc980_gpio_resource,
+};
+
+#ifndef CONFIG_USE_OF
+struct platform_device nuc980_device_eint0 = {
+	.name = "nuc980-gpio",
+	.id = 1,
+};
+
+struct platform_device nuc980_device_eint1 = {
+	.name = "nuc980-gpio",
+	.id = 2,
+};
+
+struct platform_device nuc980_device_eint2 = {
+	.name = "nuc980-gpio",
+	.id = 3,
+};
+
+struct platform_device nuc980_device_eint3 = {
+	.name = "nuc980-gpio",
+	.id = 4,
+};
+#endif
+#endif
+
+#if defined(CONFIG_IIO_GPIO_TRIGGER) || defined(CONFIG_IIO_GPIO_TRIGGER_MODULE)
+static struct resource iio_gpio_trigger_resources[] = {
+	[0] = {
+		.start = IRQ_GPIO_START + NUC980_PE2,
+		.end = IRQ_GPIO_START + NUC980_PE2,
+		.flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWEDGE,
+	},
+};
+
+static struct platform_device iio_gpio_trigger = {
+	.name = "iio_gpio_trigger",
+	.num_resources = ARRAY_SIZE(iio_gpio_trigger_resources),
+	.resource = iio_gpio_trigger_resources,
+};
+#endif
+#if defined(CONFIG_BACKLIGHT_PWM)
+static struct platform_pwm_backlight_data nuc980_backlight_data = {
+	.pwm_id = 0,
+	.max_brightness = 1,
+	.dft_brightness = 1,
+	.pwm_period_ns = 78000,
+};
+
+struct platform_device nuc980_pwm_bl = {
+	.name = "pwm-backlight",
+	.dev = {
+		.platform_data = &nuc980_backlight_data,
+	},
+};
+#endif
+static struct platform_device *nuc980_public_dev[] __initdata = {
+	&nuc980_serial_device0,
+
+#if defined(CONFIG_NUC980_UART1) || defined(CONFIG_NUC980_UART1_MODULE)
+	&nuc980_serial_device1,
+#endif
+
+#if defined(CONFIG_NUC980_UART2) || defined(CONFIG_NUC980_UART2_MODULE)
+	&nuc980_serial_device2,
+#endif
+
+#if defined(CONFIG_NUC980_UART3) || defined(CONFIG_NUC980_UART3_MODULE)
+	&nuc980_serial_device3,
+#endif
+
+#if defined(CONFIG_NUC980_UART4) || defined(CONFIG_NUC980_UART4_MODULE)
+	&nuc980_serial_device4,
+#endif
+
+#if defined(CONFIG_NUC980_UART5) || defined(CONFIG_NUC980_UART5_MODULE)
+	&nuc980_serial_device5,
+#endif
+
+#if defined(CONFIG_NUC980_UART6) || defined(CONFIG_NUC980_UART6_MODULE)
+	&nuc980_serial_device6,
+#endif
+
+#if defined(CONFIG_NUC980_UART7) || defined(CONFIG_NUC980_UART7_MODULE)
+	&nuc980_serial_device7,
+#endif
+
+#if defined(CONFIG_NUC980_UART8) || defined(CONFIG_NUC980_UART8_MODULE)
+	&nuc980_serial_device8,
+#endif
+
+#if defined(CONFIG_NUC980_UART9) || defined(CONFIG_NUC980_UART9_MODULE)
+	&nuc980_serial_device9,
+#endif
+
+#if defined(CONFIG_NUC980_CAN0) || defined(CONFIG_NUC980_CAN0_MODULE)
+	&nuc980_device_can0,
+#endif
+
+#if defined(CONFIG_NUC980_CAN1) || defined(CONFIG_NUC980_CAN1_MODULE)
+	&nuc980_device_can1,
+#endif
+
+#if defined(CONFIG_NUC980_CAN2) || defined(CONFIG_NUC980_CAN2_MODULE)
+	&nuc980_device_can2,
+#endif
+
+#if defined(CONFIG_NUC980_CAN3) || defined(CONFIG_NUC980_CAN3_MODULE)
+	&nuc980_device_can3,
+#endif
+
+#if defined(CONFIG_NUC980_EBI) || defined(CONFIG_NUC980_EBI_MODULE)
+	&nuc980_device_ebi,
+#endif
+
+#if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
+	&nuc980_device_ohci,
+	&nuc980_device_usb_lite0,
+	&nuc980_device_usb_lite1,
+	&nuc980_device_usb_lite2,
+	&nuc980_device_usb_lite3,
+	&nuc980_device_usb_lite4,
+	&nuc980_device_usb_lite5,
+#endif
+#if defined(CONFIG_USB_EHCI_HCD) || defined(CONFIG_USB_EHCI_HCD_MODULE)
+	&nuc980_device_ehci,
+#endif
+#if defined(CONFIG_CRYPTO_DEV_NUC980) || defined(CONFIG_CRYPTO_DEV_NUC980_MODULE)
+	&nuc980_device_crypto,
+	&nuc980_device_crypto_raw,
+	&nuc980_device_prng,
+#endif
+
+#if defined(CONFIG_I2C_BUS_NUC980_P0) || defined(CONFIG_I2C_BUS_NUC980_P0_MODULE)
+	&nuc980_device_i2c0,
+#endif
+#if defined(CONFIG_I2C_BUS_NUC980_P1) || defined(CONFIG_I2C_BUS_NUC980_P1_MODULE)
+	&nuc980_device_i2c1,
+#endif
+#if defined(CONFIG_I2C_BUS_NUC980_P2) || defined(CONFIG_I2C_BUS_NUC980_P2_MODULE)
+	&nuc980_device_i2c2,
+#endif
+#if defined(CONFIG_I2C_BUS_NUC980_P3) || defined(CONFIG_I2C_BUS_NUC980_P3_MODULE)
+	&nuc980_device_i2c3,
+#endif
+
+#if defined(CONFIG_NUC980_DMA) || defined(CONFIG_NUC980_DMA_MODULE)
+	&nuc980_device_dma,
+#endif
+
+
+#if defined(CONFIG_MMC_NUC980_SD) || defined(CONFIG_MMC_NUC980_SD_MODULE)
+	&nuc980_device_sdh,
+#endif
+#if defined(CONFIG_MTD_NAND_NUC980) || defined(CONFIG_MTD_NAND_NUC980_MODULE) || defined(CONFIG_MMC_NUC980_FMI) || defined(CONFIG_MMC_NUC980_FMI_MODULE)
+	&nuc980_device_fmi,
+#endif
+#if defined(CONFIG_NUC980_ETH0) || defined(CONFIG_NUC980_ETH0_MODULE)
+	&nuc980_device_emac0,
+#endif
+#if defined(CONFIG_NUC980_ETH1) || defined(CONFIG_NUC980_ETH1_MODULE)
+	&nuc980_device_emac1,
+#endif
+#if defined(CONFIG_PWM_NUC980_PWM0) || defined(CONFIG_PWM_NUC980_PWM0_MODULE)
+	&nuc980_device_pwm0_ch0,
+	&nuc980_device_pwm0_ch1,
+	&nuc980_device_pwm0_ch2,
+	&nuc980_device_pwm0_ch3,
+#endif
+#if defined(CONFIG_PWM_NUC980_PWM1) || defined(CONFIG_PWM_NUC980_PWM1_MODULE)
+	&nuc980_device_pwm1_ch0,
+	&nuc980_device_pwm1_ch1,
+	&nuc980_device_pwm1_ch2,
+	&nuc980_device_pwm1_ch3,
+#endif
+#if defined(CONFIG_NUC980_WDT) || defined(CONFIG_NUC980_WDT_MODULE)
+	&nuc980_device_wdt,
+#endif
+#if defined(CONFIG_NUC980_WWDT) || defined(CONFIG_NUC980_WWDT_MODULE)
+	&nuc980_device_wwdt,
+#endif
+#if defined(CONFIG_VIDEO0_NUC980) || defined(CONFIG_VIDEO0_NUC980_MODULE)
+	&nuc980_device_cap0,
+#endif
+#if defined(CONFIG_VIDEO1_NUC980) || defined(CONFIG_VIDEO1_NUC980_MODULE)
+	&nuc980_device_cap1,
+#endif
+#if defined(CONFIG_SND_SOC_NUC980) || defined(CONFIG_SND_SOC_NUC980_MODULE)
+	&nuc980_device_audio_pcm,
+	&nuc980_device_audio,
+	&nuc980_device_audio_i2s,
+#endif
+#if defined(CONFIG_USB_NUC980) || defined(CONFIG_USB_NUC980_MODULE)
+	&nuc980_device_usbgadget,
+#endif
+#if defined(CONFIG_SPI_NUC980_QSPI0) || defined(CONFIG_SPI_NUC980_QSPI0_MODULE)
+	&nuc980_device_qspi0,
+#endif
+#if defined(CONFIG_SPI_NUC980_SPI0) || defined(CONFIG_SPI_NUC980_SPI0_MODULE)
+	&nuc980_device_spi0,
+#endif
+#if defined(CONFIG_SPI_NUC980_SPI1) || defined(CONFIG_SPI_NUC980_SPI1_MODULE)
+	&nuc980_device_spi1,
+#endif
+
+#if defined(CONFIG_NUC980_QSPI0_SLAVE) || defined(CONFIG_NUC980_QSPI0_SLAVE_MODULE)
+	&nuc980_device_qspi0_slave,
+#endif
+
+#if defined(CONFIG_NUC980_SPI0_SLAVE) || defined(CONFIG_NUC980_SPI0_SLAVE_MODULE)
+	&nuc980_device_spi0_slave,
+#endif
+
+#if defined(CONFIG_NUC980_SPI1_SLAVE) || defined(CONFIG_NUC980_SPI1_SLAVE_MODULE)
+	&nuc980_device_spi1_slave,
+#endif
+
+#if defined(CONFIG_IIO_NUC980ADC) || defined(CONFIG_IIO_NUC980ADC_MODULE)
+	&nuc980_device_nadc,
+#endif
+
+#if defined(CONFIG_NUC980_TIMER) || defined(CONFIG_NUC980_TIMER_MODULE)
+	&nuc980_device_timer0,
+	&nuc980_device_timer1,
+	&nuc980_device_timer2,
+	&nuc980_device_timer3,
+	// These 2 timers are reserved for kernel clock soruce and clock event
+	// So we're not populate them here unless kernle use other timers.
+	//&nuc980_device_timer4,
+	//&nuc980_device_timer5,
+#endif
+#if defined(CONFIG_PINCTRL) || defined(CONFIG_PINCTRL_MODULE)
+	&nuc980_device_pinctrl,
+#endif
+#if defined(CONFIG_RTC_DRV_NUC980) || defined(CONFIG_RTC_DRV_NUC980_MODULE)
+	&nuc980_device_rtc,
+#endif
+#if defined(CONFIG_GPIO_NUC980) || defined(CONFIG_GPIO_NUC980_MODULE)
+	&nuc980_device_gpio,
+#ifndef CONFIG_USE_OF
+	&nuc980_device_eint0,
+	&nuc980_device_eint1,
+	&nuc980_device_eint2,
+	&nuc980_device_eint3,
+#endif
+#endif
+#if defined(CONFIG_I2C_ALGOBIT) || defined(CONFIG_I2C_ALGOBIT_MODULE)
+	&i2c_gpio,
+#endif
+#if defined(CONFIG_NUC980_SC) || defined(CONFIG_NUC980_SC_MODULE) || defined(CONFIG_SCUART_NUC980) || defined(CONFIG_SCUART_NUC980_MODULE)
+	&nuc980_device_sc0,
+	&nuc980_device_sc1,
+#endif
+
+#if defined(CONFIG_IIO_GPIO_TRIGGER) || defined(CONFIG_IIO_GPIO_TRIGGER_MODULE)
+	&iio_gpio_trigger,
+#endif
+#if defined(CONFIG_BACKLIGHT_PWM)
+	&nuc980_pwm_bl,
+#endif
+};
+
+void __init nuc980_platform_init(struct platform_device **device, int size)
+{
+	platform_add_devices(device, size);
+	platform_add_devices(nuc980_public_dev, ARRAY_SIZE(nuc980_public_dev));
+
+#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_SPI_SPIDEV) || defined(CONFIG_SPI_SPIDEV_MODULE)
+	/* register spi devices */
+#if defined(CONFIG_SPI_NUC980_QSPI0) || defined(CONFIG_SPI_NUC980_QSPI0_MODULE)
+	spi_register_board_info(nuc980_qspi0_board_info,
+	                        ARRAY_SIZE(nuc980_qspi0_board_info));
+#endif
+#if defined(CONFIG_SPI_NUC980_SPI0) || defined(CONFIG_SPI_NUC980_SPI0_MODULE)
+	spi_register_board_info(nuc980_spi0_board_info,
+	                        ARRAY_SIZE(nuc980_spi0_board_info));
+#endif
+#if defined(CONFIG_SPI_NUC980_SPI1) || defined(CONFIG_SPI_NUC980_SPI1_MODULE)
+	spi_register_board_info(nuc980_spi1_board_info,
+	                        ARRAY_SIZE(nuc980_spi1_board_info));
+#endif
+#endif
+
+#if defined(CONFIG_NUC980_QSPI0_SLAVE) || defined(CONFIG_NUC980_QSPI0_SLAVE_MODULE)
+	spi_register_board_info(nuc980_qspi0_slave_board_info,
+	                        ARRAY_SIZE(nuc980_qspi0_slave_board_info));
+#endif
+
+#if defined(CONFIG_NUC980_SPI0_SLAVE) || defined(CONFIG_NUC980_SPI0_SLAVE_MODULE)
+	spi_register_board_info(nuc980_spi0_slave_board_info,
+	                        ARRAY_SIZE(nuc980_spi0_slave_board_info));
+#endif
+
+#if defined(CONFIG_NUC980_SPI1_SLAVE) || defined(CONFIG_NUC980_SPI1_SLAVE_MODULE)
+	spi_register_board_info(nuc980_spi1_slave_board_info,
+	                        ARRAY_SIZE(nuc980_spi1_slave_board_info));
+#endif
+
+#if defined(CONFIG_I2C_BUS_NUC980_P0) || defined(CONFIG_I2C_BUS_NUC980_P0_MODULE)
+	i2c_register_board_info(0, nuc980_i2c_clients0,
+	                        sizeof(nuc980_i2c_clients0) /
+	                        sizeof(struct i2c_board_info));
+#endif
+
+#if defined(CONFIG_I2C_BUS_NUC980_P1) || defined(CONFIG_I2C_BUS_NUC980_P1_MODULE)
+	i2c_register_board_info(1, nuc980_i2c_clients1,
+	                        sizeof(nuc980_i2c_clients1) /
+	                        sizeof(struct i2c_board_info));
+#endif
+
+#if defined(CONFIG_I2C_BUS_NUC980_P2) || defined(CONFIG_I2C_BUS_NUC980_P2_MODULE)
+	i2c_register_board_info(2, nuc980_i2c_clients2,
+	                        sizeof(nuc980_i2c_clients2) /
+	                        sizeof(struct i2c_board_info));
+#endif
+
+#if defined(CONFIG_GPIO_NUC980) || defined(CONFIG_GPIO_NUC980_MODULE)
+#if defined(CONFIG_I2C_ALGOBIT) || defined(CONFIG_I2C_ALGOBIT_MODULE)
+	i2c_register_board_info(4, nuc980_i2c_clients4,
+	                        sizeof(nuc980_i2c_clients4) /
+	                        sizeof(struct i2c_board_info));
+#endif
+#endif
+
+#if defined(CONFIG_PWM_NUC980_PWM0) || defined(CONFIG_PWM_NUC980_PWM0_MODULE)
+	pwm_add_table(board_pwm0_lookup, ARRAY_SIZE(board_pwm0_lookup));
+#endif
+
+#if defined(CONFIG_PWM_NUC980_PWM1) || defined(CONFIG_PWM_NUC980_PWM1_MODULE)
+	pwm_add_table(board_pwm1_lookup, ARRAY_SIZE(board_pwm1_lookup));
+#endif
+}
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/dt-nuc980-dev-v1.0.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/dt-nuc980-dev-v1.0.c
--- linux-4.4.194/arch/arm/mach-nuc980/dt-nuc980-dev-v1.0.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/dt-nuc980-dev-v1.0.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,93 @@
+/*
+ * linux/arch/arm/mach-nuc980/Board-dt-nuc980.c
+ *
+ * Copyright (C) 2017 Nuvoton technology corporation.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#include <linux/clk.h>
+#include <linux/types.h>
+#include <linux/init.h>
+#include <linux/module.h>
+#include <linux/gpio.h>
+#include <linux/of.h>
+#include <linux/of_irq.h>
+#include <linux/of_platform.h>
+#include <linux/platform_device.h>
+
+#include <linux/spi/spi.h>
+#include <linux/spi/flash.h>
+#include <linux/pwm.h>
+
+#include <asm/setup.h>
+#include <asm/irq.h>
+#include <asm/mach/arch.h>
+#include <asm/mach/irq.h>
+#include <asm/mach/map.h>
+#include <asm/mach-types.h>
+#include <mach/map.h>
+#include <mach/mfp.h>
+
+#include <mach/irqs.h>
+#include <mach/regs-gcr.h>
+#include <mach/regs-aic.h>
+
+#include "cpu.h"
+#include "pm.h"
+
+extern void nuc980_timer_init(void);
+extern void __init nuc980_map_io(void);
+extern int __init nuc980_of_init_irq(struct device_node *node, struct device_node *parent);
+extern void nuc980_restart(enum reboot_mode mode, const char *cmd);
+
+static void __init nuc980_init_late(void)
+{
+	nuc980_init_suspend();
+}
+
+static void __init nuc980_dt_device_init(void)
+{
+	printk(KERN_INFO "<DT> %s +\n", __func__);
+	of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
+	printk(KERN_INFO "<DT> %s -\n", __func__);
+}
+
+static const struct of_device_id irq_of_match[] __initconst = {
+	{
+		.compatible = "nuvoton,nuc980-aic",
+		.data = nuc980_of_init_irq
+	},
+	{ /*sentinel */ }
+};
+
+static void __init nuc980_dt_init_irq(void)
+{
+	of_irq_init(irq_of_match);
+}
+
+static const char *nuc980_dt_board_compat[] __initdata = {
+	"nuvoton,nuc980",
+	"nuvoton,nuc980-dev-v1.0",
+	NULL
+};
+
+DT_MACHINE_START(nuc980_dt, "Nuvoton NUC980 (Device Tree)")
+	.atag_offset = 0x100,
+	.init_time = nuc980_timer_init,
+	.map_io = nuc980_map_io,
+//      .init_early     = nuc980_dt_initialize,
+	.init_irq = nuc980_dt_init_irq,
+	.init_machine = nuc980_dt_device_init,
+	.dt_compat = nuc980_dt_board_compat,
+	.init_late = nuc980_init_late,
+	.restart = nuc980_restart,
+MACHINE_END
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/fiq.S NUC980-linux-4.4.194/arch/arm/mach-nuc980/fiq.S
--- linux-4.4.194/arch/arm/mach-nuc980/fiq.S	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/fiq.S	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,35 @@
+/*
+ * FIQ handler
+ *
+ * Copyright (C) 2017 Nuvoton Technology Corp.
+ *
+ * This file is licensed under the terms of the GNU General Public
+ * License version 2.  This program is licensed "as is" without any
+ * warranty of any kind, whether express or implied.
+ */
+
+#include <linux/linkage.h>
+#include <asm/assembler.h>
+
+	.text
+	.global fiq_handler_end
+
+ENTRY(fiq_handler)
+	stmdb	sp!, {r0-r12, lr}
+
+	@ branch to c handler
+	blx     r8
+
+	@ read REG_AIC_FIQNUM
+	ldr     r12, [r10]
+
+	@ write 0x1 to REG_AIC_EOFS
+	mov     r12, #0x1
+	add     r11, r10, #0x30
+	str     r12, [r11]
+
+	/* return from FIQ */
+	ldmia	sp!, {r0-r12, lr}
+	subs	pc, lr, #4
+
+fiq_handler_end:
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/clkdev.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/clkdev.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/clkdev.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/clkdev.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,7 @@
+#ifndef __ASM_MACH_CLKDEV_H
+#define __ASM_MACH_CLKDEV_H
+
+#define __clk_get(clk) ({ 1; })
+#define __clk_put(clk) do { } while (0)
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/debug-macro.S NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/debug-macro.S
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/debug-macro.S	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/debug-macro.S	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,66 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/debug-macro.S
+ *
+ *  Copyright (C) 2017 Nuvoton Technology Corp.
+ *
+ * Debugging macro include header
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+*/
+
+#include <mach/hardware.h>
+
+#define CLK_PCLKEN0	0xB0000218
+#define SYS_GPF_MFPH	0xB000009C
+#define UART_REG_THR	0x00
+#define UART_REG_FSR	0x18
+#define TX_EMPTY	0x00400000
+#define TE_FLAG		0x10000000
+
+#define TX_IDLE		(TX_EMPTY | TE_FLAG)
+
+	.macro	addruart, rp, rv, tmp
+	adr	\rp, 8f					@ get effective addr of 8f
+	ldr	\rv, [\rp]				@ get absolute addr of 8f
+	sub	\rv, \rv, \rp				@ offset between the two
+	ldr	\rp, [\rp, #4]				@ abs addr of uart_init
+	sub	\tmp, \rp, \rv				@ make it effective
+	ldr	\rp, [\tmp, #0]				@ uart_init val
+	cmp	\rp, #1					@ CLK/MFP configured?
+	bne	6f
+	mov	\rp, #0
+	str	\rp, [\tmp, #0]
+	ldr	\tmp, =CLK_PCLKEN0			@ Enable UART0 CLK
+	ldr	\rp, [\tmp, #0]
+	orr	\rp, \rp, #0x10000
+	str	\rp, [\tmp, #0]
+	ldr	\tmp, =SYS_GPF_MFPH			@ Enable UART0 MFP
+	mov	\rp, #0x11000
+	str	\rp, [\tmp, #0]
+
+6:	ldr	\rp, =NUC980_PA_UART0			@ Physical address
+	ldr	\rv, =NUC980_VA_UART0			@ Virtual address
+	b	168f
+	.align
+8:	.word	.
+	.word	nuc980_uart_init
+	.ltorg
+168:
+	.endm
+
+	.macro	senduart,rd,rx
+	str	\rd, [\rx, #(UART_REG_THR)]		@ Write to Tx FIFO
+	.endm
+
+	.macro	waituart,rd,rx				@ Do nothing
+	.endm
+
+	.macro	busyuart,rd,rx
+1688:	ldr	\rd, [\rx, #(UART_REG_FSR)]		@ Read FIFO Status Register
+	and	\rd, \rd, #TX_IDLE
+	tst	\rd, #TX_IDLE
+	beq	1688b
+	.endm
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/drvjpeg.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/drvjpeg.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/drvjpeg.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/drvjpeg.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,319 @@
+/* drvjpeg.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#ifndef __DRVJPEG_H__
+#define __DRVJPEG_H__
+
+//Include header file
+
+#define outp32(addr, value)		__raw_writel((value), (addr))
+#define inp32(addr)			__raw_readl(addr)
+
+#define DRVJPEG_ENC_PRIMARY		0
+#define DRVJPEG_ENC_THUMBNAIL		1
+
+//Define for Interrupt Status
+#define DRVJPEG_EER_INTS	ERR_INTS
+#define DRVJPEG_DER_INTS	DER_INTS
+#define DRVJPEG_DEC_INTS	DEC_INTS
+#define DRVJPEG_ENC_INTS	ENC_INTS
+#define DRVJPEG_DHE_INTS	DHE_INTS
+#define DRVJPEG_IPW_INTS	IPW_INTS
+//#define DRVJPEG_DOW_INTS      JPG_DOW_INTS
+#define DRVJPEG_DOW_INTS	OPW_INTS
+#define JPG_DOW_INTS		OPW_INTS
+
+//Define for Scaling
+#define DRVJPEG_ENC_UPSCALE_MODE		0
+#define DRVJPEG_DEC_PACKET_DOWNSCALE_MODE	1
+#define DRVJPEG_DEC_PLANAR_DOWNSCALE_MODE	2
+#define DRVJPEG_ENC_PLANAR_DOWNSCALE_MODE	3
+
+//Define for Interrupt Enable
+#define DRVJPEG_EER_INTE	ERR_INTE
+#define DRVJPEG_DER_INTE	DER_INTE
+#define DRVJPEG_DEC_INTE	DEC_INTE
+#define DRVJPEG_ENC_INTE	ENC_INTE
+#define DRVJPEG_DHE_INTE	DHE_INTE
+#define DRVJPEG_IPW_INTE	IPW_INTE
+//#define DRVJPEG_DOW_INTE      JPG_DOW_INTE
+#define DRVJPEG_DOW_INTE	OPW_INTE
+
+//Define for Encode input Format
+#define DRVJPEG_ENC_SOURCE_PLANAR	0
+#define DRVJPEG_ENC_SOURCE_PACKET	1
+
+//Version definition
+
+//Export functions
+#define _DRVJPEG_SET_YADDR(u32Address)				outp32(REG_JYADDR0, u32Address)
+#define _DRVJPEG_SET_UADDR(u32Address)				outp32(REG_JUADDR0, u32Address)
+#define _DRVJPEG_SET_VADDR(u32Address)				outp32(REG_JVADDR0, u32Address)
+#define _DRVJPEG_GET_YADDR()					inp32(REG_JYADDR0)
+#define _DRVJPEG_GET_UADDR()					inp32(REG_JUADDR0)
+#define _DRVJPEG_GET_VADDR()					inp32(REG_JVADDR0)
+#define _DRVJPEG_SET_YSTRIDE(u32Stride)				outp32(REG_JYSTRIDE, u32Stride)
+#define _DRVJPEG_SET_USTRIDE(u32Stride)				outp32(REG_JUSTRIDE, u32Stride)
+#define _DRVJPEG_SET_VSTRIDE(u32Stride)				outp32(REG_JVSTRIDE, u32Stride)
+#define _DRVJPEG_GET_YSTRIDE()					inp32(REG_JYSTRIDE)
+#define _DRVJPEG_GET_USTRIDE()					inp32(REG_JUSTRIDE)
+#define _DRVJPEG_GET_VSTRIDE()					inp32(REG_JVSTRIDE)
+#define _DRVJPEG_SET_BITSTREAM_ADDR(u32Address)			outp32(REG_JIOADDR0, u32Address)
+#define _DRVJPEG_GET_BITSTREAM_ADDR()				inp32(REG_JIOADDR0)
+#define _DRVJPEG_SET_ENC_DEC(u8Mode)				outp32(REG_JMCR, (inp32(REG_JMCR) & ~ENC_DEC) | (u8Mode << 7));
+
+//Encode
+#define _DRVJPEG_GET_ENC_PRIMARY_BITSTREAM_SIZE()		inp32(REG_JPRI_SIZE)
+#define _DRVJPEG_GET_ENC_THUMBNAIL_BITSTREAM_SIZE()		inp32(REG_JTHB_SIZE)
+#define _DRVJPEG_SET_SOURCE_IMAGE_HEIGHT(u16Size)		outp32(REG_JSRCH, u16Size)
+#define _DRVJPEG_GET_SOURCE_IMAGE_HEIGHT()			inp32(REG_JSRCH)
+#define _DRVJPEG_ENC_ENABLE_UPSCALING()				outp32(REG_JPSCALU, inp32(REG_JPSCALU) | JPSCALU_8X)
+#define _DRVJPEG_ENC_DISABLE_UPSCALING()			outp32(REG_JPSCALU, inp32(REG_JPSCALU) & ~JPSCALU_8X)
+#define _DRVJPEG_ENC_ISENABLE_UPSCALING()			((inp32(REG_JPSCALU) & JPSCALU_8X) >> 6)
+#define _DRVJPEG_ENC_SET_HEADER_CONTROL(u8Control)		outp32(REG_JHEADER, u8Control)
+#define _DRVJPEG_ENC_GET_HEADER_CONTROL()			inp32(REG_JHEADER)
+#define _DRVJPEG_ENC_SET_RDI_VALUE(u8Value)			outp32(REG_JPRST, u8Value)
+#define _DRVJPEG_ENC_GET_RDI_VALUE()				inp32(REG_JPRST)
+
+//Decode
+#define _DRVJPEG_DEC_ENABLE_DOWNSCALING()			outp32(REG_JPSCALD, PSX_ON)
+#define _DRVJPEG_DEC_ISENABLE_DOWNSCALING()			((inp32(REG_JPSCALD) & PSX_ON) >> 15)
+#define _DRVJPEG_DEC_DISABLE_DOWNSCALING()			outp32(REG_JPSCALD,~PSX_ON)
+#define _DRVJPEG_DEC_GET_DECODED_IMAGE_FORMAT()			(inp32(REG_JITCR) & DYUV_MODE)
+#define _DRVJPEG_DEC_ENABLE_LOW_PASS_FILTER()			outp32(REG_JPSCALD, inp32(REG_JPSCALD) | PS_LPF_ON)
+#define _DRVJPEG_DEC_DISABLE_LOW_PASS_FILTER()			outp32(REG_JPSCALD, inp32(REG_JPSCALD) & ~PS_LPF_ON)
+#define _DRVJPEG_DEC_ISENABLE_LOW_PASS_FILTER()			((inp32(REG_JPSCALD) & PS_LPF_ON) >> 14)
+#define _DRVJPEG_DEC_SET_INPUT_WAIT(u16Size)			outp32(REG_JMACR, 0x00400008 | ((u16Size & 0x3FF)<< 8));
+#define _DRVJPEG_DEC_RESUME_INPUT_WAIT()			outp32(REG_JMCR, inp32(REG_JMCR)|RESUMEI);
+#define _DRVJPEG_DEC_DISABLE_WINDOWDECODE()			outp32(REG_JMCR, inp32(REG_JMCR) & ~(WIN_DEC));
+//Interrupt
+#define _DRVJPEG_INT_ENABLE(u32Intflag)				outp32(REG_JINTCR, u32Intflag)
+#define _DRVJPEG_INT_DISABLE(u32Intflag)			outp32(REG_JINTCR, inp32 (REG_JINTCR) & ~(u32Intflag))
+#define _DRVJPEG_GET_INT_STATUS()				inp32 (REG_JINTCR)
+#define _DRVJPEG_CLEAR_INT(u32Intflag)				outp32(REG_JINTCR, (inp32 (REG_JINTCR) & ~0xFF) | u32Intflag)
+
+//Define inline function
+
+__s32 nuc980_Jpeg_Open(void);
+
+static __inline void nuc980_Jpeg_Close(void)
+{
+	outp32(REG_CLK_HCLKEN, (inp32(REG_CLK_HCLKEN) & ~(1 << 29)));
+}
+
+void nuc980_Jpeg_Init(void);
+
+void nuc980_Jpeg_Trigger(void);
+
+__s32 nuc980_Jpeg_SetEncodeMode(__u8 u8SourceFormat, __u16 u16JpegFormat);
+
+__s32 nuc980_Jpeg_SetDecodeMode(__u32 u32OutputFormat);
+
+__s32 nuc980_Jpeg_CalScalingFactor(__u8 u8Mode,	//Up / Down Scaling
+				   __u16 u16Height,	//Original Height
+				   __u16 u16Width,	//Original Width
+				   __u16 u16ScalingHeight,	//Scaled Height
+				   __u16 u16ScalingWidth,	//Scaled Width
+				   __u16 *pu16RatioH,	//Horizontal Ratio
+				   __u16 *pu16RatioW	//Vertical Ratio
+    );
+
+__s32 nuc980_Jpeg_SetScalingFactor(__u8 u8Mode,	//Up / Down Scaling
+				   __u16 u16FactorH,	//Vertical Scaling Factor
+				   __u16 u16FactorW	//Horizontal Scaling Factor
+    );
+
+void nuc980_Jpeg_GetDecodedDimension(__u16 *pu16Height,	//Decode/Encode Height
+				     __u16 *pu16Width	//Decode/Encode Width
+    );
+
+void nuc980_Jpeg_SetDimension(__u16 u16Height,	//Decode/Encode Height
+			      __u16 u16Width	//Decode/Encode Width
+    );
+
+void nuc980_Jpeg_GetDimension(__u16 *pu16Height,	//Decoded Height from bit stream
+			      __u16 *pu16Width	//Decoded Width  from bit stream
+    );
+
+void nuc980_Jpeg_GetScalingFactor(__u8 u8Mode,	//Up / Down Scaling
+				  __u16 *pu16FactorH,	//Vertical Scaling Factor
+				  __u16 *pu16FactorW	//Horizontal Scaling Factor
+    );
+
+__s32 nuc980_Jpeg_SetWindowDecode(__u16 u16StartMCUX,	//Start X MCU
+				  __u16 u16StartMCUY,	//Horizontal Scaling Factor
+				  __u16 u16EndMCUX,	//Vertical Scaling Factor
+				  __u16 u16EndMCUY,	//Horizontal Scaling Factor
+				  __u32 u32Stride	//Decode Output Stride
+    );
+
+__s32 nuc980_Jpeg_AdjustQTAB(__u8 u8Mode, __u8 u8Qadjust, __u8 u8Qscaling);
+
+__s32
+nuc980_Jpeg_SetQTAB(__u8 *puQTable0,
+		    __u8 *puQTable1, __u8 *puQTable2, __u8 u8num);
+
+__u32 nuc980_Jpeg_GetVersion(void);
+
+typedef enum jpeg_state {
+	JPEG_IDLE = 1,
+	JPEG_ENCODING = 2,
+	JPEG_ENCODED_IMAGE = 3,
+	JPEG_DECODING = 9,
+	JPEG_DECODED_HEADER = 10,
+	JPEG_DECODED_IMAGE = 11,
+	JPEG_DECODE_ERROR = 12,
+	JPEG_MEM_SHORTAGE = 15,
+	JPEG_DECODE_PARAM_ERROR = 13,
+	JPEG_ENCODE_PARAM_ERROR = 14,
+	JPEG_CLOSED = 20,
+} jpeg_state_t;
+
+#define IS_ENCODE(state)	(state >= JPEG_ENCODING && state < JPEG_DECODING)
+#define IS_DECODE(state)	(state >= JPEG_DECODING)
+#define IS_DECODED(state)	((state == JPEG_DECODED_IMAGE) || (state == JPEG_DECODE_ERROR))
+#define IS_ENCODED(state)	(state == JPEG_ENCODED_IMAGE)
+#define IS_FINISHED(state)	(IS_DECODED(state) || IS_ENCODED(state))
+
+typedef struct jpeg_param {
+	/*for get/set parameters */
+	__u32 vaddr_src;
+	__u32 decopw_vaddr;
+	__u32 decopw_en;
+	__u32 decopw_TargetBuffersize;
+	__u32 vaddr_dst;
+	__u32 paddr_src;
+	__u32 paddr_dst;
+	__u32 src_bufsize;
+	__u32 dst_bufsize;
+	__u32 dec_stride;
+	__u32 windec_en;
+	__u32 windec_mcux_start;
+	__u32 windec_mcux_end;
+	__u32 windec_mcuy_start;
+	__u32 windec_mcuy_end;
+	__u32 windec_stride;
+	/*for set only */
+	__u32 decode_output_format;	//DRVJPEG_DEC_PRIMARY_PACKET_YUV422,
+	__u32 encode;		//1 decode, 0 encode
+	__u32 scale;		//1 enable, 0 disable
+	/* encode / decode scale */
+	__u32 scaled_width;
+	__u32 scaled_height;
+	__u32 decInWait_buffer_size;
+	/*encode parameters for set only */
+	__u32 encode_width;	/*the width that will be encoded image raw data */
+	__u32 encode_height;	/*the height that will be encoded image raw data */
+	__u8 qadjust;		//the larger the better quality[2-16](0.25Q, 0.5Q, 0.75Q, Q, 1.25Q, 1.5Q, 1.75Q, 2Q, 2.25Q, 2.5Q, 2.75Q, 3Q, 3.25Q, 3.5Q, 3.75Q)
+	__u8 qscaling;		//the smaller the better quality[1-16]
+	__u32 encode_source_format;
+	__u32 encode_image_format;
+	__u32 buffersize;	/*each encode buffer size */
+	__u32 buffercount;	/*total encode buffer count */
+} jpeg_param_t;
+
+//Define for Encode application
+#define DRVJPEG_ENC_THUMBNAIL_QVGA	0
+#define DRVJPEG_ENC_THUMBNAIL_QQVGA	1
+
+typedef struct jpeg_info {
+	/*decode information */
+	__u32 yuvformat;	/*for decode */
+	__u32 width;		/*for decode */
+	__u32 height;		/*for decode */
+	__u32 dec_stride;
+	/*encode information */
+	__u32 bufferend;
+	__u32 state;
+	__u32 image_size[];	/*image size after encoded */
+} jpeg_info_t;
+
+//Define for Decode Output Format
+#define DRVJPEG_DEC_PRIMARY_PLANAR_YUV		0x8021	//(PLANAR_ON | PDHTAB | DHEND)
+#define DRVJPEG_DEC_PRIMARY_PACKET_YUV422	0x0021	//(PDHTAB | DHEND)
+#define DRVJPEG_DEC_PRIMARY_PACKET_RGB555	0x004021	//(PDHTAB | DHEND | ORDER)
+#define DRVJPEG_DEC_PRIMARY_PACKET_RGB565	0x006021	//(PDHTAB | DHEND | RGB555_565 | ORDER )
+#define DRVJPEG_DEC_PRIMARY_PACKET_RGB555R1	0x404021	//(PDHTAB | DHEND | ORDER)
+#define DRVJPEG_DEC_PRIMARY_PACKET_RGB565R1	0x406021	//(PDHTAB | DHEND | RGB555_565 | ORDER )
+#define DRVJPEG_DEC_PRIMARY_PACKET_RGB565R2	0x806021	//(PDHTAB | DHEND | RGB555_565 | ORDER )
+#define DRVJPEG_DEC_PRIMARY_PACKET_RGB555R2	0x804021	//(PDHTAB | DHEND | ORDER)
+#define DRVJPEG_DEC_PRIMARY_PACKET_RGB888	0x14021	//(PDHTAB | DHEND | ORDER | ARGB888)
+
+#define DRVJPEG_DEC_SOFTWARE_RGB555	        0xFFF0	//(PDHTAB | DHEND | ORDER)
+#define DRVJPEG_DEC_SOFTWARE_RGB565	        0xFFF1	//(PDHTAB | DHEND | ORDER)
+
+#define DRVJPEG_DEC_THUMBNAIL_PLANAR_YUV	0x8011	//(PLANAR_ON | DTHB | PDHTAB)
+#define DRVJPEG_DEC_THUMBNAIL_PACKET_YUV422	0x0031	//(DTHB | PDHTAB | DHEND)
+#define DRVJPEG_DEC_THUMBNAIL_PACKET_RGB555	0x4031	//(DTHB | PDHTAB | DHEND | ORDER)
+
+//Define for Encode Image Format
+#define DRVJPEG_ENC_PRIMARY_YUV420		0xA0
+#define DRVJPEG_ENC_PRIMARY_YUV422		0xA8
+#define DRVJPEG_ENC_PRIMARY_GRAY		0xA1
+#define DRVJPEG_ENC_THUMBNAIL_YUV420		0x90
+#define DRVJPEG_ENC_THUMBNAIL_YUV422		0x98
+#define DRVJPEG_ENC_THUMBNAIL_GRAY		0x91
+
+//Define for Decode Image Format
+#define DRVJPEG_DEC_YUV420		0x000
+#define DRVJPEG_DEC_YUV422		0x100
+#define DRVJPEG_DEC_YUV444		0x200
+#define DRVJPEG_DEC_YUV411		0x300
+#define DRVJPEG_DEC_GRAY		0x400
+#define DRVJPEG_DEC_YUV422T		0x500
+
+//Define for Encode input Format
+#define DRVJPEG_ENC_SRC_PLANAR	0
+#define DRVJPEG_ENC_SRC_PACKET	1
+
+//Define for Encode Image Header
+#define DRVJPEG_ENC_PRIMARY_DRI		P_DRI
+#define DRVJPEG_ENC_PRIMARY_QTAB	P_QTAB
+#define DRVJPEG_ENC_PRIMARY_HTAB	P_HTAB
+#define DRVJPEG_ENC_PRIMARY_JFIF	P_JFIF
+#define DRVJPEG_ENC_THUMBNAIL_DRI	T_DRI
+#define DRVJPEG_ENC_THUMBNAIL_QTAB	T_QTAB
+#define DRVJPEG_ENC_THUMBNAIL_HTAB	T_HTAB
+#define DRVJPEG_ENC_THUMBNAIL_JFIF	T_JFIF
+
+#define JPEG_DECIPW_BUFFER_EMPTY	1
+#define JPEG_DECIPW_BUFFER_NOT_EMPTY	0
+
+#define JPEG_TRIGGER			_IOW('v', 120, struct jpeg_param)
+#define JPEG_S_PARAM			_IOW('v', 121, struct jpeg_param)
+#define JPEG_G_PARAM			_IOW('v', 122, struct jpeg_param)
+#define JPEG_STATE			_IOR('v', 123, struct jpeg_param)
+#define JPEG_G_INFO			_IOR('v', 124, struct jpeg_info)
+#define JPEG_DECIPW_BUFFER_STATE	_IOR('v', 125, __u32)
+#define JPEG_G_DECIPW_BUFFER_SIZE	_IOR('v', 126, __u32)
+#define JPEG_DECODE_RESUME		_IOR('v', 127, __u32)
+#define JPEG_S_DECOPW			_IOW('v', 128,  __u32)
+#define JPEG_GET_JPEG_BUFFER		_IOR('v', 129, __u32)
+#define JPEG_SET_ENCOCDE_RESERVED	_IOW('v', 130,  __u32)
+//#define JPEG_SET_ENC_SRC_FROM_VIN     _IOW('v', 131,  __u32)
+#define JPEG_FLUSH_CACHE		_IOW('v', 132,  __u32)
+#define JPEG_SET_ENC_THUMBNAIL		_IOW('v', 133, __u32)
+#define JPEG_GET_ENC_THUMBNAIL_SIZE	_IOW('v', 134, __u32)
+#define JPEG_GET_ENC_THUMBNAIL_OFFSET	_IOW('v', 135, __u32)
+#define JPEG_SET_ENC_STRIDE		_IOW('v', 136, __u32)
+#define JPEG_SET_ENC_USER_QTABLE0	_IOW('v', 137, __u32)
+#define JPEG_SET_ENC_USER_QTABLE1	_IOW('v', 138, __u32)
+#define JPEG_ACTIVE_ENC_DEFAULTQTABLE	_IOW('v', 139, __u32)
+#define JPEG_ACTIVE_ENC_USER_QTABLE	_IOW('v', 140, __u32)
+#define JPEG_SET_ENC_USER_YADDRESS	_IOW('v', 141,  __u32)
+#define JPEG_SET_ENC_USER_UADDRESS	_IOW('v', 142,  __u32)
+#define JPEG_SET_ENC_USER_VADDRESS	_IOW('v', 143,  __u32)
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/entry-macro.S NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/entry-macro.S
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/entry-macro.S	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/entry-macro.S	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,27 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/entry-macro.S
+ *
+ * Copyright (c) 2017 Nuvoton Technology Corp.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+#include <mach/map.h>
+#include <mach/regs-aic.h>
+
+	.macro  get_irqnr_preamble, base, tmp
+	.endm
+
+	.macro	get_irqnr_and_base, irqnr, irqstat, base, tmp
+
+		mov	\base, #AIC_BA
+		ldr	\irqnr, [\base, #AIC_IRQNUM]
+		cmp     \irqnr, #0
+	.endm
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/gpio.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/gpio.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/gpio.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/gpio.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,147 @@
+/*
+ *  Nuvoton NUC980 GPIO API definitions
+ *
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#ifndef __ASM_MACH_NUC980_GPIO_H
+#define __ASM_MACH_NUC980_GPIO_H
+
+#define ARCH_NR_GPIOS		512
+#include <mach/irqs.h>
+#include <linux/interrupt.h>
+#include <asm-generic/gpio.h>
+
+#define	NUC980_PA0	(0x00 + 0)
+#define	NUC980_PA1	(0x00 + 1)
+#define	NUC980_PA2	(0x00 + 2)
+#define	NUC980_PA3	(0x00 + 3)
+#define	NUC980_PA4	(0x00 + 4)
+#define	NUC980_PA5	(0x00 + 5)
+#define	NUC980_PA6	(0x00 + 6)
+#define	NUC980_PA7	(0x00 + 7)
+#define	NUC980_PA8	(0x00 + 8)
+#define	NUC980_PA9	(0x00 + 9)
+#define	NUC980_PA10	(0x00 + 10)
+#define	NUC980_PA11	(0x00 + 11)
+#define	NUC980_PA12	(0x00 + 12)
+#define	NUC980_PA13	(0x00 + 13)
+#define	NUC980_PA14	(0x00 + 14)
+#define	NUC980_PA15	(0x00 + 15)
+
+#define	NUC980_PB0	(0x20 + 0)
+#define	NUC980_PB1	(0x20 + 1)
+#define	NUC980_PB2	(0x20 + 2)
+#define	NUC980_PB3	(0x20 + 3)
+#define	NUC980_PB4	(0x20 + 4)
+#define	NUC980_PB5	(0x20 + 5)
+#define	NUC980_PB6	(0x20 + 6)
+#define	NUC980_PB7	(0x20 + 7)
+#define	NUC980_PB8	(0x20 + 8)
+#define	NUC980_PB9	(0x20 + 9)
+#define	NUC980_PB10	(0x20 + 10)
+#define	NUC980_PB11	(0x20 + 11)
+#define	NUC980_PB12	(0x20 + 12)
+#define	NUC980_PB13	(0x20 + 13)
+#define	NUC980_PB14	(0x20 + 14)
+#define	NUC980_PB15	(0x20 + 15)
+
+#define	NUC980_PC0	(0x40 + 0)
+#define	NUC980_PC1	(0x40 + 1)
+#define	NUC980_PC2	(0x40 + 2)
+#define	NUC980_PC3	(0x40 + 3)
+#define	NUC980_PC4	(0x40 + 4)
+#define	NUC980_PC5	(0x40 + 5)
+#define	NUC980_PC6	(0x40 + 6)
+#define	NUC980_PC7	(0x40 + 7)
+#define	NUC980_PC8	(0x40 + 8)
+#define	NUC980_PC9	(0x40 + 9)
+#define	NUC980_PC10	(0x40 + 10)
+#define	NUC980_PC11	(0x40 + 11)
+#define	NUC980_PC12	(0x40 + 12)
+#define	NUC980_PC13	(0x40 + 13)
+#define	NUC980_PC14	(0x40 + 14)
+#define	NUC980_PC15	(0x40 + 15)
+
+#define	NUC980_PD0	(0x60 + 0)
+#define	NUC980_PD1	(0x60 + 1)
+#define	NUC980_PD2	(0x60 + 2)
+#define	NUC980_PD3	(0x60 + 3)
+#define	NUC980_PD4	(0x60 + 4)
+#define	NUC980_PD5	(0x60 + 5)
+#define	NUC980_PD6	(0x60 + 6)
+#define	NUC980_PD7	(0x60 + 7)
+#define	NUC980_PD8	(0x60 + 8)
+#define	NUC980_PD9	(0x60 + 9)
+#define	NUC980_PD10	(0x60 + 10)
+#define	NUC980_PD11	(0x60 + 11)
+#define	NUC980_PD12	(0x60 + 12)
+#define	NUC980_PD13	(0x60 + 13)
+#define	NUC980_PD14	(0x60 + 14)
+#define	NUC980_PD15	(0x60 + 15)
+
+#define	NUC980_PE0	(0x80 + 0)
+#define	NUC980_PE1	(0x80 + 1)
+#define	NUC980_PE2	(0x80 + 2)
+#define	NUC980_PE3	(0x80 + 3)
+#define	NUC980_PE4	(0x80 + 4)
+#define	NUC980_PE5	(0x80 + 5)
+#define	NUC980_PE6	(0x80 + 6)
+#define	NUC980_PE7	(0x80 + 7)
+#define	NUC980_PE8	(0x80 + 8)
+#define	NUC980_PE9	(0x80 + 9)
+#define	NUC980_PE10	(0x80 + 10)
+#define	NUC980_PE11	(0x80 + 11)
+#define	NUC980_PE12	(0x80 + 12)
+#define	NUC980_PE13	(0x80 + 13)
+#define	NUC980_PE14	(0x80 + 14)
+#define	NUC980_PE15	(0x80 + 15)
+
+#define	NUC980_PF0	(0xA0 + 0)
+#define	NUC980_PF1	(0xA0 + 1)
+#define	NUC980_PF2	(0xA0 + 2)
+#define	NUC980_PF3	(0xA0 + 3)
+#define	NUC980_PF4	(0xA0 + 4)
+#define	NUC980_PF5	(0xA0 + 5)
+#define	NUC980_PF6	(0xA0 + 6)
+#define	NUC980_PF7	(0xA0 + 7)
+#define	NUC980_PF8	(0xA0 + 8)
+#define	NUC980_PF9	(0xA0 + 9)
+#define	NUC980_PF10	(0xA0 + 10)
+#define	NUC980_PF11	(0xA0 + 11)
+#define	NUC980_PF12	(0xA0 + 12)
+#define	NUC980_PF13	(0xA0 + 13)
+#define	NUC980_PF14	(0xA0 + 14)
+#define	NUC980_PF15	(0xA0 + 15)
+
+#define	NUC980_PG0	(0xC0 + 0)
+#define	NUC980_PG1	(0xC0 + 1)
+#define	NUC980_PG2	(0xC0 + 2)
+#define	NUC980_PG3	(0xC0 + 3)
+#define	NUC980_PG4	(0xC0 + 4)
+#define	NUC980_PG5	(0xC0 + 5)
+#define	NUC980_PG6	(0xC0 + 6)
+#define	NUC980_PG7	(0xC0 + 7)
+#define	NUC980_PG8	(0xC0 + 8)
+#define	NUC980_PG9	(0xC0 + 9)
+#define	NUC980_PG10	(0xC0 + 10)
+#define	NUC980_PG11	(0xC0 + 11)
+#define	NUC980_PG12	(0xC0 + 12)
+#define	NUC980_PG13	(0xC0 + 13)
+#define	NUC980_PG14	(0xC0 + 14)
+#define	NUC980_PG15	(0xC0 + 15)
+
+typedef struct nuc980_eint_pins{
+	u32	pin;
+	irq_handler_t handler;
+        u32   trigger;
+        char *name;
+}eint_wakeup_pins;
+
+
+
+#endif /* __ASM_MACH_NUC980_GPIO_H*/
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/hardware.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/hardware.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/hardware.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/hardware.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,27 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/hardware.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#ifndef __ASM_ARCH_HARDWARE_H
+#define __ASM_ARCH_HARDWARE_H
+
+#include <asm/sizes.h>
+#include <mach/map.h>
+
+#define CONFIG_NO_MULTIWORD_IO
+
+#endif /* __ASM_ARCH_HARDWARE_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/io.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/io.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/io.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/io.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,29 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/io.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+
+ * This program is free software; you can redistribute it and/or
+ ** modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#ifndef __ASM_ARM_ARCH_IO_H
+#define __ASM_ARM_ARCH_IO_H
+
+#define IO_SPACE_LIMIT	0xffffffff
+
+/*
+ * 1:1 mapping for ioremapped regions.
+ */
+
+#define __mem_pci(a)	(a)
+#define __io(a)		__typesafe_io(a)
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/irqs.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/irqs.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/irqs.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/irqs.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,125 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/irqs.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#ifndef __ASM_ARCH_IRQS_H
+#define __ASM_ARCH_IRQS_H
+
+/*
+ * we keep the first set of CPU IRQs out of the range of
+ * the ISA space, so that the PC104 has them to itself
+ * and we don't end up having to do horrible things to the
+ * standard ISA drivers....
+ *
+ */
+
+#define NUC980_IRQ(x)	(x)
+
+/* Main cpu interrupts */
+
+#define IRQ_WDT		NUC980_IRQ(1)
+#define IRQ_WWDT	NUC980_IRQ(2)
+#define IRQ_LVD		NUC980_IRQ(3)
+#define IRQ_EXT0	NUC980_IRQ(4)
+#define IRQ_EXT1	NUC980_IRQ(5)
+#define IRQ_EXT2	NUC980_IRQ(6)
+#define IRQ_EXT3	NUC980_IRQ(7)
+#define IRQ_GPA		NUC980_IRQ(8)
+#define IRQ_GPB		NUC980_IRQ(9)
+#define IRQ_GPC		NUC980_IRQ(10)
+#define IRQ_GPD		NUC980_IRQ(11)
+#define IRQ_I2S		NUC980_IRQ(12)
+
+#define IRQ_CAP0	NUC980_IRQ(14)
+#define IRQ_RTC		NUC980_IRQ(15)
+#define IRQ_TIMER0	NUC980_IRQ(16)
+#define IRQ_TIMER1	NUC980_IRQ(17)
+#define IRQ_ADC		NUC980_IRQ(18)
+#define IRQ_EMC0RX	NUC980_IRQ(19)
+#define IRQ_EMC1RX	NUC980_IRQ(20)
+#define IRQ_EMC0TX	NUC980_IRQ(21)
+#define IRQ_EMC1TX	NUC980_IRQ(22)
+#define IRQ_EHCI	NUC980_IRQ(23)
+#define IRQ_OHCI	NUC980_IRQ(24)
+#define IRQ_PDMA0	NUC980_IRQ(25)
+#define IRQ_PDMA1	NUC980_IRQ(26)
+#define IRQ_SDH		NUC980_IRQ(27)
+#define IRQ_FMI		NUC980_IRQ(28)
+#define IRQ_UDC		NUC980_IRQ(29)
+#define IRQ_TIMER2	NUC980_IRQ(30)
+#define IRQ_TIMER3	NUC980_IRQ(31)
+#define IRQ_TIMER4	NUC980_IRQ(32)
+#define IRQ_CAP1	NUC980_IRQ(33)
+#define IRQ_TIMER5	NUC980_IRQ(34)
+#define IRQ_CRYPTO	NUC980_IRQ(35)
+#define IRQ_UART0	NUC980_IRQ(36)
+#define IRQ_UART1	NUC980_IRQ(37)
+#define IRQ_UART2	NUC980_IRQ(38)
+#define IRQ_UART4	NUC980_IRQ(39)
+#define IRQ_UART6	NUC980_IRQ(40)
+#define IRQ_UART8	NUC980_IRQ(41)
+#define IRQ_CAN3	NUC980_IRQ(42)
+#define IRQ_UART3	NUC980_IRQ(43)
+#define IRQ_UART5	NUC980_IRQ(44)
+#define IRQ_UART7	NUC980_IRQ(45)
+#define IRQ_UART9	NUC980_IRQ(46)
+#define IRQ_I2C2	NUC980_IRQ(47)
+#define IRQ_I2C3	NUC980_IRQ(48)
+#define IRQ_GPE		NUC980_IRQ(49)
+#define IRQ_SPI2	NUC980_IRQ(50)
+#define IRQ_SPI0	NUC980_IRQ(51)
+#define IRQ_SPI1	NUC980_IRQ(52)
+#define IRQ_I2C0	NUC980_IRQ(53)
+#define IRQ_I2C1	NUC980_IRQ(54)
+#define IRQ_SMC0	NUC980_IRQ(55)
+#define IRQ_SMC1	NUC980_IRQ(56)
+#define IRQ_GPF		NUC980_IRQ(57)
+#define IRQ_CAN0	NUC980_IRQ(58)
+#define IRQ_CAN1	NUC980_IRQ(59)
+#define IRQ_PWM0	NUC980_IRQ(60)
+#define IRQ_PWM1	NUC980_IRQ(61)
+#define IRQ_CAN2	NUC980_IRQ(62)
+#define IRQ_GPG		NUC980_IRQ(63)
+
+#ifndef CONFIG_GPIO_NUC980
+#define SPARE_IRQS	(64)
+#define NR_IRQS		(IRQ_GPG + SPARE_IRQS + 1)
+
+#else
+#define EXT0_BASE 100
+#define IRQ_EXT0_A0           NUC980_IRQ(EXT0_BASE + 0)
+#define IRQ_EXT1_A1           NUC980_IRQ(EXT0_BASE + 1)
+#define IRQ_EXT2_D0           NUC980_IRQ(EXT0_BASE + 2)
+#define IRQ_EXT3_D1           NUC980_IRQ(EXT0_BASE + 3)
+
+#define IRQ_EXT0_A13          NUC980_IRQ(EXT0_BASE + 4)
+#define IRQ_EXT1_A14          NUC980_IRQ(EXT0_BASE + 5)
+#define IRQ_EXT2_E10          NUC980_IRQ(EXT0_BASE + 6)
+#define IRQ_EXT3_E12          NUC980_IRQ(EXT0_BASE + 7)
+
+#define IRQ_EXT2_B3           NUC980_IRQ(EXT0_BASE + 8)
+#define IRQ_EXT2_B13          NUC980_IRQ(EXT0_BASE + 9)
+#define IRQ_EXT3_G15          NUC980_IRQ(EXT0_BASE +10)
+
+#define IRQ_GPIO_START	NUC980_IRQ(NUC980_IRQ(0x100))
+#define IRQ_GPIO_END		NUC980_IRQ(NUC980_IRQ(0x100 + 0xE0))
+
+#define SPARE_IRQS		(64)
+
+#define NR_IRQS			(IRQ_GPIO_END + SPARE_IRQS +1)
+
+#endif
+
+#endif /* __ASM_ARCH_IRQ_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/map.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/map.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/map.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/map.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,278 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/map.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation.
+ *
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#ifndef __ASM_ARCH_MAP_H
+#define __ASM_ARCH_MAP_H
+
+#ifndef __ASSEMBLY__
+#define NUC980_ADDR(x)		((void __iomem *)(0xF0000000 + (x)))
+#else
+#define NUC980_ADDR(x)		(0xF0000000 + (x))
+#endif
+
+/*
+ * interrupt controller is the first thing we put in, to make
+ * the assembly code for the irq detection easier
+ */
+#define NUC980_VA_IRQ		NUC980_ADDR(0x00000000)
+#define NUC980_PA_IRQ		(0xB0042000)
+#define NUC980_SZ_IRQ		SZ_4K
+
+/* GCR, Clock management */
+#define NUC980_VA_GCR_CLK	NUC980_ADDR(0x08002000)
+#define NUC980_PA_GCR_CLK	(0xB0000000)
+#define NUC980_SZ_GCR_CLK	SZ_4K
+
+#define NUC980_VA_GCR		(NUC980_VA_GCR_CLK)
+#define NUC980_PA_GCR		(0xB0000000)
+#define NUC980_SZ_GCR		SZ_512
+
+/* Clock management */
+#define NUC980_VA_CLK		(NUC980_VA_GCR+0x200)
+#define NUC980_PA_CLK		(0xB0000200)
+#define NUC980_SZ_CLK		SZ_512
+
+/* SDIC management */
+#define NUC980_VA_SDIC		NUC980_ADDR(0x00002000)
+#define NUC980_PA_SDIC		(0xB0002000)
+#define NUC980_SZ_SDIC		SZ_4K
+
+/* EBI management */
+#define NUC980_VA_EBI		NUC980_ADDR(0x00010000)
+#define NUC980_PA_EBI		(0xB0010000)
+#define NUC980_SZ_EBI		SZ_4K
+
+/* GPIO management */
+#define NUC980_VA_GPIO		NUC980_ADDR(0x00004000)
+#define NUC980_PA_GPIO		(0xB0004000)
+#define NUC980_SZ_GPIO		SZ_4K
+
+/* External MAC0 control*/
+#define NUC980_VA_EMAC0		NUC980_ADDR(0x00012000)
+#define NUC980_PA_EMAC0		(0xB0012000)
+#define NUC980_SZ_EMAC0		SZ_4K
+
+/* External MAC1 control*/
+#define NUC980_VA_EMAC1		NUC980_ADDR(0x00022000)
+#define NUC980_PA_EMAC1		(0xB0022000)
+#define NUC980_SZ_EMAC1		SZ_4K
+
+/* PDMA0 */
+#define NUC980_VA_PDMA0		NUC980_ADDR(0x00008000)
+#define NUC980_PA_PDMA0		(0xB0008000)
+#define NUC980_SZ_PDMA0		SZ_4K
+
+/* PDMA1 */
+#define NUC980_VA_PDMA1		NUC980_ADDR(0x00009000)
+#define NUC980_PA_PDMA1		(0xB0009000)
+#define NUC980_SZ_PDMA1		SZ_4K
+
+/* USB host controller*/
+#define NUC980_VA_EHCI		NUC980_ADDR(0x00015000)
+#define NUC980_PA_EHCI		(0xB0015000)
+#define NUC980_SZ_EHCI		SZ_4K
+
+#define NUC980_VA_OHCI		NUC980_ADDR(0x00017000)
+#define NUC980_PA_OHCI		(0xB0017000)
+#define NUC980_SZ_OHCI		SZ_4K
+
+/* USB Device port */
+#define NUC980_VA_USBDEV	NUC980_ADDR(0x00016000)
+#define NUC980_PA_USBDEV	(0xB0016000)
+#define NUC980_SZ_USBDEV	SZ_4K
+
+/* I2S */
+#define NUC980_VA_I2S		NUC980_ADDR(0x00020000)
+#define NUC980_PA_I2S		(0xB0020000)
+#define NUC980_SZ_I2S		SZ_4K
+
+/* SDH Controller */
+#define NUC980_VA_SDH		NUC980_ADDR(0x00018000)
+#define NUC980_PA_SDH		(0xB0018000)
+#define NUC980_SZ_SDH		SZ_4K
+
+/* FMI Controller */
+#define NUC980_VA_FMI		NUC980_ADDR(0x00019000)
+#define NUC980_PA_FMI		(0xB0019000)
+#define NUC980_SZ_FMI		SZ_4K
+
+/* VCAP Interface */
+#define NUC980_VA_CAP0		NUC980_ADDR(0x00024000)
+#define NUC980_PA_CAP0		(0xB0024000)
+#define NUC980_SZ_CAP0		SZ_4K
+
+#define NUC980_VA_CAP1		NUC980_ADDR(0x00014000)
+#define NUC980_PA_CAP1		(0xB0014000)
+#define NUC980_SZ_CAP1		SZ_4K
+
+
+/* Crypto Engine */
+#define NUC980_VA_CRYPTO	NUC980_ADDR(0x0001C000)
+#define NUC980_PA_CRYPTO	(0xB001C000)
+#define NUC980_SZ_CRYPTO	SZ_16K	// use 12K only
+
+/* Watchdog Timer (WDT) & Window Watchdog Timer (WWDT)  */
+#define NUC980_VA_WDT_WWDT	NUC980_ADDR(0x00040000)
+#define NUC980_PA_WDT_WWDT	(0xB0040000)
+#define NUC980_SZ_WDT_WWDT	SZ_4K
+
+/* Watchdog Timer (WDT) */
+#define NUC980_VA_WDT		NUC980_ADDR(0x00040000)
+#define NUC980_PA_WDT		(0xB0040000)
+#define NUC980_SZ_WDT		SZ_256
+
+/* Window Watchdog Timer (WWDT) */
+#define NUC980_VA_WWDT		NUC980_ADDR(0x00040100)
+#define NUC980_PA_WWDT		(0xB0040100)
+#define NUC980_SZ_WWDT		SZ_256
+
+/* RTC */
+#define NUC980_VA_RTC		NUC980_ADDR(0x00041000)
+#define NUC980_PA_RTC		(0xB0041000)
+#define NUC980_SZ_RTC		SZ_4K
+
+/* Smart card host*/
+#define NUC980_VA_SC0		NUC980_ADDR(0x00090000)
+#define NUC980_PA_SC0		(0xB0090000)
+#define NUC980_SZ_SC0		SZ_4K
+
+#define NUC980_VA_SC1		NUC980_ADDR(0x00091000)
+#define NUC980_PA_SC1		(0xB0091000)
+#define NUC980_SZ_SC1		SZ_4K
+
+/* I2C hardware controller */
+#define NUC980_VA_I2C0		NUC980_ADDR(0x00080000)
+#define NUC980_PA_I2C0		(0xB0080000)
+#define NUC980_SZ_I2C0		SZ_4K
+
+#define NUC980_VA_I2C1		NUC980_ADDR(0x00081000)
+#define NUC980_PA_I2C1		(0xB0081000)
+#define NUC980_SZ_I2C1		SZ_4K
+
+#define NUC980_VA_I2C2		NUC980_ADDR(0x00082000)
+#define NUC980_PA_I2C2		(0xB0082000)
+#define NUC980_SZ_I2C2		SZ_4K
+
+#define NUC980_VA_I2C3		NUC980_ADDR(0x00083000)
+#define NUC980_PA_I2C3		(0xB0083000)
+#define NUC980_SZ_I2C3		SZ_4K
+
+/* UART */
+#define NUC980_VA_UART0		NUC980_ADDR(0x00070000)
+#define NUC980_PA_UART0		(0xB0070000)
+#define NUC980_SZ_UART0		SZ_4K
+
+#define NUC980_VA_UART1		NUC980_ADDR(0x00071000)
+#define NUC980_PA_UART1		(0xB0071000)
+#define NUC980_SZ_UART1		SZ_4K
+
+#define NUC980_VA_UART2		NUC980_ADDR(0x00072000)
+#define NUC980_PA_UART2		(0xB0072000)
+#define NUC980_SZ_UART2		SZ_4K
+
+#define NUC980_VA_UART3		NUC980_ADDR(0x00073000)
+#define NUC980_PA_UART3		(0xB0073000)
+#define NUC980_SZ_UART3		SZ_4K
+
+#define NUC980_VA_UART4		NUC980_ADDR(0x00074000)
+#define NUC980_PA_UART4		(0xB0074000)
+#define NUC980_SZ_UART4		SZ_4K
+
+#define NUC980_VA_UART5		NUC980_ADDR(0x00075000)
+#define NUC980_PA_UART5		(0xB0075000)
+#define NUC980_SZ_UART5		SZ_4K
+
+#define NUC980_VA_UART6		NUC980_ADDR(0x00076000)
+#define NUC980_PA_UART6		(0xB0076000)
+#define NUC980_SZ_UART6		SZ_4K
+
+#define NUC980_VA_UART7		NUC980_ADDR(0x00077000)
+#define NUC980_PA_UART7		(0xB0077000)
+#define NUC980_SZ_UART7		SZ_4K
+
+#define NUC980_VA_UART8		NUC980_ADDR(0x00078000)
+#define NUC980_PA_UART8		(0xB0078000)
+#define NUC980_SZ_UART8		SZ_4K
+
+#define NUC980_VA_UART9		NUC980_ADDR(0x00079000)
+#define NUC980_PA_UART9		(0xB0079000)
+#define NUC980_SZ_UART9		SZ_4K
+
+/* SPI Controller */
+#define NUC980_VA_SPI0 		NUC980_ADDR(0x00060000)
+#define NUC980_PA_SPI0 		(0xB0060000)
+#define NUC980_SZ_SPI0		SZ_4K
+
+#define NUC980_VA_SPI1		NUC980_ADDR(0x00061000)
+#define NUC980_PA_SPI1		(0xB0061000)
+#define NUC980_SZ_SPI1		SZ_4K
+
+#define NUC980_VA_SPI2		NUC980_ADDR(0x00062000)
+#define NUC980_PA_SPI2		(0xB0062000)
+#define NUC980_SZ_SPI2		SZ_4K
+
+/* TIMER Controller */
+#define NUC980_VA_TIMER01	NUC980_ADDR(0x00050000)
+#define NUC980_PA_TIMER01	(0xB0050000)
+#define NUC980_SZ_TIMER01	SZ_4K
+
+#define NUC980_VA_TIMER23	NUC980_ADDR(0x00051000)
+#define NUC980_PA_TIMER23	(0xB0051000)
+#define NUC980_SZ_TIMER23	SZ_4K
+
+#define NUC980_VA_TIMER45	NUC980_ADDR(0x00052000)
+#define NUC980_PA_TIMER45	(0xB0052000)
+#define NUC980_SZ_TIMER45	SZ_4K
+
+/* Pulse Width Modulation(PWM) Registers */
+#define NUC980_VA_PWM0		NUC980_ADDR(0x00058000)
+#define NUC980_PA_PWM0		(0xB0058000)
+#define NUC980_SZ_PWM0		SZ_4K
+
+#define NUC980_VA_PWM1		NUC980_ADDR(0x00059000)
+#define NUC980_PA_PWM1		(0xB0059000)
+#define NUC980_SZ_PWM1		SZ_4K
+
+/* ADC */
+#define NUC980_VA_ADC		NUC980_ADDR(0x00043000)
+#define NUC980_PA_ADC		(0xB0043000)
+#define NUC980_SZ_ADC		SZ_4K
+
+/* CAN Controller */
+#define NUC980_VA_CAN0		NUC980_ADDR(0x000A0000)
+#define NUC980_PA_CAN0		(0xB00A0000)
+#define NUC980_SZ_CAN0		SZ_4K
+
+#define NUC980_VA_CAN1		NUC980_ADDR(0x000A1000)
+#define NUC980_PA_CAN1		(0xB00A1000)
+#define NUC980_SZ_CAN1		SZ_4K
+
+#define NUC980_VA_CAN2		NUC980_ADDR(0x000A2000)
+#define NUC980_PA_CAN2		(0xB00A2000)
+#define NUC980_SZ_CAN2		SZ_4K
+
+#define NUC980_VA_CAN3		NUC980_ADDR(0x000A3000)
+#define NUC980_PA_CAN3		(0xB00A3000)
+#define NUC980_SZ_CAN3		SZ_4K
+
+
+/* SRAM */
+#define NUC980_VA_SRAM		NUC980_ADDR(0x0C000000)
+#define NUC980_PA_SRAM		(0xBC000000)
+#define NUC980_SZ_SRAM		SZ_16K
+
+#endif /* __ASM_ARCH_MAP_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/memory.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/memory.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/memory.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/memory.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,22 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/memory.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#ifndef __ASM_ARCH_MEMORY_H
+#define __ASM_ARCH_MEMORY_H
+
+#define PHYS_OFFSET	UL(0x00000000)
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/mfp.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/mfp.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/mfp.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/mfp.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,28 @@
+/*
+ * linux/arch/arm/mach-nuc980/include/mach/clock.c
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ *
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ */
+
+#ifndef __ASM_ARCH_MFP_H
+#define __ASM_ARCH_MFP_H
+
+extern void nuc980_mfp_set_port_a(u32 pin, u32 func);
+extern void nuc980_mfp_set_port_b(u32 pin, u32 func);
+extern void nuc980_mfp_set_port_c(u32 pin, u32 func);
+extern void nuc980_mfp_set_port_d(u32 pin, u32 func);
+extern void nuc980_mfp_set_port_e(u32 pin, u32 func);
+extern void nuc980_mfp_set_port_f(u32 pin, u32 func);
+extern void nuc980_mfp_set_port_g(u32 pin, u32 func);
+
+#endif /* __ASM_ARCH_MFP_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-crypto.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-crypto.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-crypto.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-crypto.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,114 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/nuc980-crypto.h
+ *
+ * Copyright (c) 2018 Nuvoton Technology Corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef _NUC980_CRYPTO_H_
+#define _NUC980_CRYPTO_H_
+
+#include <linux/types.h>
+#include <linux/ioctl.h>
+
+
+struct nuc980_crypto_dev
+{
+    struct device  *dev;
+    struct nuc980_crypto_regs  *regs;
+    struct mutex   aes_lock;
+    struct mutex   sha_lock;
+
+    u32          *aes_inbuf;                /* AES input buffer                          */
+    u32          aes_inbuf_size;            /* AES input buffer size                     */
+    dma_addr_t   aes_inbuf_dma_addr;        /* physical address of AES input buffer      */
+    u32          *aes_outbuf;               /* AES output buffer                         */
+    u32          aes_outbuf_size;           /* AES output buffer size                    */
+    dma_addr_t   aes_outbuf_dma_addr;       /* physical address of AES output buffer     */
+
+    u32          *hmac_inbuf;               /* SHA/HAMC input buffer                     */
+    u32          hmac_inbuf_size;           /* SHA/HMAC input buffer size                */
+    dma_addr_t   hmac_inbuf_dma_addr;       /* physical address of SHA/HMAC input buffer */
+    u32          sha_len;
+};
+
+
+#define ECC_CURVE_P_192      0x100192
+#define ECC_CURVE_P_224      0x100224
+#define ECC_CURVE_P_256      0x100256
+#define ECC_CURVE_P_384      0x100384
+#define ECC_CURVE_P_521      0x100521
+#define ECC_CURVE_K_163      0x200163
+#define ECC_CURVE_K_233      0x200233
+#define ECC_CURVE_K_283      0x200283
+#define ECC_CURVE_K_409      0x200409
+#define ECC_CURVE_K_571      0x200571
+#define ECC_CURVE_B_163      0x300163
+#define ECC_CURVE_B_233      0x300233
+#define ECC_CURVE_B_283      0x300283
+#define ECC_CURVE_B_409      0x300409
+#define ECC_CURVE_B_571      0x300571
+#define ECC_CURVE_KO_192     0x400192
+#define ECC_CURVE_KO_224     0x400224
+#define ECC_CURVE_KO_256     0x400256
+#define ECC_CURVE_BP_256     0x500256
+#define ECC_CURVE_BP_384     0x500384
+#define ECC_CURVE_BP_512     0x500512
+#define ECC_CURVE_25519      0x025519
+
+enum
+{
+    CURVE_GF_P,
+    CURVE_GF_2M,
+};
+
+#define CRYPTO_IOC_MAGIC		'C'
+
+#define AES_IOC_SET_MODE		_IOW(CRYPTO_IOC_MAGIC,  1, unsigned long)
+#define AES_IOC_SET_LEN			_IOW(CRYPTO_IOC_MAGIC,  2, unsigned long)
+#define AES_IOC_GET_BUFSIZE     _IOW(CRYPTO_IOC_MAGIC,  3, unsigned long *)
+#define AES_IOC_SET_IV			_IOW(CRYPTO_IOC_MAGIC,  5, unsigned long *)
+#define AES_IOC_SET_KEY			_IOW(CRYPTO_IOC_MAGIC,  6, unsigned long *)
+#define AES_IOC_START			_IOW(CRYPTO_IOC_MAGIC,  8, unsigned long)
+#define AES_IOC_C_START			_IOW(CRYPTO_IOC_MAGIC,  9, unsigned long)
+#define AES_IOC_UPDATE_IV		_IOW(CRYPTO_IOC_MAGIC, 11, unsigned long *)
+
+#define SHA_IOC_INIT	  		_IOW(CRYPTO_IOC_MAGIC, 21, unsigned long)
+#define SHA_IOC_FINISH			_IOW(CRYPTO_IOC_MAGIC, 25, unsigned long)
+
+#define ECC_IOC_SEL_CURVE	  	_IOW(CRYPTO_IOC_MAGIC, 51, unsigned long)
+#define ECC_IOC_SET_PRI_KEY     _IOW(CRYPTO_IOC_MAGIC, 52, unsigned char *)
+#define ECC_IOC_SET_PUB_K1      _IOW(CRYPTO_IOC_MAGIC, 53, unsigned char *)
+#define ECC_IOC_SET_PUB_K2      _IOW(CRYPTO_IOC_MAGIC, 54, unsigned char *)
+#define ECC_IOC_SET_SCALAR_K    _IOW(CRYPTO_IOC_MAGIC, 55, unsigned char *)
+#define ECC_IOC_SET_MSG         _IOW(CRYPTO_IOC_MAGIC, 56, unsigned char *)
+#define ECC_IOC_SET_SIG_R       _IOW(CRYPTO_IOC_MAGIC, 57, unsigned char *)
+#define ECC_IOC_SET_SIG_S       _IOW(CRYPTO_IOC_MAGIC, 58, unsigned char *)
+#define ECC_IOC_GET_PUB_K1      _IOW(CRYPTO_IOC_MAGIC, 61, unsigned char *)
+#define ECC_IOC_GET_PUB_K2      _IOW(CRYPTO_IOC_MAGIC, 62, unsigned char *)
+#define ECC_IOC_GET_SIG_R       _IOW(CRYPTO_IOC_MAGIC, 63, unsigned char *)
+#define ECC_IOC_GET_SIG_S       _IOW(CRYPTO_IOC_MAGIC, 64, unsigned char *)
+#define ECC_IOC_GEN_PUB_KEY     _IOW(CRYPTO_IOC_MAGIC, 71, unsigned long)
+#define ECC_IOC_ECDSA_SIGN      _IOW(CRYPTO_IOC_MAGIC, 72, unsigned long)
+#define ECC_IOC_ECDSA_VERIFY    _IOW(CRYPTO_IOC_MAGIC, 73, unsigned long)
+#define ECC_IOC_POINT_MUL       _IOW(CRYPTO_IOC_MAGIC, 81, unsigned long)
+
+#define RSA_IOC_SET_BIT_LEN     _IOW(CRYPTO_IOC_MAGIC, 90, unsigned long)
+#define RSA_IOC_SET_N           _IOW(CRYPTO_IOC_MAGIC, 91, unsigned char *)
+#define RSA_IOC_SET_D           _IOW(CRYPTO_IOC_MAGIC, 92, unsigned char *)
+#define RSA_IOC_SET_E           _IOW(CRYPTO_IOC_MAGIC, 93, unsigned char *)
+#define RSA_IOC_SET_C           _IOW(CRYPTO_IOC_MAGIC, 94, unsigned char *)
+#define RSA_IOC_SET_MSG         _IOW(CRYPTO_IOC_MAGIC, 95, unsigned char *)
+#define RSA_IOC_GET_MSG         _IOW(CRYPTO_IOC_MAGIC, 96, unsigned char *)
+#define RSA_IOC_GET_SIG         _IOW(CRYPTO_IOC_MAGIC, 97, unsigned char *)
+#define RSA_IOC_SET_SIG         _IOW(CRYPTO_IOC_MAGIC, 98, unsigned char *)
+#define RSA_IOC_DO_SIGN         _IOW(CRYPTO_IOC_MAGIC, 101, unsigned long)
+#define RSA_IOC_DO_VERIFY       _IOW(CRYPTO_IOC_MAGIC, 102, unsigned long)
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-ebi.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-ebi.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-ebi.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-ebi.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,37 @@
+/* linux/arch/arm/mach-nuc980/include/mach/nuc980-ebi.h
+ *
+ * Copyright (c) 2018 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+#ifndef _NUC980_EBI_H_
+#define _NUC980_EBI_H_
+
+#include <linux/types.h>
+#include <linux/ioctl.h>
+
+#define EBI_IOC_MAGIC		'e'
+#define EBI_IOC_SET			_IOW(EBI_IOC_MAGIC, 0, unsigned int *)
+
+struct nuc980_set_ebi {
+	unsigned int bank;
+	unsigned int busmode;
+	unsigned int CSActiveLevel;
+	unsigned int base;
+	unsigned int size;
+	unsigned int width;
+	unsigned int timing;
+	//unsigned int tACC;
+	//unsigned int tAHD;
+	//unsigned int W2X;
+	//unsigned int RAHDOFF;
+	//unsigned int WAHDOFF;
+	//unsigned int R2R;
+};
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-sc.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-sc.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-sc.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-sc.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,72 @@
+/* linux/arch/arm/mach-nuc980/include/mach/nuc980-sc.h
+ *
+ * Copyright (c) 2018 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+#ifndef _NUC980_SC_H_
+#define _NUC980_SC_H_
+#include <linux/types.h>
+#include <linux/ioctl.h>
+// parameter for SC_IOC_TRANSACT command
+struct sc_transact {
+	unsigned char *tx_buf;
+	unsigned int tx_len;
+	unsigned char *rx_buf;
+	unsigned int rx_len;
+};
+
+#define SC_IOC_MAGIC		's'
+#define SC_IOC_MAXNR		5
+#define SC_IOC_ACTIVATE			_IO(SC_IOC_MAGIC, 0)
+#define SC_IOC_READATR			_IOR(SC_IOC_MAGIC, 1, unsigned int *)
+#define SC_IOC_DEACTIVATE		_IO(SC_IOC_MAGIC, 2)
+#define SC_IOC_GETSTATUS		_IOR(SC_IOC_MAGIC, 3, unsigned int *)
+#define SC_IOC_SETPARAM			_IO(SC_IOC_MAGIC, 4)
+#define SC_IOC_TRANSACT			_IOWR(SC_IOC_MAGIC, 5, unsigned int *)
+// Status
+#define SC_OP_IDLE			0x0000
+#define SC_OP_READ			0x0001
+#define SC_OP_WRITE			0x0002
+#define SC_OP_READ_ATR			0x0003
+#define SC_OP_COLD_RESET		0x0004
+#define SC_OP_WARM_RESET		0x0005
+#define SC_OP_DEACTIVATE		0x0006
+// Error code
+#define SC_ERR_CARD_REMOVED		0x0001
+#define SC_ERR_TIME0OUT			0x0002
+#define SC_ERR_TIME1OUT			0x0003
+#define SC_ERR_TIME2OUT			0x0004
+#define SC_ERR_AUTOCONVENTION		0x0005
+#define SC_ERR_READ			0x0006
+#define SC_ERR_WRITE			0x0007
+#define SC_ERR_PARAM			0x0008
+#define SC_ERR_ATR			0x0009
+#define SC_ERR_PPS			0x000A
+#define SC_ERR_T0			0x000B
+#define SC_ERR_T1			0x000C
+#define SC_ERR_PARITY			0x000D
+// CD/ACT state for user level query
+#define ICC_PRESENT_ACTIVE		0x0000
+#define ICC_PRESENT_INACTIVE		0x0001
+#define ICC_ABSENT			0x0002
+#define SC_TMR_MODE_0			0x00000000
+#define SC_TMR_MODE_1			0x01000000
+#define SC_TMR_MODE_2			0x02000000
+#define SC_TMR_MODE_3			0x03000000
+#define SC_TMR_MODE_4			0x04000000
+#define SC_TMR_MODE_5			0x05000000
+#define SC_TMR_MODE_6			0x06000000
+#define SC_TMR_MODE_7			0x07000000
+#define SC_TMR_MODE_8			0x08000000
+#define SC_TMR_MODE_F			0x0F000000
+#define SC_PROTOCOL_T0			0
+#define SC_PROTOCOL_T1			1
+#define SC_CHKSUM_CRC			0
+#define SC_CHKSUM_LRC			1
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-timer.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-timer.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-timer.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/nuc980-timer.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,39 @@
+/* linux/arch/arm/mach-nuc980/include/mach/nuc980-timer.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+#ifndef _NUC980_TIMER_H_
+#define _NUC980_TIMER_H_
+
+#include <linux/types.h>
+#include <linux/ioctl.h>
+
+#define TMR_IOC_MAGIC		'e'
+#define TMR_IOC_MAXNR		3
+
+#define TMR_IOC_STOP			_IO(TMR_IOC_MAGIC, 0)
+#define TMR_IOC_TOGGLE			_IOW(TMR_IOC_MAGIC, 1, unsigned int *)
+#define TMR_IOC_FREE_COUNTING		_IOW(TMR_IOC_MAGIC, 2, unsigned int *)
+#define TMR_IOC_TRIGGER_COUNTING	_IOW(TMR_IOC_MAGIC, 3, unsigned int *)
+#define TMR_IOC_PERIODIC		_IOW(TMR_IOC_MAGIC, 4, unsigned int *)
+#define TMR_IOC_PERIODIC_FOR_WKUP	_IOW(TMR_IOC_MAGIC, 5, unsigned int *)
+#define TMR_IOC_CLKLXT			_IOW(TMR_IOC_MAGIC, 6, unsigned int *)
+#define TMR_IOC_CLKHXT			_IOW(TMR_IOC_MAGIC, 7, unsigned int *)
+#define TMR_IOC_EVENT_COUNTING		_IOW(TMR_IOC_MAGIC, 8, unsigned int *)
+// Valid parameters for capture mode ioctls
+#define TMR_CAP_EDGE_FF			0x00000
+#define TMR_CAP_EDGE_RR			0x40000
+#define TMR_CAP_EDGE_FR			0x80000
+#define TMR_CAP_EDGE_RF			0xC0000
+
+#define TMR_EXTCNT_EDGE_RF		0x2000
+#define TMR_EXTCNT_EDGE_FF		0x0000
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-adc.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-adc.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-adc.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-adc.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,30 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-adc.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+#ifndef __ASM_ARCH_REGS_ADC_H
+#define __ASM_ARCH_REGS_ADC_H
+
+#define ADC_BA			NUC980_VA_ADC	/* ADC Control */
+
+#define REG_ADC_CTL		(ADC_BA + 0x000)	/* ADC Control  */
+#define REG_ADC_CONF		(ADC_BA + 0x004)	/* ADC Configure  */
+#define REG_ADC_IER		(ADC_BA + 0x008)	/* ADC Interrupt Enable Register */
+#define REG_ADC_ISR		(ADC_BA + 0x00C)	/* ADC Interrupt Status Register */
+#define REG_ADC_WKISR		(ADC_BA + 0x010)	/* ADC Wake Up Interrupt Status Register */
+#define REG_ADC_XYDATA		(ADC_BA + 0x020)	/* ADC Touch X,Y Position Data  */
+#define REG_ADC_ZDATA		(ADC_BA + 0x024)	/* ADC Touch Z Pressure Data  */
+#define REG_ADC_DATA		(ADC_BA + 0x028)	/* ADC Normal Conversion Data  */
+#define REG_ADC_VBADATA		(ADC_BA + 0x02C)	/* ADC Battery Detection Data  */
+#define REG_ADC_KPDATA		(ADC_BA + 0x030)	/* ADC Battery Detection Data  */
+#define REG_ADC_SELFDATA	(ADC_BA + 0x034)	/* ADC Self-Test Data  */
+
+#endif /*  __ASM_ARCH_REGS_CAP_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-aic.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-aic.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-aic.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-aic.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,52 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-clock.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_AIC_H
+#define __ASM_ARCH_REGS_AIC_H
+
+/* Advance Interrupt Controller (AIC) Registers */
+#define		AIC_BA		NUC980_VA_IRQ	/* Interrupt Controller */
+#define		REG_AIC_SRCCTL0		(AIC_BA+0x00)	/* Source control register 0 */
+#define		REG_AIC_SRCCTL1		(AIC_BA+0x04)	/* Source control register 1 */
+#define		REG_AIC_SRCCTL2		(AIC_BA+0x08)	/* Source control register 2 */
+#define		REG_AIC_SRCCTL3		(AIC_BA+0x0C)	/* Source control register 3 */
+#define		REG_AIC_SRCCTL4		(AIC_BA+0x10)	/* Source control register 4 */
+#define		REG_AIC_SRCCTL5		(AIC_BA+0x14)	/* Source control register 5 */
+#define		REG_AIC_SRCCTL6		(AIC_BA+0x18)	/* Source control register 6 */
+#define		REG_AIC_SRCCTL7		(AIC_BA+0x1C)	/* Source control register 7 */
+#define		REG_AIC_SRCCTL8		(AIC_BA+0x20)	/* Source control register 8 */
+#define		REG_AIC_SRCCTL9		(AIC_BA+0x24)	/* Source control register 9 */
+#define		REG_AIC_SRCCTL10	(AIC_BA+0x28)	/* Source control register 10 */
+#define		REG_AIC_SRCCTL11	(AIC_BA+0x2C)	/* Source control register 11 */
+#define		REG_AIC_SRCCTL12	(AIC_BA+0x30)	/* Source control register 12 */
+#define		REG_AIC_SRCCTL13	(AIC_BA+0x34)	/* Source control register 13 */
+#define		REG_AIC_SRCCTL14	(AIC_BA+0x38)	/* Source control register 14 */
+#define		REG_AIC_SRCCTL15	(AIC_BA+0x3C)	/* Source control register 15 */
+#define		REG_AIC_IRQNUM		(AIC_BA+0x120)	/* IRQ source number register */
+#define		REG_AIC_FIQNUM		(AIC_BA+0x124)	/* FIQ source number register */
+#define		REG_AIC_INTMSK0		(AIC_BA+0x128)	/* Interrupt mask register 0 */
+#define		REG_AIC_INTMSK1		(AIC_BA+0x12C)	/* Interrupt mask register 1 */
+#define		REG_AIC_INTEN0		(AIC_BA+0x130)	/* Mask enable command register 0 */
+#define		REG_AIC_INTEN1		(AIC_BA+0x134)	/* Mask enable command register 1 */
+#define		REG_AIC_INTDIS0		(AIC_BA+0x138)	/* Mask disable command register 0 */
+#define		REG_AIC_INTDIS1		(AIC_BA+0x13C)	/* Mask disable command register 1 */
+#define		REG_AIC_EOIS		(AIC_BA+0x150)	/* End of IRQ service command register */
+#define		REG_AIC_EOFS		(AIC_BA+0x154)	/* End of FIQ service command register */
+
+
+#define		AIC_IRQNUM		0x120
+#endif /*  __ASM_ARCH_REGS_AIC_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-audio.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-audio.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-audio.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-audio.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,38 @@
+/* linux/include/asm/arch-nuc980/regs-audio.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ * General Public License for more details.
+ */
+
+#ifndef __ASM_ARM_NUC980_REGS_AUDIO_H
+#define __ASM_ARM_NUC980_REGS_AUDIO_H
+
+/* Audio Control Registers */
+#define ACTL_CON			0x00
+#define ACTL_RESET			0x04
+#define ACTL_RDESB			0x08
+#define ACTL_RDES_LENGTH		0x0C
+#define ACTL_RDESC			0x10
+#define ACTL_PDESB			0x14
+#define ACTL_PDES_LENGTH		0x18
+#define ACTL_PDESC			0x1C
+#define ACTL_RSR			0x20
+#define ACTL_PSR			0x24
+#define ACTL_I2SCON			0x28
+#define ACTL_COUNTER			0x2C
+#define ACTL_PCMCON			0x30
+#define ACTL_PCM1ST			0x34
+#define ACTL_PCM2ST			0x38
+#define ACTL_RDESB2			0x40
+#define ACTL_PDESB2			0x44
+
+#endif
+
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-cap.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-cap.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-cap.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-cap.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,142 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-cap.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+#ifndef __ASM_ARCH_REGS_CAP_H
+#define __ASM_ARCH_REGS_CAP_H
+
+#define BIT0    0x00000001
+#define BIT1    0x00000002
+#define BIT2    0x00000004
+#define BIT3    0x00000008
+#define BIT4    0x00000010
+#define BIT5    0x00000020
+#define BIT6    0x00000040
+#define BIT7    0x00000080
+#define BIT8    0x00000100
+#define BIT9    0x00000200
+#define BIT10   0x00000400
+#define BIT11   0x00000800
+#define BIT12   0x00001000
+#define BIT13   0x00002000
+#define BIT14   0x00004000
+#define BIT15   0x00008000
+#define BIT16   0x00010000
+#define BIT17   0x00020000
+#define BIT18   0x00040000
+#define BIT19   0x00080000
+#define BIT20   0x00100000
+#define BIT21   0x00200000
+#define BIT22   0x00400000
+#define BIT23   0x00800000
+#define BIT24   0x01000000
+#define BIT25   0x02000000
+#define BIT26   0x04000000
+#define BIT27   0x08000000
+#define BIT28   0x10000000
+#define BIT29   0x20000000
+#define BIT30   0x40000000
+#define BIT31   0x80000000
+
+#include <mach/map.h>
+
+#define CAP0_BA     NUC980_VA_CAP0  /* Videoin Control */
+#define CAP1_BA     NUC980_VA_CAP1  /* Videoin Control */
+/*
+ VideoIn Control Registers
+*/
+#define REG_CAP0_CTL                (CAP0_BA + 0x00)    /* Image Capture Interface Control Register */
+#define REG_CAP0_PAR                (CAP0_BA + 0x04)    /* Image Capture Interface Parameter Register */
+#define REG_CAP0_INT                (CAP0_BA + 0x08)    /* Image Capture Interface Interrupt Register */
+#define REG_CAP0_POSTERIZE  (CAP0_BA + 0x0C)    /* YUV Component Posterizing Factor Register */
+#define REG_CAP0_MD                 (CAP0_BA + 0x10)    /* Motion Detection Register */
+#define REG_CAP0_MDADDR         (CAP0_BA + 0x14)    /* Motion Detection Output Address Register */
+#define REG_CAP0_MDYADDR        (CAP0_BA + 0x18)    /* Motion Detection Temp Y Output Address Register */
+#define REG_CAP0_SEPIA          (CAP0_BA + 0X1C)    /* Sepia Effect Control Register */
+#define REG_CAP0_CWSP               (CAP0_BA + 0X20)    /* Cropping Window Starting Address Register */
+#define REG_CAP0_CWS                (CAP0_BA + 0X24)    /* Cropping Window Size Register */
+#define REG_CAP0_PKTSL          (CAP0_BA + 0X28)    /* Packet Scaling Vertical/Horizontal Factor Register (LSB) */
+#define REG_CAP0_PLNSL          (CAP0_BA + 0X2C)    /* Planar Scaling Vertical/Horizontal Factor Register (LSB) */
+#define REG_CAP0_FRCTL          (CAP0_BA + 0X30)    /* Scaling Frame Rate Factor Register */
+#define REG_CAP0_STRIDE         (CAP0_BA + 0X34)    /* Frame Output Pixel Stride Width Register */
+#define REG_CAP0_FIFOTH         (CAP0_BA + 0X3C)    /* FIFO Threshold Register */
+#define REG_CAP0_CMPADDR        (CAP0_BA + 0X40)    /* Compare Memory Base Address Register */
+#define REG_CAP0_PKTSM          (CAP0_BA + 0X48)    /* Packet Scaling Vertical/Horizontal Factor Register (MSB) */
+#define REG_CAP0_PLNSM          (CAP0_BA + 0X4C)    /* Planar Scaling Vertical/Horizontal Factor Register (MSB) */
+#define REG_CAP0_CURADDRP       (CAP0_BA + 0X50)    /* Current Packet System Memory Address Register */
+#define REG_CAP0_CURADDRY       (CAP0_BA + 0X54)    /* Current Planar Y System Memory Address Register */
+#define REG_CAP0_CURADDRU       (CAP0_BA + 0X58)    /* Current Planar U System Memory Address Register */
+#define REG_CAP0_CURADDRV       (CAP0_BA + 0X5C)    /* Current Planar V System Memory Address Register */
+#define REG_CAP0_PKTBA0         (CAP0_BA + 0X60)    /* System Memory Packet Base Address 0 Register */
+#define REG_CAP0_PKTBA1         (CAP0_BA + 0X64)    /* System Memory Packet Base Address 1 Register */
+#define REG_CAP0_YBA                (CAP0_BA + 0X80)    /* System Memory Planar Y Base Address Register */
+#define REG_CAP0_UBA                (CAP0_BA + 0X84)    /* System Memory Planar U Base Address Register */
+#define REG_CAP0_VBA                (CAP0_BA + 0X88)    /* System Memory Planar V Base Address Register */
+
+#define REG_CAP1_CTL                (CAP1_BA + 0x00)    /* Image Capture Interface Control Register */
+#define REG_CAP1_PAR                (CAP1_BA + 0x04)    /* Image Capture Interface Parameter Register */
+#define REG_CAP1_INT                (CAP1_BA + 0x08)    /* Image Capture Interface Interrupt Register */
+#define REG_CAP1_POSTERIZE  (CAP1_BA + 0x0C)    /* YUV Component Posterizing Factor Register */
+#define REG_CAP1_MD                 (CAP1_BA + 0x10)    /* Motion Detection Register */
+#define REG_CAP1_MDADDR         (CAP1_BA + 0x14)    /* Motion Detection Output Address Register */
+#define REG_CAP1_MDYADDR        (CAP1_BA + 0x18)    /* Motion Detection Temp Y Output Address Register */
+#define REG_CAP1_SEPIA          (CAP1_BA + 0X1C)    /* Sepia Effect Control Register */
+#define REG_CAP1_CWSP               (CAP1_BA + 0X20)    /* Cropping Window Starting Address Register */
+#define REG_CAP1_CWS                (CAP1_BA + 0X24)    /* Cropping Window Size Register */
+#define REG_CAP1_PKTSL          (CAP1_BA + 0X28)    /* Packet Scaling Vertical/Horizontal Factor Register (LSB) */
+#define REG_CAP1_PLNSL          (CAP1_BA + 0X2C)    /* Planar Scaling Vertical/Horizontal Factor Register (LSB) */
+#define REG_CAP1_FRCTL          (CAP1_BA + 0X30)    /* Scaling Frame Rate Factor Register */
+#define REG_CAP1_STRIDE         (CAP1_BA + 0X34)    /* Frame Output Pixel Stride Width Register */
+#define REG_CAP1_FIFOTH         (CAP1_BA + 0X3C)    /* FIFO Threshold Register */
+#define REG_CAP1_CMPADDR        (CAP1_BA + 0X40)    /* Compare Memory Base Address Register */
+#define REG_CAP1_PKTSM          (CAP1_BA + 0X48)    /* Packet Scaling Vertical/Horizontal Factor Register (MSB) */
+#define REG_CAP1_PLNSM          (CAP1_BA + 0X4C)    /* Planar Scaling Vertical/Horizontal Factor Register (MSB) */
+#define REG_CAP1_CURADDRP       (CAP1_BA + 0X50)    /* Current Packet System Memory Address Register */
+#define REG_CAP1_CURADDRY       (CAP1_BA + 0X54)    /* Current Planar Y System Memory Address Register */
+#define REG_CAP1_CURADDRU       (CAP1_BA + 0X58)    /* Current Planar U System Memory Address Register */
+#define REG_CAP1_CURADDRV       (CAP1_BA + 0X5C)    /* Current Planar V System Memory Address Register */
+#define REG_CAP1_PKTBA0         (CAP1_BA + 0X60)    /* System Memory Packet Base Address 0 Register */
+#define REG_CAP1_PKTBA1         (CAP1_BA + 0X64)    /* System Memory Packet Base Address 1 Register */
+#define REG_CAP1_YBA                (CAP1_BA + 0X80)    /* System Memory Planar Y Base Address Register */
+#define REG_CAP1_UBA                (CAP1_BA + 0X84)    /* System Memory Planar U Base Address Register */
+#define REG_CAP1_VBA                (CAP1_BA + 0X88)    /* System Memory Planar V Base Address Register */
+
+#define CAP_CTL_CAPEN           (1 << 0)
+#define CAP_CTL_PLNEN           (1 << 5)
+#define CAP_CTL_PKTEN           (1 << 6)
+#define CAP_CTL_UPDATE      (1 << 20)
+
+#define CAP_CWSP_CWSADDRV   (0x3FF << 16)
+#define CAP_CWSP_CWSADDRH   (0x3FF << 0)
+
+#define CAP_PKTSL_PKTSVNL   (0xFF << 24)
+#define CAP_PKTSL_PKTSVML   (0xFF << 16)
+#define CAP_PKTSL_PKTSHNL   (0xFF << 8)
+#define CAP_PKTSL_PKTSHML   (0xFF << 0)
+
+#define CAP_PKTSM_PKTSVNH   (0xFF << 24)
+#define CAP_PKTSM_PKTSVMH   (0xFF << 16)
+#define CAP_PKTSM_PKTSHNH   (0xFF << 8)
+#define CAP_PKTSM_PKTSHMH   (0xFF << 0)
+
+#define CAP_STRIDE_PLNSTRIDE    (0x3FFF << 16)
+#define CAP_STRIDE_PKTSTRIDE    (0x3FFF << 0)
+
+#define CAP_PLNSL_PLNSVNL   (0xFF << 24)
+#define CAP_PLNSL_PLNSVML   (0xFF << 16)
+#define CAP_PLNSL_PLNSHNL   (0xFF << 8)
+#define CAP_PLNSL_PLNSHML   (0xFF << 0)
+#define CAP_PLNSM_PLNSVNH   (0xFF << 24)
+#define CAP_PLNSM_PLNSVMH   (0xFF << 16)
+#define CAP_PLNSM_PLNSHNH   (0xFF << 8)
+#define CAP_PLNSM_PLNSHMH   (0xFF << 0)
+
+#endif /*  __ASM_ARCH_REGS_CAP_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-clock.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-clock.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-clock.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-clock.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,40 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-clock.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_CLOCK_H
+#define __ASM_ARCH_REGS_CLOCK_H
+
+/* Clock Control Registers  */
+#define CLK_BA		NUC980_VA_CLK
+
+#define REG_CLK_PMCON		(CLK_BA+0x000)	/*  Power Management Control Register */
+#define REG_CLK_HCLKEN		(CLK_BA+0x010)	/*  AHB IP Clock Enable Control Register */
+#define REG_CLK_PCLKEN0		(CLK_BA+0x018)	/*  APB IP Clock Enable Control Register 0 */
+#define REG_CLK_PCLKEN1		(CLK_BA+0x01C)	/*  APB IP Clock Enable Control Register 1 */
+#define REG_CLK_DIV0		(CLK_BA+0x020)	/*  Clock Divider Control Register 0 */
+#define REG_CLK_DIV1		(CLK_BA+0x024)	/*  Clock Divider Control Register 1 */
+#define REG_CLK_DIV2		(CLK_BA+0x028)	/*  Clock Divider Control Register 2 */
+#define REG_CLK_DIV3		(CLK_BA+0x02C)	/*  Clock Divider Control Register 3 */
+#define REG_CLK_DIV4		(CLK_BA+0x030)	/*  Clock Divider Control Register 4 */
+#define REG_CLK_DIV5		(CLK_BA+0x034)	/*  Clock Divider Control Register 5 */
+#define REG_CLK_DIV6		(CLK_BA+0x038)	/*  Clock Divider Control Register 6 */
+#define REG_CLK_DIV7		(CLK_BA+0x03C)	/*  Clock Divider Control Register 7 */
+#define REG_CLK_DIV8		(CLK_BA+0x040)	/*  Clock Divider Control Register 8 */
+#define REG_CLK_DIV9		(CLK_BA+0x044)	/*  Clock Divider Control Register 9 */
+#define REG_CLK_APLLCON		(CLK_BA+0x060)	/*  APLL Control Register */
+#define REG_CLK_UPLLCON		(CLK_BA+0x064)	/*  UPLL Control Register */
+
+#endif /*  __ASM_ARCH_REGS_CLOCK_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-crypto.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-crypto.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-crypto.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-crypto.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,288 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-crypto.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#ifndef __ASM_ARM_REGS_CRYPTO_H
+#define __ASM_ARM_REGS_CRYPTO_H
+
+
+struct nuc980_crypto_regs {
+	u32 CRPT_INTEN;				/*!< Offset: 0x0000   Crypto Interrupt Enable Control Register           */
+	u32 CRPT_INTSTS;			/*!< Offset: 0x0004   Crypto Interrupt Flag                              */
+	u32 CRPT_PRNG_CTL;          /*!< Offset: 0x0008   PRNG Control Register                              */
+	u32 CRPT_PRNG_SEED;			/*!< Offset: 0x000C   Seed for PRNG                                      */
+	u32 CRPT_PRNG_KEY[8];		/*!< Offset: [0x0010] ~ [0x002c] PRNG Generated Key 0~7                  */
+	u32 RESERVED1[8];		    /*!< Offset: 0x0030 ~ 0x004C   Reserved                                  */
+
+	u32 CRPT_AES_FDBCK[4];		/*!< Offset: 0x0050 ~ 0x005C   AES Engine Output Feedback Data after Cryptographic Operation */
+	u32 RESERVED2[40];		    /*!< Offset: 0x0068 ~ 0x00FC   Reserved                                  */
+	u32 CRPT_AES_CTL;			/*!< Offset: 0x0100   AES engine setting                                 */
+	u32 CRPT_AES_STS;			/*!< Offset: 0x0104   AES engine flag                                    */
+	u32 CRPT_AES_DATIN;			/*!< Offset: 0x0108   AES engine data input port                         */
+	u32 CRPT_AES_DATOUT;		/*!< Offset: 0x010C   AES engine data output port                        */
+	u32 CRPT_AES0_KEY[8];		/*!< Offset: [0x0110] ~ [0x012c] AES Key Word 0~7 Register               */
+	u32 CRPT_AES0_IV[4];		/*!< Offset: [0x0130] ~ [0x013c] AES Initial Vector Word 0 ~ 3 Register  */
+	u32 CRPT_AES0_SADDR;		/*!< Offset: 0x0140   AES0 Source Address Register                       */
+	u32 CRPT_AES0_DADDR;		/*!< Offset: 0x0144   AES0 Destination Address Register                  */
+	u32 CRPT_AES0_CNT;			/*!< Offset: 0x0148   AES0 Byte Count Register                           */
+	u32 AES_RESERVED1[109];	    /*!< Offset: 0x014C ~ 0x0FC   Reserved                                   */
+
+	u32 CRPT_HMAC_CTL;		    /*!< Offset: 0x0300   HMAC/SHA engine parameter setting                  */
+	u32 CRPT_HMAC_STS;		    /*!< Offset: 0x0304   HMAC/SHA status flag                               */
+	u32 CRPT_HMAC_DGST[16];		/*!< Offset: 0x0308   HMAC/SHA digest message word 0~15                  */
+	u32 CRPT_HMAC_KEYCNT;		/*!< Offset: 0x0348   HMAC/SHA key byte length                           */
+	u32 CRPT_HMAC_SADDR;	    /*!< Offset: 0x034C   HMAC DMA Source Address Register                   */
+	u32 CRPT_HMAC_DMACNT;		/*!< Offset: 0x0350   HMAC DMA count                                     */
+	u32 CRPT_HMAC_DATIN;		/*!< Offset: 0x0354   HMAC software write to engine port                 */
+    u32 RESERVE6[298];
+
+    u32 ECC_CTL;                /* Offset 0x800:         ECC Control Register                            */
+    u32 ECC_STS;                /* Offset 0x804:         ECC Status Register                             */
+    u32 ECC_X1[18];             /* Offset 0x808 ~ 0x84C: The X-coordinate of the first point             */
+    u32 ECC_Y1[18];             /* Offset 0x850 ~ 0x894: The Y-coordinate of the first point             */
+    u32 ECC_X2[18];             /* Offset 0x898 ~ 0x8DC: The X-coordinate of the second point            */
+    u32 ECC_Y2[18];             /* Offset 0x8E0 ~ 0x924: The Y-coordinate of the second point            */
+    u32 ECC_A[18];      	    /* Offset 0x928 ~ 0x96C: Elliptic curve parameter A                      */
+    u32 ECC_B[18];     	        /* Offset 0x970 ~ 0x9B4: Elliptic curve parameter B                      */
+    u32 ECC_N[18];     	        /* Offset 0x9B8 ~ 0x9FC: Elliptic curve parameter N                      */
+    u32 ECC_K[18];              /* Offset 0xA00 ~ 0xA44: Elliptic curve scalar K point multiplication    */
+    u32 ECC_SADDR;              /* Offset 0xA48:         ECC DMA Source Address Register                 */
+    u32 ECC_DADDR;              /* Offset 0xA4C:         ECC DMA Destination Address Register            */
+    u32 ECC_STARTREG;           /* Offset 0xA50:         ECC Starting Address of Updated Registers       */
+    u32 ECC_WORDCNT;            /* Offset 0xA54:         ECC Data Word Count                             */
+    uint32_t RESERVE7[358];
+    u32 ECC_FSM_DBG;            /* Offset 0xFF0:         ECC FSM Debug Register                          */
+    uint32_t RESERVE8[3];
+
+    u32 RSA_CTL;                /* Offset 0x1000:        RSA Control Register                            */
+    u32 RSA_STS;                /* Offset 0x1004:        RSA Status Register                             */
+    u32 RSA_M[128];             /* Offset 0x1008:        RSA the base of exponentiation words            */
+    u32 RSA_E[128];             /* Offset 0x1208:        RSA the exponent of exponentiation words        */
+    u32 RSA_N[128];             /* Offset 0x1408:        RSA the base of modulus operation word          */
+    u32 RSA_C[128];             /* Offset 0x1608:        RSA the constant value of Montgomery domain words */
+    u32 RSA_SADDR;              /* Offset 0x1808:        RSA DMA Source Address Register                 */
+    u32 RSA_DADDR;              /* Offset 0x180C:        RSA DMA Destination Address Register            */
+    u32 RSA_STARTREG;           /* Offset 0x1810:        RSA Starting Address of Updated Registers       */
+    u32 RSA_WORDCNT;            /* Offset 0x1814:        RSA DMA Word Count                              */
+};
+
+struct nuc980_aes_regs
+{
+	u32 key[8];
+	u32 iv[4];
+	u32 src_addr;
+	u32 dst_addr;
+	u32 count;
+};
+
+
+/********************* Bit definition of CRPT_INTEN  ************************/
+#define AESIEN						((u32)0x00000001)			/*!<AES DMA finish interrupt flag enable */
+#define AESERRIEN					((u32)0x00000002)			/*!<AES error flag enable */
+#define TDESIEN						((u32)0x00000100)			/*!<TDES interrupt source enable */
+#define TDESERRIEN					((u32)0x00000200)			/*!<TDES error flag enable */
+#define PRNGIEN						((u32)0x00010000)			/*!<PRNG finish interrupt enable */
+#define HMACIEN						((u32)0x01000000)			/*!<HMAC interrupt enable */
+#define HMACERRIEN					((u32)0x02000000)			/*!<HMAC error interrupt enable */
+
+/********************* Bit definition of CRPT_INTSTS *******************/
+#define AESIF						((u32)0x00000001)			/*!<AES finish interrupt flag */
+#define AESERRIF					((u32)0x00000002)			/*!<AES error flag */
+#define TDESIF						((u32)0x00000100)			/*!<TDES finish interrupt flag */
+#define TDESERRIF					((u32)0x00000200)			/*!<TDES error flag */
+#define PRNGIF						((u32)0x00010000)			/*!<PRNG finish interrupt flag */
+#define HMACIF						((u32)0x01000000)			/*!<HMAC finish interrupt flag */
+#define HMACERRIF					((u32)0x02000000)		/*!<HMAC error flag */
+
+/********************* Bit definition of CRPT_PRNG_CTL *******************/
+#define PRNG_START					((u32)0x00000001)			/*!<Write 1 start PRNG engine generate new KEY and store KEYx register. */
+#define SEEDRLD						((u32)0x00000002)			/*!1: reload new seed; 0: generate key base original seed. */
+#define PRNG_KEYSZ_MASK				((u32)0x0000000C)			/*!<PRNG KEY SIZE bit mask */
+#define PRNG_KEYSZ_64			  	((u32)0x00000000)			/*!<PRNG 64 bits key */
+#define PRNG_KEYSZ_128  			((u32)0x00000004)			/*!<PRNG 128 bits key */
+#define PRNG_KEYSZ_192  			((u32)0x00000008)			/*!<PRNG 192 bits key */
+#define PRNG_KEYSZ_256  			((u32)0x0000000C)			/*!<PRNG 256 bits key */
+#define PRNG_BUSY					((u32)0x00000100)			/*!<read only, 1:  indicate the PRNG engine under generating KEY */
+
+
+/********************* Bit definition of CRPT_AES_CTL *******************/
+#define AES_START					((u32)0x00000001)			/*!<Write 1, AES engine starting. AES_BUSY flag will be set. */
+#define AES_STOP					((u32)0x00000002)			/*!<Write 1,  stop  AES engine instantly. */
+#define AES_KEYSZ_MASK 				((u32)0x0000000C)			/*!<AES KEY_SIZE bit mask */
+#define AES_KEYSZ_128				((u32)0x00000000)			/*!<AES 128 bits key */
+#define AES_KEYSZ_192				((u32)0x00000004)			/*!<AES 192 bits key */
+#define AES_KEYSZ_256				((u32)0x00000008)			/*!<AES 256 bits key */
+#define AES_EXTERNAL_KEY			((u32)0x00000010)			/*!<1: AES KEY use extend key. 0:  AES KEY source form  AES_KEYx registers. */
+#define AES_DMALAST					((u32)0x00000020)			/*!<Index current operation is  last one. */
+#define AES_DMACSCAD				((u32)0x00000040)			/*!<Cascade AES encrypt/decrypt result */
+#define AES_DMAEN					((u32)0x00000080)			/*!<enable AES DMA engine */
+#define AES_OPMODE_MASK		 		((u32)0x0000FF00)			/*!<AES engine operation mode bit mask */
+#define AES_ECB_MODE				((u32)0x00000000)			/*!<AES ECB mode */
+#define AES_CBC_MODE				((u32)0x00000100)			/*!<AES CBC mode */
+#define AES_CFB_MODE				((u32)0x00000200)			/*!<AES CFB mode */
+#define AES_OFB_MODE				((u32)0x00000300)			/*!<AES OFB mode */
+#define AES_CTR_MODE				((u32)0x00000400)			/*!<AES CTR mode */
+#define AES_CBCCS1_MODE				((u32)0x00001000)			/*!<AES CBC CS1 mode */
+#define AES_CBCCS2_MODE				((u32)0x00001100)			/*!<AES CBC CS2 mode */
+#define AES_CBCCS3_MODE				((u32)0x00001200)			/*!<AES CBC CS3 mode */
+#define AES_ENCRYPT					((u32)0x00010000)			/*!<AES engine execute encryption */
+#define AES_DECRYPT					((u32)0x00000000)			/*!<AES engine execute decryption */
+#define AES_OUTSWAP					((u32)0x00400000)			/*!<AES engine output data transform */
+#define AES_INSWAP					((u32)0x00800000)			/*!<AES engine input data transform */
+#define AES_CHANNEL_MASK			((u32)0x03000000)			/*!<AES working channel bit mask */
+#define AES_KEYPRT_MASK				((u32)0xFC000000)			/*!<AES unprotect key bit mask */
+#define AES_KEY_UNPRT        		((u32)0x58000000)			/*!<Set AES unprotect key */
+#define AES_KEY_PRT					((u32)0x80000000)			/*!<AES key protect */
+
+/********************* Bit definition of CRPT_AES_STS *******************/
+#define AES_BUSY					((u32)0x00000001)			/*!<AES engine under archiving */
+#define AES_INBUFEMPTY				((u32)0x00000100)			/*!<AES input buffer empty */
+#define AES_INBUFFULL				((u32)0x00000200)			/*!<AES input buffer full */
+#define AES_INBUFERR				((u32)0x00000400)			/*!<ERROR during feed AES engine data. */
+#define AES_CNTERR					((u32)0x00001000)			/*!<AES_CNT setting error */
+#define AES_OUTBUFEMPTY				((u32)0x00010000)			/*!<AES output buffer empty */
+#define AES_OUTBUFFULL				((u32)0x00020000)			/*!<AES output buffer full */
+#define AES_OUTBUFERR				((u32)0x00040000)			/*!<ERROR during get AES engine result */
+#define AES_BUSERR					((u32)0x00100000)			/*!<AES bus error */
+
+/********************* Bit definition of HMAC_CTL ********************/
+#define HMAC_START					((u32)0x00000001)			/*!<HMAC engine starting */
+#define HMAC_STOP					((u32)0x00000002)			/*!<HMAC engine stop */
+#define HMAC_EN						((u32)0x00000010)			/*!<execute HMAC function */
+#define HMAC_DMALAST				((u32)0x00000020)			/*!<last DMA cascade round */
+#define HMAC_DMAEN					((u32)0x00000080)			/*!<enable HMAC_DMA engine */
+#define HMAC_OPMODE_MASK			((u32)0x00000700)			/*!<HMAC engine operation modes mask */
+#define HMAC_SHA1					((u32)0x00000000)			/*!<SHA1 */
+#define HMAC_SHA224					((u32)0x00000500)			/*!<SHA224 */
+#define HMAC_SHA256					((u32)0x00000400)			/*!<SHA256 */
+#define HMAC_SHA384					((u32)0x00000700)			/*!<SHA384 */
+#define HMAC_SHA512					((u32)0x00000600)			/*!<SHA512 */
+#define HMAC_OUTSWAP				((u32)0x00400000)			/*!<HMAC engine output data transform */
+#define HMAC_INSWAP					((u32)0x00800000)			/*!<HMAC engine input data transform */
+
+/********************* Bit definition of HMAC_FLAG *******************/
+#define HMAC_BUSY					((u32)0x00000001)			/*!<HMAC engine busy */
+#define HMAC_DMABUSY				((u32)0x00000002)			/*!<HMAC engine is under active */
+#define HMAC_DMAERR					((u32)0x00000100)			/*!<HMAC DMA error */
+#define HMAC_DINREQ					((u32)0x00010000)			/*!<HMAC_SOFTWARE mode Data input  request */
+
+#define CRPT_INTEN_ECCIEN_Pos       (22)                                    /*!< CRPT INTEN: ECCIEN Position            */
+#define CRPT_INTEN_ECCIEN_Msk       (0x1ul << CRPT_INTEN_ECCIEN_Pos)        /*!< CRPT INTEN: ECCIEN Mask                */
+
+#define CRPT_INTEN_ECCEIEN_Pos      (23)                                    /*!< CRPT INTEN: ECCEIEN Position           */
+#define CRPT_INTEN_ECCEIEN_Msk      (0x1ul << CRPT_INTEN_ECCEIEN_Pos)       /*!< CRPT INTEN: ECCEIEN Mask               */
+
+#define CRPT_INTSTS_ECCIF_Pos       (22)                                    /*!< CRPT INTSTS: ECCIF Position            */
+#define CRPT_INTSTS_ECCIF_Msk       (0x1ul << CRPT_INTSTS_ECCIF_Pos)        /*!< CRPT INTSTS: ECCIF Mask                */
+
+#define CRPT_INTSTS_ECCEIF_Pos      (23)                                    /*!< CRPT INTSTS: ECCEIF Position           */
+#define CRPT_INTSTS_ECCEIF_Msk      (0x1ul << CRPT_INTSTS_ECCEIF_Pos)       /*!< CRPT INTSTS: ECCEIF Mask               */
+
+#define CRPT_ECC_CTL_START_Pos      (0)                                     /*!< CRPT ECC_CTL: START Position            */
+#define CRPT_ECC_CTL_START_Mask     (0x1ul << CRPT_ECC_CTL_START_Pos)       /*!< CRPT ECC_CTL: START Mask                */
+
+#define CRPT_ECC_CTL_STOP_Pos       (1)                                     /*!< CRPT ECC_CTL: STOP Position             */
+#define CRPT_ECC_CTL_STOP_Mask      (0x1ul << CRPT_ECC_CTL_STOP_Pos)        /*!< CRPT ECC_CTL: STOP Mask                 */
+
+#define CRPT_ECC_CTL_DMAEN_Pos      (7)                                     /*!< CRPT ECC_CTL: DMAEN Position            */
+#define CRPT_ECC_CTL_DMAEN_Mask     (0x1ul << CRPT_ECC_CTL_DMAEN_Pos)       /*!< CRPT ECC_CTL: DMAEN Mask                */
+
+#define CRPT_ECC_CTL_FSEL_Pos       (8)                                     /*!< CRPT ECC_CTL: FSEL Position             */
+#define CRPT_ECC_CTL_FSEL_Mask      (0x1ul << CRPT_ECC_CTL_FSEL_Pos)        /*!< CRPT ECC_CTL: FSEL Mask                 */
+
+#define CRPT_ECC_CTL_ECCOP_Pos      (9)                                     /*!< CRPT ECC_CTL: ECCOP Position            */
+#define CRPT_ECC_CTL_ECCOP_Mask     (0x3ul << CRPT_ECC_CTL_ECCOP_Pos)       /*!< CRPT ECC_CTL: ECCOP Mask                */
+
+#define CRPT_ECC_CTL_MODOP_Pos      (11)                                    /*!< CRPT ECC_CTL: MOPOP Position            */
+#define CRPT_ECC_CTL_MODOP_Mask     (0x3ul << CRPT_ECC_CTL_MODOP_Pos)       /*!< CRPT ECC_CTL: MOPOP Mask                */
+
+#define CRPT_ECC_CTL_LDP1_Pos       (16)                                    /*!< CRPT ECC_CTL: LDP1 Position             */
+#define CRPT_ECC_CTL_LDP1_Mask      (0x1ul << CRPT_ECC_CTL_LDP1_Pos)        /*!< CRPT ECC_CTL: LDP1 Mask                 */
+
+#define CRPT_ECC_CTL_LDP2_Pos       (17)                                    /*!< CRPT ECC_CTL: LDP2 Position             */
+#define CRPT_ECC_CTL_LDP2_Mask      (0x1ul << CRPT_ECC_CTL_LDP2_Pos)        /*!< CRPT ECC_CTL: LDP2 Mask                 */
+
+#define CRPT_ECC_CTL_LDA_Pos        (18)                                    /*!< CRPT ECC_CTL: LDA Position              */
+#define CRPT_ECC_CTL_LDA_Mask       (0x1ul << CRPT_ECC_CTL_LDA_Pos)         /*!< CRPT ECC_CTL: LDA Mask                  */
+
+#define CRPT_ECC_CTL_LDB_Pos        (19)                                    /*!< CRPT ECC_CTL: LDB Position              */
+#define CRPT_ECC_CTL_LDB_Mask       (0x1ul << CRPT_ECC_CTL_LDB_Pos)         /*!< CRPT ECC_CTL: LDB Mask                  */
+
+#define CRPT_ECC_CTL_LDN_Pos        (20)                                    /*!< CRPT ECC_CTL: LDN Position              */
+#define CRPT_ECC_CTL_LDN_Mask       (0x1ul << CRPT_ECC_CTL_LDN_Pos)         /*!< CRPT ECC_CTL: LDN Mask                  */
+
+#define CRPT_ECC_CTL_LDK_Pos        (21)                                    /*!< CRPT ECC_CTL: LDK Position              */
+#define CRPT_ECC_CTL_LDK_Mask       (0x1ul << CRPT_ECC_CTL_LDK_Pos)         /*!< CRPT ECC_CTL: LDK Mask                  */
+
+#define CRPT_ECC_CTL_CURVE_M_Pos    (22)                                    /*!< CRPT ECC_CTL: CURVE_M Position          */
+#define CRPT_ECC_CTL_CURVE_M_Mask   (0x3ful << CRPT_ECC_CTL_CURVE_M_Pos)    /*!< CRPT ECC_CTL: CURVE_M Mask              */
+
+#define CRPT_ECC_STS_BUSY_Pos       (0)                                     /*!< CRPT ECC_STS: BUSY Position             */
+#define CRPT_ECC_STS_BUSY_Mask      (0x1ul << CRPT_ECC_STS_BUSY_Pos)        /*!< CRPT ECC_STS: BUSY Mask                 */
+
+#define CRPT_ECC_STS_DMABUSY_Pos    (1)                                     /*!< CRPT ECC_STS: DMABUSY Position          */
+#define CRPT_ECC_STS_DMABUSY_Mask   (0x1ul << CRPT_ECC_STS_DMABUSY_Pos)     /*!< CRPT ECC_STS: DMABUSY Mask              */
+
+#define CRPT_ECC_STS_BUSERR_Pos     (16)                                    /*!< CRPT ECC_STS: BUSERR Position           */
+#define CRPT_ECC_STS_BUSERR_Mask    (0x1ul << CRPT_ECC_STS_BUSERR_Pos)      /*!< CRPT ECC_STS: BUSERR Mask               */
+
+#define CRPT_RSA_CTL_START_Pos      (0)                                     /*!< CRPT RSA_CTL: START Position            */
+#define CRPT_RSA_CTL_START_Msk      (0x1ul << CRPT_RSA_CTL_START_Pos)       /*!< CRPT RSA_CTL: START Mask                */
+
+#define CRPT_RSA_CTL_STOP_Pos       (1)                                     /*!< CRPT RSA_CTL: STOP Position             */
+#define CRPT_RSA_CTL_STOP_Msk       (0x1ul << CRPT_RSA_CTL_STOP_Pos)        /*!< CRPT RSA_CTL: STOP Mask                 */
+
+#define CRPT_RSA_CTL_DMAEN_Pos      (7)                                     /*!< CRPT RSA_CTL: DMAEN Position            */
+#define CRPT_RSA_CTL_DMAEN_Msk      (0x1ul << CRPT_RSA_CTL_DMAEN_Pos)       /*!< CRPT RSA_CTL: DMAEN Mask                */
+
+#define CRPT_RSA_CTL_LDM_Pos        (8)                                     /*!< CRPT RSA_CTL: LDM Position              */
+#define CRPT_RSA_CTL_LDM_Msk        (0x1ul << CRPT_RSA_CTL_LDM_Pos)         /*!< CRPT RSA_CTL: LDM Mask                  */
+
+#define CRPT_RSA_CTL_LDE_Pos        (9)                                     /*!< CRPT RSA_CTL: LDE Position              */
+#define CRPT_RSA_CTL_LDE_Msk        (0x1ul << CRPT_RSA_CTL_LDE_Pos)         /*!< CRPT RSA_CTL: LDE Mask                  */
+
+#define CRPT_RSA_CTL_LDN_Pos        (10)                                    /*!< CRPT RSA_CTL: LDN Position              */
+#define CRPT_RSA_CTL_LDN_Msk        (0x1ul << CRPT_RSA_CTL_LDN_Pos)         /*!< CRPT RSA_CTL: LDN Mask                  */
+
+#define CRPT_RSA_CTL_LDC_Pos        (11)                                    /*!< CRPT RSA_CTL: LDC Position              */
+#define CRPT_RSA_CTL_LDC_Msk        (0x1ul << CRPT_RSA_CTL_LDC_Pos)         /*!< CRPT RSA_CTL: LDC Mask                  */
+
+#define CRPT_RSA_CTL_KEYLEN_Pos     (16)                                    /*!< CRPT RSA_CTL: KEYLEN Position           */
+#define CRPT_RSA_CTL_KEYLEN_Msk     (0x1FFFul << CRPT_RSA_CTL_KEYLEN_Pos)   /*!< CRPT RSA_CTL: KEYLEN Mask               */
+
+#define CRPT_RSA_STS_BUSY_Pos       (0)                                     /*!< CRPT RSA_STS: BUSY Position             */
+#define CRPT_RSA_STS_BUSY_Msk       (0x1ul << CRPT_RSA_STS_BUSY_Pos)        /*!< CRPT RSA_STS: BUSY Mask                 */
+
+#define CRPT_RSA_STS_DMABUSY_Pos    (1)                                     /*!< CRPT RSA_STS: DMABUSY Position          */
+#define CRPT_RSA_STS_DMABUSY_Msk    (0x1ul << CRPT_RSA_STS_DMABUSY_Pos)     /*!< CRPT RSA_STS: DMABUSY Mask              */
+
+#define CRPT_RSA_STS_BUSERR_Pos     (16)                                    /*!< CRPT ECC_RSA: BUSERR Position           */
+#define CRPT_RSA_STS_BUSERR_Msk     (0x1ul << CRPT_RSA_STS_BUSERR_Pos)      /*!< CRPT ECC_RSA: BUSERR Mask               */
+
+
+#define ECCOP_POINT_MUL     (0x0UL << CRPT_ECC_CTL_ECCOP_Pos)
+#define ECCOP_MODULE        (0x1UL << CRPT_ECC_CTL_ECCOP_Pos)
+#define ECCOP_POINT_ADD     (0x2UL << CRPT_ECC_CTL_ECCOP_Pos)
+#define ECCOP_POINT_DOUBLE  (0x0UL << CRPT_ECC_CTL_ECCOP_Pos)
+
+#define MODOP_DIV           (0x0UL << CRPT_ECC_CTL_MODOP_Pos)
+#define MODOP_MUL           (0x1UL << CRPT_ECC_CTL_MODOP_Pos)
+#define MODOP_ADD           (0x2UL << CRPT_ECC_CTL_MODOP_Pos)
+#define MODOP_SUB           (0x3UL << CRPT_ECC_CTL_MODOP_Pos)
+
+
+
+#endif /* __ASM_ARM_REGS_CRYPTO_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-ebi.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-ebi.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-ebi.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-ebi.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,218 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-ebi.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_EBI_H
+#define __ASM_ARCH_REGS_EBI_H
+
+#include "mach/nuc980-ebi.h"
+
+#define EBI0			NUC980_VA_EBI
+#define EBI1			(NUC980_VA_EBI + 0x10)
+#define EBI2			(NUC980_VA_EBI + 0x20)
+
+#define REG_EBI_CTL(x)	(void __iomem *)(x)
+#define REG_EBI_TCTL(x)	(void __iomem *)(x + 0x04)
+
+
+#define EBI_BANK0_BASE_ADDR     0x60000000UL /*!< EBI bank0 base address */
+#define EBI_BANK1_BASE_ADDR     0x60100000UL /*!< EBI bank1 base address */
+#define EBI_BANK2_BASE_ADDR     0x60200000UL /*!< EBI bank2 base address */
+
+#define EBI_BANK0               0UL    /*!< EBI bank 0 */
+#define EBI_BANK1               1UL    /*!< EBI bank 1 */
+#define EBI_BANK2               2UL    /*!< EBI bank 2 */
+
+#define EBI_BUSWIDTH_8BIT       8UL   /*!< EBI bus width is 8-bit 	*/
+#define EBI_BUSWIDTH_16BIT      16UL  /*!< EBI bus width is 16-bit	 */
+
+#define EBI_CS_ACTIVE_LOW       0UL    /*!< EBI CS active level is low  */
+#define EBI_CS_ACTIVE_HIGH      1UL    /*!< EBI CS active level is high */
+
+#define EBI_MCLKDIV_1           0x0UL /*!< EBI output clock(MCLK) is HCLK/1 */
+#define EBI_MCLKDIV_2           0x1UL /*!< EBI output clock(MCLK) is HCLK/2 */
+#define EBI_MCLKDIV_4           0x2UL /*!< EBI output clock(MCLK) is HCLK/4 */
+#define EBI_MCLKDIV_8           0x3UL /*!< EBI output clock(MCLK) is HCLK/8 */
+#define EBI_MCLKDIV_16          0x4UL /*!< EBI output clock(MCLK) is HCLK/16 */
+#define EBI_MCLKDIV_32          0x5UL /*!< EBI output clock(MCLK) is HCLK/32 */
+#define EBI_MCLKDIV_64          0x6UL /*!< EBI output clock(MCLK) is HCLK/64 */
+#define EBI_MCLKDIV_128         0x7UL /*!< EBI output clock(MCLK) is HCLK/128 */
+
+#define EBI_TIMING_FASTEST      0x0UL /*!< EBI timing is the fastest */
+#define EBI_TIMING_VERYFAST     0x1UL /*!< EBI timing is very fast */
+#define EBI_TIMING_FAST         0x2UL /*!< EBI timing is fast */
+#define EBI_TIMING_NORMAL       0x3UL /*!< EBI timing is normal */
+#define EBI_TIMING_SLOW         0x4UL /*!< EBI timing is slow */
+#define EBI_TIMING_VERYSLOW     0x5UL /*!< EBI timing is very slow */
+#define EBI_TIMING_SLOWEST      0x6UL /*!< EBI timing is the slowest */
+
+#define EBI_OPMODE_NORMAL       0x0UL                 /*!< EBI bus operate in normal mode */
+#define EBI_OPMODE_CACCESS      (EBI_CTL_CACCESS_Msk) /*!< EBI bus operate in Continuous Data Access mode */
+#define EBI_OPMODE_ADSEPARATE   (EBI_CTL_ADSEPEN_Msk) /*!< EBI bus operate in AD Separate mode */
+
+#define EBI_CTL_EN_Pos                   (0)                                               /*!< EBI_T::CTL: EN Position                */
+#define EBI_CTL_EN_Msk                   (0x1ul << EBI_CTL_EN_Pos)                         /*!< EBI_T::CTL: EN Mask                    */
+
+#define EBI_CTL_DW16_Pos                 (1)                                               /*!< EBI_T::CTL: DW16 Position              */
+#define EBI_CTL_DW16_Msk                 (0x1ul << EBI_CTL_DW16_Pos)                       /*!< EBI_T::CTL: DW16 Mask                  */
+
+#define EBI_CTL_CSPOLINV_Pos             (2)                                               /*!< EBI_T::CTL: CSPOLINV Position          */
+#define EBI_CTL_CSPOLINV_Msk             (0x1ul << EBI_CTL_CSPOLINV_Pos)                   /*!< EBI_T::CTL: CSPOLINV Mask              */
+
+#define EBI_CTL_ADSEPEN_Pos              (3)                                               /*!< EBI_T::CTL: ADSEPEN Position           */
+#define EBI_CTL_ADSEPEN_Msk              (0x1ul << EBI_CTL_ADSEPEN_Pos)                    /*!< EBI_T::CTL: ADSEPEN Mask               */
+
+#define EBI_CTL_CACCESS_Pos              (4)                                               /*!< EBI_T::CTL: CACCESS Position           */
+#define EBI_CTL_CACCESS_Msk              (0x1ul << EBI_CTL_CACCESS_Pos)                    /*!< EBI_T::CTL: CACCESS Mask               */
+
+#define EBI_CTL_MCLKDIV_Pos              (8)                                               /*!< EBI_T::CTL: MCLKDIV Position           */
+#define EBI_CTL_MCLKDIV_Msk              (0x7ul << EBI_CTL_MCLKDIV_Pos)                    /*!< EBI_T::CTL: MCLKDIV Mask               */
+
+#define EBI_CTL_TALE_Pos                 (16)                                              /*!< EBI_T::CTL: TALE Position              */
+#define EBI_CTL_TALE_Msk                 (0x7ul << EBI_CTL_TALE_Pos)                       /*!< EBI_T::CTL: TALE Mask                  */
+
+#define EBI_CTL_WBUFEN_Pos               (24)                                              /*!< EBI_T::CTL: WBUFEN Position            */
+#define EBI_CTL_WBUFEN_Msk               (0x1ul << EBI_CTL_WBUFEN_Pos)                     /*!< EBI_T::CTL: WBUFEN Mask                */
+
+#define EBI_TCTL_TACC_Pos                (3)                                               /*!< EBI_T::TCTL: TACC Position             */
+#define EBI_TCTL_TACC_Msk                (0x1ful << EBI_TCTL_TACC_Pos)                     /*!< EBI_T::TCTL: TACC Mask                 */
+
+#define EBI_TCTL_TAHD_Pos                (8)                                               /*!< EBI_T::TCTL: TAHD Position             */
+#define EBI_TCTL_TAHD_Msk                (0x7ul << EBI_TCTL_TAHD_Pos)                      /*!< EBI_T::TCTL: TAHD Mask                 */
+
+#define EBI_TCTL_W2X_Pos                 (12)                                              /*!< EBI_T::TCTL: W2X Position              */
+#define EBI_TCTL_W2X_Msk                 (0xful << EBI_TCTL_W2X_Pos)                       /*!< EBI_T::TCTL: W2X Mask                  */
+
+#define EBI_TCTL_RAHDOFF_Pos             (22)                                              /*!< EBI_T::TCTL: RAHDOFF Position          */
+#define EBI_TCTL_RAHDOFF_Msk             (0x1ul << EBI_TCTL_RAHDOFF_Pos)                   /*!< EBI_T::TCTL: RAHDOFF Mask              */
+
+#define EBI_TCTL_WAHDOFF_Pos             (23)                                              /*!< EBI_T::TCTL: WAHDOFF Position          */
+#define EBI_TCTL_WAHDOFF_Msk             (0x1ul << EBI_TCTL_WAHDOFF_Pos)                   /*!< EBI_T::TCTL: WAHDOFF Mask              */
+
+#define EBI_TCTL_R2R_Pos                 (24)                                              /*!< EBI_T::TCTL: R2R Position              */
+#define EBI_TCTL_R2R_Msk                 (0xful << EBI_TCTL_R2R_Pos)                       /*!< EBI_T::TCTL: R2R Mask                  */
+
+static inline void nuc980_set_ebi_ctl(uint32_t u32Bank, uint32_t u32DataWidth, uint32_t u32TimingClass, uint32_t u32BusMode, uint32_t u32CSActiveLevel)
+{
+	void __iomem *EBIBaseAddr = EBI0;
+
+	switch (u32Bank) {
+	case 0:
+		EBIBaseAddr = EBI0;
+		break;
+	case 1:
+		EBIBaseAddr = EBI1;
+		break;
+	case 2:
+		EBIBaseAddr = EBI2;
+		break;
+	}
+
+	if(u32DataWidth == EBI_BUSWIDTH_8BIT) {
+		__raw_writel(__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~EBI_CTL_DW16_Msk, REG_EBI_CTL(EBIBaseAddr));
+	} else {
+		__raw_writel(__raw_readl(REG_EBI_CTL(EBIBaseAddr)) | EBI_CTL_DW16_Msk, REG_EBI_CTL(EBIBaseAddr));
+	}
+
+	if(u32CSActiveLevel == EBI_CS_ACTIVE_LOW) {
+		__raw_writel(__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~EBI_CTL_CSPOLINV_Msk, REG_EBI_CTL(EBIBaseAddr));
+	} else {
+		__raw_writel(__raw_readl(REG_EBI_CTL(EBIBaseAddr)) | EBI_CTL_CSPOLINV_Msk, REG_EBI_CTL(EBIBaseAddr));
+	}
+
+	__raw_writel(__raw_readl(REG_EBI_CTL(EBIBaseAddr)) | u32BusMode, REG_EBI_CTL(EBIBaseAddr));
+
+	switch(u32TimingClass) {
+	case EBI_TIMING_FASTEST:
+		__raw_writel((__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~(EBI_CTL_MCLKDIV_Msk)) |
+		             (EBI_MCLKDIV_1 << EBI_CTL_MCLKDIV_Pos) |
+		             (u32CSActiveLevel << EBI_CTL_CSPOLINV_Pos) | EBI_CTL_EN_Msk, REG_EBI_CTL(EBIBaseAddr));
+		__raw_writel(0x0U, REG_EBI_TCTL(EBIBaseAddr));
+		break;
+
+	case EBI_TIMING_VERYFAST:
+		__raw_writel((__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~(EBI_CTL_MCLKDIV_Msk)) |
+		             (EBI_MCLKDIV_1 << EBI_CTL_MCLKDIV_Pos) |
+		             (u32CSActiveLevel << EBI_CTL_CSPOLINV_Pos) | EBI_CTL_EN_Msk, REG_EBI_CTL(EBIBaseAddr));
+		__raw_writel(0x03003310U, REG_EBI_TCTL(EBIBaseAddr));
+		break;
+
+	case EBI_TIMING_FAST:
+		__raw_writel((__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~(EBI_CTL_MCLKDIV_Msk)) |
+		             (EBI_MCLKDIV_2 << EBI_CTL_MCLKDIV_Pos) |
+		             (u32CSActiveLevel << EBI_CTL_CSPOLINV_Pos) | EBI_CTL_EN_Msk, REG_EBI_CTL(EBIBaseAddr));
+		__raw_writel(0x0U, REG_EBI_TCTL(EBIBaseAddr));
+		break;
+
+	case EBI_TIMING_NORMAL:
+		__raw_writel((__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~(EBI_CTL_MCLKDIV_Msk)) |
+		             (EBI_MCLKDIV_2 << EBI_CTL_MCLKDIV_Pos) |
+		             (u32CSActiveLevel << EBI_CTL_CSPOLINV_Pos) | EBI_CTL_EN_Msk, REG_EBI_CTL(EBIBaseAddr));
+		__raw_writel(0x03003310U, REG_EBI_TCTL(EBIBaseAddr));
+		break;
+
+	case EBI_TIMING_SLOW:
+		__raw_writel((__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~(EBI_CTL_MCLKDIV_Msk)) |
+		             (EBI_MCLKDIV_2 << EBI_CTL_MCLKDIV_Pos) |
+		             (u32CSActiveLevel << EBI_CTL_CSPOLINV_Pos) | EBI_CTL_EN_Msk, REG_EBI_CTL(EBIBaseAddr));
+		__raw_writel(0x03003310U, REG_EBI_TCTL(EBIBaseAddr));
+		break;
+
+	case EBI_TIMING_VERYSLOW:
+		__raw_writel((__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~(EBI_CTL_MCLKDIV_Msk)) |
+		             (EBI_MCLKDIV_4 << EBI_CTL_MCLKDIV_Pos) |
+		             (u32CSActiveLevel << EBI_CTL_CSPOLINV_Pos) | EBI_CTL_EN_Msk, REG_EBI_CTL(EBIBaseAddr));
+		__raw_writel(0x07007730U, REG_EBI_TCTL(EBIBaseAddr));
+		break;
+
+	case EBI_TIMING_SLOWEST:
+		__raw_writel((__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~(EBI_CTL_MCLKDIV_Msk)) |
+		             (EBI_MCLKDIV_8 << EBI_CTL_MCLKDIV_Pos) |
+		             (u32CSActiveLevel << EBI_CTL_CSPOLINV_Pos) | EBI_CTL_EN_Msk, REG_EBI_CTL(EBIBaseAddr));
+		__raw_writel(0x07007730U, REG_EBI_TCTL(EBIBaseAddr));
+		break;
+
+	default:
+		__raw_writel(__raw_readl(REG_EBI_CTL(EBIBaseAddr)) & ~(EBI_CTL_EN_Msk), REG_EBI_CTL(EBIBaseAddr));
+		break;
+	}
+}
+
+static inline void nuc980_set_ebi_timing(unsigned int bank, unsigned int tACC,
+        unsigned int tAHD, unsigned int W2X,unsigned int R2R,
+        unsigned int RAHDOFF, unsigned int WAHDOFF)
+{
+	void __iomem *EBIBaseAddr = EBI0;
+
+	switch (bank) {
+	case 0:
+		EBIBaseAddr = EBI0;
+		break;
+	case 1:
+		EBIBaseAddr = EBI1;
+		break;
+	case 2:
+		EBIBaseAddr = EBI2;
+		break;
+	}
+
+	__raw_writel((__raw_readl(REG_EBI_TCTL(EBIBaseAddr)) & ~(0x0FC0F7F0)) |
+	             ((tACC&0x1F) << 3) |
+	             ((tAHD&0x7) << 8) |
+	             ((W2X&0xF) << 12) |
+	             ((R2R&0xF) << 24) |
+	             ((RAHDOFF&0x1)<<22) |
+	             ((WAHDOFF&0x1)<<23)
+	             , REG_EBI_TCTL(EBIBaseAddr));
+}
+
+#endif /*  __ASM_ARCH_REGS_EBI_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-fmi.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-fmi.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-fmi.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-fmi.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,138 @@
+/* linux/include/asm-arm/arch-nuc980/regs-fmi.h
+ *
+ * Copyright (c) 2018 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_FMI_H
+#define __ASM_ARCH_REGS_FMI_H
+
+#define FMI_BA			NUC980_VA_FMI	/* Flash Memory Card Interface */
+
+#define REG_NAND_FB0		(FMI_BA+0x000)	/* DMAC Control and Status Register */
+#define REG_NAND_DMACCSR	(FMI_BA+0x400)	/* DMAC Control and Status Register */
+#define REG_NAND_DMACSAR	(FMI_BA+0x408)	/* DMAC Transfer Starting Address Register */
+#define REG_NAND_DMACBCR	(FMI_BA+0x40C)	/* DMAC Transfer Byte Count Register */
+#define REG_NAND_DMACIER	(FMI_BA+0x410)	/* DMAC Interrupt Enable Register */
+#define REG_NAND_DMACISR	(FMI_BA+0x414)	/* DMAC Interrupt Status Register */
+
+#define REG_NAND_FMICSR		(FMI_BA+0x800)	/* Global Control and Status Register */
+#define REG_NAND_FMIIER		(FMI_BA+0x804)	/* Global Interrupt Control Register */
+#define REG_NAND_FMIISR		(FMI_BA+0x808)	/* Global Interrupt Status Register */
+
+/* eMMC Registers */
+#define REG_EMMCCSR		(FMI_BA+0x820)	/* SD control and status register */
+#define REG_EMMCARG		(FMI_BA+0x824)	/* SD command argument register */
+#define REG_EMMCIER		(FMI_BA+0x828)	/* SD interrupt enable register */
+#define REG_EMMCISR		(FMI_BA+0x82C)	/* SD interrupt status register */
+#define REG_EMMCRSP0		(FMI_BA+0x830)	/* SD receive response token register 0 */
+#define REG_EMMCRSP1		(FMI_BA+0x834)	/* SD receive response token register 1 */
+#define REG_EMMCBLEN		(FMI_BA+0x838)	/* SD block length register */
+#define REG_EMMCTMOUT		(FMI_BA+0x83C)	/* SD block length register */
+
+/* NAND-type Flash Registers */
+#define REG_SMCSR		(FMI_BA+0x8A0)	/* NAND Flash Control and Status Register */
+#define REG_SMTCR		(FMI_BA+0x8A4)	/* NAND Flash Timing Control Register */
+#define REG_SMIER		(FMI_BA+0x8A8)	/* NAND Flash Interrupt Control Register */
+#define REG_SMISR		(FMI_BA+0x8AC)	/* NAND Flash Interrupt Status Register */
+#define REG_SMCMD		(FMI_BA+0x8B0)	/* NAND Flash Command Port Register */
+#define REG_SMADDR		(FMI_BA+0x8B4)	/* NAND Flash Address Port Register */
+#define REG_SMDATA		(FMI_BA+0x8B8)	/* NAND Flash Data Port Register */
+#define REG_SMREACTL		(FMI_BA+0x8BC)	/* NAND Flash Smart-Media Redundant Area Control Register */
+#define REG_NFECR		(FMI_BA+0x8C0)	/* NAND Flash Extend Control Regsiter */
+#define REG_SMECC_ST0		(FMI_BA+0x8D0)	/* Smart-Media ECC Error Status 0 */
+#define REG_SMECC_ST1		(FMI_BA+0x8D4)	/* Smart-Media ECC Error Status 1 */
+#define REG_SMECC_ST2		(FMI_BA+0x8D8)	/* Smart-Media ECC Error Status 2 */
+#define REG_SMECC_ST3		(FMI_BA+0x8DC)	/* Smart-Media ECC Error Status 3 */
+#define REG_SMPROT_ADDR0	(FMI_BA+0x8E0)	/* Smart-Media Protect region end address 0 */
+#define REG_SMPROT_ADDR1	(FMI_BA+0x8E4)	/* Smart-Media Protect region end address 1 */
+
+/* NAND-type Flash BCH Error Address Registers */
+#define REG_BCH_ECC_ADDR0	(FMI_BA+0x900)	/* BCH error byte address 0 */
+#define REG_BCH_ECC_ADDR1	(FMI_BA+0x904)	/* BCH error byte address 1 */
+#define REG_BCH_ECC_ADDR2	(FMI_BA+0x908)	/* BCH error byte address 2 */
+#define REG_BCH_ECC_ADDR3	(FMI_BA+0x90C)	/* BCH error byte address 3 */
+#define REG_BCH_ECC_ADDR4	(FMI_BA+0x910)	/* BCH error byte address 4 */
+#define REG_BCH_ECC_ADDR5	(FMI_BA+0x914)	/* BCH error byte address 5 */
+#define REG_BCH_ECC_ADDR6	(FMI_BA+0x918)	/* BCH error byte address 6 */
+#define REG_BCH_ECC_ADDR7	(FMI_BA+0x91C)	/* BCH error byte address 7 */
+#define REG_BCH_ECC_ADDR8	(FMI_BA+0x920)	/* BCH error byte address 8 */
+#define REG_BCH_ECC_ADDR9	(FMI_BA+0x924)	/* BCH error byte address 9 */
+#define REG_BCH_ECC_ADDR10	(FMI_BA+0x928)	/* BCH error byte address 10 */
+#define REG_BCH_ECC_ADDR11	(FMI_BA+0x92C)	/* BCH error byte address 11 */
+
+/* NAND-type Flash BCH Error Data Registers */
+#define REG_BCH_ECC_DATA0	(FMI_BA+0x980)	/* BCH error byte data 0 */
+#define REG_BCH_ECC_DATA1	(FMI_BA+0x964)	/* BCH error byte data 1 */
+#define REG_BCH_ECC_DATA2	(FMI_BA+0x968)	/* BCH error byte data 2 */
+#define REG_BCH_ECC_DATA3	(FMI_BA+0x96C)	/* BCH error byte data 3 */
+#define REG_BCH_ECC_DATA4	(FMI_BA+0x980)	/* BCH error byte data 4 */
+#define REG_BCH_ECC_DATA5	(FMI_BA+0x974)	/* BCH error byte data 5 */
+
+/* NAND-type Flash Redundant Area Registers */
+#define REG_SMRA0		(FMI_BA+0xA00)	/* Smart-Media Redundant Area Register */
+#define REG_SMRA1		(FMI_BA+0xA04)	/* Smart-Media Redundant Area Register */
+
+/* FMI Global Control and Status Register(FMICSR) */
+#define FMICSR_SWRST		(1)
+#define FMICSR_EMMCEN		(1<<1)
+
+/* FMI Global Interrupt Control Register(FMIIER) */
+#define FMIIER_DTAIE		(1)
+
+/* FMI Global Interrupt Status Register (FMIISR) */
+#define FMIISR_DTAIF		(1)
+
+/* EMMC Control and Status Register (EMMCCSR) */
+#define EMMCCSR_CO_EN		(1)
+#define EMMCCSR_RI_EN		(1<<1)
+#define EMMCCSR_DI_EN		(1<<2)
+#define EMMCCSR_DO_EN		(1<<3)
+#define EMMCCSR_R2_EN		(1<<4)
+#define EMMCCSR_CLK74_OE	(1<<5)
+#define EMMCCSR_CLK8_OE		(1<<6)
+#define EMMCCSR_CLK_KEEP0       (1<<7)
+#define EMMCCSR_SW_RST		(1<<14)
+#define EMMCCSR_DBW		(1<<15)
+
+/* EMMC Interrupt Control Register (EMMCIER) */
+#define EMMCIER_BLKD_IE		(1)
+#define EMMCIER_CRC_IE		(1<<1)
+#define EMMCIER_CD0_IE          (1<<8)
+#define EMMCIER_RITO_IE		(1<<12)
+#define EMMCIER_DITO_IE		(1<<13)
+#define EMMCIER_CD0SRC          (1<<30)
+
+/* EMMC Interrupt Status Register (EMMCISR) */
+#define EMMCISR_BLKD_IF		(1)
+#define EMMCISR_CRC_IF		(1<<1)
+#define EMMCISR_CRC_7		(1<<2)
+#define EMMCISR_CRC_16		(1<<3)
+#define EMMCISR_SDDAT0		(1<<7)
+#define EMMCISR_CD0_IF          (1<<8)
+#define EMMCISR_RITO_IF		(1<<12)
+#define EMMCISR_DITO_IF		(1<<13)
+#define EMMCISR_CDPS0           (1<<16)
+#define EMMCISR_SD0DAT1         (1<<18)
+
+/* DMAC Control and Status Register (DMACCSR) */
+#define DMACCSR_DMAC_EN		(1)
+#define DMACCSR_SWRST		(1<<1)
+#define DMACCSR_SGEN		(1<<3)
+#define DMACCSR_FMIBUSY		(1<<9)
+
+/* DMAC Interrupt Enable Register (DMACIER) */
+#define DMACIER_TABORTIE	(1)
+#define DMACIER_WEOTIE		(1<<1)
+
+/* DMAC Interrupt Status Register (DMACISR) */
+#define DMACISR_TABORTIF	(1)
+#define DMACISR_WEOTIF		(1<<1)
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-gcr.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-gcr.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-gcr.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-gcr.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,63 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-gcr.h
+ *
+ * Copyright (c) 2017 Nuvoton Technology Corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_GCR_H
+#define __ASM_ARCH_REGS_GCR_H
+
+/* Global control registers */
+
+#define GCR_BA		NUC980_VA_GCR
+
+#define REG_PDID	(GCR_BA+0x000)	/* Product Identifier Register */
+#define REG_PWRON	(GCR_BA+0x004)	/* Power-On Setting Register */
+#define REG_ARBCON	(GCR_BA+0x008)	/* Arbitration Control Register */
+#define REG_LVRDCR 	(GCR_BA+0x020)	/* Low Voltage Reset & Detect Control Register */
+#define REG_MISCFCR  	(GCR_BA+0x030)	/* Miscellaneous Function Control Register */
+#define REG_MISCIER 	(GCR_BA+0x040)	/* Miscellaneous Interrupt Enable Register */
+#define REG_MISCISR 	(GCR_BA+0x044)	/* Miscellaneous Interrupt Status Register */
+#define REG_ROMSUM0	(GCR_BA+0x048)	/* Internal ROM BIST Checksum Register 0 */
+#define REG_ROMSUM1	(GCR_BA+0x04C)	/* Internal ROM BIST Checksum Register 1 */
+#define REG_WKUPSER0    (GCR_BA+0x050)  /*!< System Wakeup Source Enable Register0 */
+#define REG_WKUPSER1    (GCR_BA+0x054)  /*!< System Wakeup Source Enable Register1 */
+#define REG_WKUPSSR0    (GCR_BA+0x058)  /*!< System Wakeup Source Status Register0 */
+#define REG_WKUPSSR1    (GCR_BA+0x05C)  /*!< System Wakeup Source Status Register1 */
+#define REG_AHBIPRST	(GCR_BA+0x060)	/* AHB IP Reset Control Register */
+#define REG_APBIPRST0	(GCR_BA+0x064)	/* APB IP Reset Control Register 0 */
+#define REG_APBIPRST1	(GCR_BA+0x068)	/* APB IP Reset Control Register 1 */
+#define REG_RSTSTS	(GCR_BA+0x06C)	/* Reset Source Active Status Register */
+
+#define REG_MFP_GPA_L	(GCR_BA+0x070)	/* GPIOA Low Byte Multiple Function Control Register */
+#define REG_MFP_GPA_H	(GCR_BA+0x074)	/* GPIOA High Byte Multiple Function Control Register */
+#define REG_MFP_GPB_L	(GCR_BA+0x078)	/* GPIOB Low Byte Multiple Function Control Register */
+#define REG_MFP_GPB_H	(GCR_BA+0x07C)	/* GPIOB High Byte Multiple Function Control Register */
+#define REG_MFP_GPC_L	(GCR_BA+0x080)	/* GPIOC Low Byte Multiple Function Control Register */
+#define REG_MFP_GPC_H	(GCR_BA+0x084)	/* GPIOC High Byte Multiple Function Control Register */
+#define REG_MFP_GPD_L	(GCR_BA+0x088)	/* GPIOD Low Byte Multiple Function Control Register */
+#define REG_MFP_GPD_H	(GCR_BA+0x08C)	/* GPIOD High Byte Multiple Function Control Register */
+#define REG_MFP_GPE_L	(GCR_BA+0x090)	/* GPIOE Low Byte Multiple Function Control Register */
+#define REG_MFP_GPE_H	(GCR_BA+0x094)	/* GPIOE High Byte Multiple Function Control Register */
+#define REG_MFP_GPF_L	(GCR_BA+0x098)	/* GPIOF Low Byte Multiple Function Control Register */
+#define REG_MFP_GPF_H	(GCR_BA+0x09C)	/* GPIOF High Byte Multiple Function Control Register */
+#define REG_MFP_GPG_L	(GCR_BA+0x0A0)	/* GPIOG Low Byte Multiple Function Control Register */
+#define REG_MFP_GPG_H	(GCR_BA+0x0A4)	/* GPIOG High Byte Multiple Function Control Register */
+#define REG_MFP_GPH_L	(GCR_BA+0x0A8)	/* GPIOH Low Byte Multiple Function Control Register */
+#define REG_MFP_GPH_H	(GCR_BA+0x0AC)	/* GPIOH High Byte Multiple Function Control Register */
+#define REG_MFP_GPI_L	(GCR_BA+0x0B0)	/* GPIOI Low Byte Multiple Function Control Register */
+#define REG_MFP_GPI_H	(GCR_BA+0x0B4)	/* GPIOI High Byte Multiple Function Control Register */
+#define REG_MFP_GPJ_L	(GCR_BA+0x0B8)	/* GPIOJ Low Byte Multiple Function Control Register */
+#define REG_DDR_DS_CR	(GCR_BA+0x0E0)	/* DDR I/O Driving Strength Control Register */
+#define REG_PORDISCR    (GCR_BA+0x100)	/* Power-On-Reset Disable Control Register */
+#define REG_ICEDBGCR    (GCR_BA+0x104)	/* ICE Debug Interface Control Register */
+#define REG_WRPRTR	(GCR_BA+0x1FC)	/* Register Write-Protection Control Register */
+
+#endif /*  __ASM_ARCH_REGS_GCR_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-gpio.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-gpio.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-gpio.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-gpio.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,122 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-gpio.h
+ *
+ * Copyright (c) 2017 Nuvoton Technology Corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_GPIO_H
+#define __ASM_ARCH_REGS_GPIO_H
+
+/* Global control registers */
+#define GPIO_BA     NUC980_VA_GPIO
+
+#define REG_GPIOA_MODE      (GPIO_BA+0x000)
+#define REG_GPIOA_DINOFF    (GPIO_BA+0x004)
+#define REG_GPIOA_DOUT      (GPIO_BA+0x008)
+#define REG_GPIOA_DATMSK    (GPIO_BA+0x00C)
+#define REG_GPIOA_PIN       (GPIO_BA+0x010)
+#define REG_GPIOA_DBEN      (GPIO_BA+0x014)
+#define REG_GPIOA_INTTYPE (GPIO_BA+0x018)
+#define REG_GPIOA_INTEN     (GPIO_BA+0x01C)
+#define REG_GPIOA_INTSRC    (GPIO_BA+0x020)
+#define REG_GPIOA_SMTEN     (GPIO_BA+0x024)
+#define REG_GPIOA_SLEWCTL (GPIO_BA+0x028)
+#define REG_GPIOA_PUSEL     (GPIO_BA+0x030)
+
+#define REG_GPIOB_MODE      (GPIO_BA+0x040)
+#define REG_GPIOB_DINOFF    (GPIO_BA+0x044)
+#define REG_GPIOB_DOUT      (GPIO_BA+0x048)
+#define REG_GPIOB_DATMSK    (GPIO_BA+0x04C)
+#define REG_GPIOB_PIN       (GPIO_BA+0x050)
+#define REG_GPIOB_DBEN      (GPIO_BA+0x054)
+#define REG_GPIOB_INTTYPE (GPIO_BA+0x058)
+#define REG_GPIOB_INTEN     (GPIO_BA+0x05C)
+#define REG_GPIOB_INTSRC    (GPIO_BA+0x060)
+#define REG_GPIOB_SMTEN     (GPIO_BA+0x064)
+#define REG_GPIOB_SLEWCTL (GPIO_BA+0x068)
+#define REG_GPIOB_PUSEL     (GPIO_BA+0x070)
+
+#define REG_GPIOC_MODE      (GPIO_BA+0x080)
+#define REG_GPIOC_DINOFF    (GPIO_BA+0x084)
+#define REG_GPIOC_DOUT      (GPIO_BA+0x088)
+#define REG_GPIOC_DATMSK    (GPIO_BA+0x08C)
+#define REG_GPIOC_PIN       (GPIO_BA+0x090)
+#define REG_GPIOC_DBEN      (GPIO_BA+0x094)
+#define REG_GPIOC_INTTYPE (GPIO_BA+0x098)
+#define REG_GPIOC_INTEN     (GPIO_BA+0x09C)
+#define REG_GPIOC_INTSRC    (GPIO_BA+0x0A0)
+#define REG_GPIOC_SMTEN     (GPIO_BA+0x0A4)
+#define REG_GPIOC_SLEWCTL (GPIO_BA+0x0A8)
+#define REG_GPIOC_PUSEL     (GPIO_BA+0x0B0)
+
+#define REG_GPIOD_MODE      (GPIO_BA+0x0C0)
+#define REG_GPIOD_DINOFF    (GPIO_BA+0x0C4)
+#define REG_GPIOD_DOUT      (GPIO_BA+0x0C8)
+#define REG_GPIOD_DATMSK    (GPIO_BA+0x0CC)
+#define REG_GPIOD_PIN       (GPIO_BA+0x0D0)
+#define REG_GPIOD_DBEN      (GPIO_BA+0x0D4)
+#define REG_GPIOD_INTTYPE (GPIO_BA+0x0D8)
+#define REG_GPIOD_INTEN     (GPIO_BA+0x0DC)
+#define REG_GPIOD_INTSRC    (GPIO_BA+0x0E0)
+#define REG_GPIOD_SMTEN     (GPIO_BA+0x0E4)
+#define REG_GPIOD_SLEWCTL (GPIO_BA+0x0E8)
+#define REG_GPIOD_PUSEL     (GPIO_BA+0x0F0)
+
+#define REG_GPIOE_MODE      (GPIO_BA+0x100)
+#define REG_GPIOE_DINOFF    (GPIO_BA+0x104)
+#define REG_GPIOE_DOUT      (GPIO_BA+0x108)
+#define REG_GPIOE_DATMSK    (GPIO_BA+0x10C)
+#define REG_GPIOE_PIN       (GPIO_BA+0x110)
+#define REG_GPIOE_DBEN      (GPIO_BA+0x114)
+#define REG_GPIOE_INTTYPE (GPIO_BA+0x118)
+#define REG_GPIOE_INTEN     (GPIO_BA+0x11C)
+#define REG_GPIOE_INTSRC    (GPIO_BA+0x120)
+#define REG_GPIOE_SMTEN     (GPIO_BA+0x124)
+#define REG_GPIOE_SLEWCTL (GPIO_BA+0x128)
+#define REG_GPIOE_PUSEL     (GPIO_BA+0x130)
+
+#define REG_GPIOF_MODE      (GPIO_BA+0x140)
+#define REG_GPIOF_DINOFF    (GPIO_BA+0x144)
+#define REG_GPIOF_DOUT      (GPIO_BA+0x148)
+#define REG_GPIOF_DATMSK    (GPIO_BA+0x14C)
+#define REG_GPIOF_PIN       (GPIO_BA+0x150)
+#define REG_GPIOF_DBEN      (GPIO_BA+0x154)
+#define REG_GPIOF_INTTYPE (GPIO_BA+0x158)
+#define REG_GPIOF_INTEN     (GPIO_BA+0x15C)
+#define REG_GPIOF_INTSRC    (GPIO_BA+0x160)
+#define REG_GPIOF_SMTEN     (GPIO_BA+0x164)
+#define REG_GPIOF_SLEWCTL (GPIO_BA+0x168)
+#define REG_GPIOF_PUSEL     (GPIO_BA+0x170)
+
+#define REG_GPIOG_MODE      (GPIO_BA+0x180)
+#define REG_GPIOG_DINOFF    (GPIO_BA+0x184)
+#define REG_GPIOG_DOUT      (GPIO_BA+0x188)
+#define REG_GPIOG_DATMSK    (GPIO_BA+0x18C)
+#define REG_GPIOG_PIN       (GPIO_BA+0x190)
+#define REG_GPIOG_DBEN      (GPIO_BA+0x194)
+#define REG_GPIOG_INTTYPE (GPIO_BA+0x198)
+#define REG_GPIOG_INTEN     (GPIO_BA+0x19C)
+#define REG_GPIOG_INTSRC    (GPIO_BA+0x1A0)
+#define REG_GPIOG_SMTEN     (GPIO_BA+0x1A4)
+#define REG_GPIOG_SLEWCTL (GPIO_BA+0x1A8)
+#define REG_GPIOG_PUSEL     (GPIO_BA+0x1B0)
+
+#define REG_GPIO_DBNCECON   (GPIO_BA+0x440)
+
+#define GPIO_PIN_DATA_BASE (GPIO_BA+0x800)
+/* Define GPIO Pin Data Input/Output. It could be used to control each I/O pin by pin address mapping. */
+#define GPIO_PIN_DATA(port, pin)    (*((volatile uint32_t *)((GPIO_PIN_DATA_BASE+(0x40*(port))) + ((pin)<<2))))
+
+
+#define GPIO_OFFSET 0x20
+#define DRIVER_NAME "nuc980-gpio"
+#define NUMGPIO 0x20 * 7    //(PortA~PortG)
+
+#endif /*  __ASM_ARCH_REGS_GPIO_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-jpeg.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-jpeg.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-jpeg.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-jpeg.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,118 @@
+/* linux/include/asm/arch-nuc980/regs-jpeg.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * Changelog:
+ *
+ *   2015/09/04     Add this file for nuvoton nuc980 JPEG engine.
+ */
+
+#ifndef ___ASM_ARCH_REGS_JPEG_H
+#define ___ASM_ARCH_REGS_JPEG_H
+
+#include "map.h"
+
+#define JPEG_BA			NUC980_VA_JPEG
+
+#define REG_JMCR		(JPEG_BA+0x000)
+#define REG_JHEADER		(JPEG_BA+0x004)
+#define REG_JITCR		(JPEG_BA+0x008)
+#define REG_JPRIQC		(JPEG_BA+0x010)
+#define REG_JTHBQC		(JPEG_BA+0x014)
+#define REG_JPRIWH		(JPEG_BA+0x018)
+#define REG_JTHBWH		(JPEG_BA+0x01C)
+#define REG_JPRST		(JPEG_BA+0x020)
+#define REG_JTRST		(JPEG_BA+0x024)
+#define REG_JDECWH		(JPEG_BA+0x028)
+#define REG_JINTCR		(JPEG_BA+0x02C)
+#define REG_JDOWFBS		(JPEG_BA+0x03C)
+#define REG_JTEST		(JPEG_BA+0x040)
+#define REG_JWINDEC0		(JPEG_BA+0x044)
+#define REG_JWINDEC1		(JPEG_BA+0x048)
+#define REG_JWINDEC2		(JPEG_BA+0x04C)
+#define REG_JMACR		(JPEG_BA+0x050)
+#define REG_JPSCALU		(JPEG_BA+0x054)
+#define REG_JPSCALD		(JPEG_BA+0x058)
+#define REG_JTSCALD		(JPEG_BA+0x05C)
+#define REG_JDBCR		(JPEG_BA+0x060)
+#define REG_JRESERVE		(JPEG_BA+0x070)
+#define REG_JOFFSET		(JPEG_BA+0x074)
+#define REG_JFSTRIDE		(JPEG_BA+0x078)
+#define REG_JYADDR0		(JPEG_BA+0x07C)
+#define REG_JUADDR0		(JPEG_BA+0x080)
+#define REG_JVADDR0		(JPEG_BA+0x084)
+#define REG_JYADDR1		(JPEG_BA+0x088)
+#define REG_JUADDR1		(JPEG_BA+0x08C)
+#define REG_JVADDR1		(JPEG_BA+0x090)
+#define REG_JYSTRIDE		(JPEG_BA+0x094)
+#define REG_JUSTRIDE		(JPEG_BA+0x098)
+#define REG_JVSTRIDE		(JPEG_BA+0x09C)
+#define REG_JIOADDR0		(JPEG_BA+0x0A0)
+#define REG_JIOADDR1		(JPEG_BA+0x0A4)
+#define REG_JPRI_SIZE		(JPEG_BA+0x0A8)
+#define REG_JTHB_SIZE		(JPEG_BA+0x0AC)
+#define REG_JUPRAT		(JPEG_BA+0x0B0)
+#define REG_JBSFIFO		(JPEG_BA+0x0B4)
+#define REG_JSRCH		(JPEG_BA+0x0B8)
+#define REG_JQTAB0		(JPEG_BA+0x100)
+#define REG_JQTAB1		(JPEG_BA+0x140)
+#define REG_JQTAB2		(JPEG_BA+0x180)
+
+/********************* Bit definition of REG_JMCR  ************************/
+#define JPG_EN			((u32)0x00000001)	/*!<JPEG Engine Operation Control              */
+#define ENG_RST			((u32)0x00000002)	/*!<Soft Reset JPEG Engine (Except JPEG Control Registers) */
+#define QT_BUSY			((u32)0x00000004)	/*!<Quantization-Table Busy Status (Read-Only) */
+#define EY422			((u32)0x00000008)	/*!<Encode Image Format                        */
+#define THB			((u32)0x00000010)	/*!<Encode Thumbnail Image                     */
+#define PRI			((u32)0x00000020)	/*!<Encode Primary Image                       */
+#define WIN_DEC			((u32)0x00000040)	/*!<JPEG Window Decode Mode                    */
+#define ENC_DEC			((u32)0x00000080)	/*!<JPEG Encode/Decode Mode                    */
+#define RESUMEO			((u32)0x00000100)	/*!<Resume JPEG Operation for Output On-the-Fly Mode */
+#define RESUMEI			((u32)0x00000200)	/*!<Resume JPEG Operation for Input On-the-Fly Mode  */
+
+/********************* Bit definition of REG_JHEADER  ************************/
+#define P_QTAB			((u32)0x00000020)	/*!<Primary JPEG Bit-stream Include Quantization-Table */
+#define P_HTAB			((u32)0x00000040)	/*!<Primary JPEG Bit-stream Include Huffman-Table */
+
+/********************* Bit definition of REG_JITCR  ************************/
+#define ERR_DIS			((u32)0x00000001)	/*!<Decode Error Engine Abort                  */
+#define EY_ONLY			((u32)0x00000020)	/*!<Encode Gray-level (Y-component Only) Image */
+#define DYUV_MODE		((u32)0x00000700)	/*!<Decoded Image YUV Color Format (Read-Only) */
+#define PLANAR_ON		((u32)0x00008000)
+#define BIT18			(1<<18)
+
+/********************* Bit definition of REG_JINTCR  ************************/
+#define ERR_INTS		((u32)0x00000001)	/*!<Encode (On-The-Fly) Error Interrupt Status */
+#define DER_INTS		((u32)0x00000002)	/*!<Decode Error Interrupt Status              */
+#define DEC_INTS		((u32)0x00000004)	/*!<Decode Complete Interrupt Status           */
+#define ENC_INTS		((u32)0x00000008)	/*!<Encode Complete Interrupt Status           */
+#define OPW_INTS		((u32)0x00000010)	/*!<Output Wait Interrupt Status               */
+#define IPW_INTS		((u32)0x00000020)	/*!<Input Wait Interrupt Status                */
+#define DHE_INTS		((u32)0x00000040)	/*!<JPEG Header Decode End Wait Interrupt Status */
+#define EER_INTE		((u32)0x00000100)	/*!<Encode (On-The-Fly) Error Interrupt Enable */
+#define DER_INTE		((u32)0x00000200)	/*!<Decode Error Interrupt Enable              */
+#define DEC_INTE		((u32)0x00000400)	/*!<Decode Complete Interrupt Enable           */
+#define ENC_INTE		((u32)0x00000800)	/*!<Encode Complete Interrupt Enable           */
+#define OPW_INTE		((u32)0x00001000)	/*!<Output Wait Interrupt Enable               */
+#define IPW_INTE		((u32)0x00002000)	/*!<Input Wait Interrupt Enable                */
+#define DHE_INTE		((u32)0x00004000)	/*!<JPEG Header Decode End Wait Interrupt Enable */
+#define DOW_INTS		((u32)0x01000000)	/*!<decoding output Wait Interrupt Status      */
+#define DOW_INTE		((u32)0x10000000)	/*!<decoding output Wait Interrupt Enable      */
+
+/********************* Bit definition of REG_JPSCALU  ************************/
+#define A_JUMP			((u32)0x00000004)	/*!<Reserve Buffer Size In JPEG Bit-stream For Software Application */
+#define JPSCALU_8X		((u32)0x00000040)
+
+/********************* Bit definition of REG_JPSCALD  ************************/
+#define PSCALY_F		((u32)0x0000003F)
+#define PSCALX_F		((u32)0x00001F00)
+#define PS_LPF_ON		((u32)0x00004000)
+#define PSX_ON			((u32)0x00008000)
+
+#endif /* ___ASM_ARCH_REGS_JPEG_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pdma.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pdma.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pdma.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pdma.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,970 @@
+/**************************************************************************//**
+ * @file     pdma_reg.h
+ * @version  V1.00
+ * @brief    PDMA register definition header file
+ *
+ * @copyright (C) 2017 Nuvoton Technology Corp. All rights reserved.
+ *****************************************************************************/
+#ifndef __PDMA_REG_H__
+#define __PDMA_REG_H__
+
+#ifdef __cplusplus
+#define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+#define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+#if defined ( __CC_ARM   )
+#pragma anon_unions
+#endif
+
+/**
+   @addtogroup REGISTER Control Register
+   @{
+*/
+
+/**
+    @addtogroup PDMA Peripheral Direct Memory Access Controller(PDMA)
+    Memory Mapped Structure for PDMA Controller
+@{ */
+
+
+typedef struct {
+
+	/**
+	 * @var DSCT_T::CTL
+	 * Offset: 0x00  Descriptor Table Control Register of PDMA Channel n.
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[1:0]   |OPMODE    |PDMA Operation Mode Selection
+	 * |        |          |00 = Idle state: Channel is stopped or this table is complete, when PDMA finish channel table task, OPMODE will be cleared to idle state automatically.
+	 * |        |          |01 = Basic mode: The descriptor table only has one task
+	 * |        |          |When this task is finished, the PDMA_INTSTS[n] will be asserted.
+	 * |        |          |10 = Scatter-Gather mode: When operating in this mode, user must give the next descriptor table address in PDMA_DSCT_NEXT register; PDMA controller will ignore this task, then load the next task to execute.
+	 * |        |          |11 = Reserved.
+	 * |        |          |Note: Before filling transfer task in the Descriptor Table, user must check if the descriptor table is complete.
+	 * |[2]     |TXTYPE    |Transfer Type
+	 * |        |          |0 = Burst transfer type.
+	 * |        |          |1 = Single transfer type.
+	 * |[6:4]   |BURSIZE   |Burst Size
+	 * |        |          |This field is used for peripheral to determine the burst size or used for determine the re-arbitration size.
+	 * |        |          |000 = 128 Transfers.
+	 * |        |          |001 = 64 Transfers.
+	 * |        |          |010 = 32 Transfers.
+	 * |        |          |011 = 16 Transfers.
+	 * |        |          |100 = 8 Transfers.
+	 * |        |          |101 = 4 Transfers.
+	 * |        |          |110 = 2 Transfers.
+	 * |        |          |111 = 1 Transfers.
+	 * |        |          |Note: This field is only useful in burst transfer type.
+	 * |[7]     |TBINTDIS  |Table Interrupt Disable Bit
+	 * |        |          |This field can be used to decide whether to enable table interrupt or not
+	 * |        |          |If the TBINTDIS bit is enabled when PDMA controller finishes transfer task, it will not generates transfer done interrupt.
+	 * |        |          |0 = Table interrupt Enabled.
+	 * |        |          |1 = Table interrupt Disabled.
+	 * |[9:8]   |SAINC     |Source Address Increment
+	 * |        |          |This field is used to set the source address increment size.
+	 * |        |          |11 = No increment (fixed address).
+	 * |        |          |Others = Increment and size is depended on TXWIDTH selection.
+	 * |[11:10] |DAINC     |Destination Address Increment
+	 * |        |          |This field is used to set the destination address increment size.
+	 * |        |          |11 = No increment (fixed address).
+	 * |        |          |Others = Increment and size is depended on TXWIDTH selection.
+	 * |[13:12] |TXWIDTH   |Transfer Width Selection
+	 * |        |          |This field is used for transfer width.
+	 * |        |          |00 = One byte (8 bit) is transferred for every operation.
+	 * |        |          |01= One half-word (16 bit) is transferred for every operation.
+	 * |        |          |10 = One word (32-bit) is transferred for every operation.
+	 * |        |          |11 = Reserved.
+	 * |        |          |Note: The PDMA transfer source address (PDMA_DSCT_SA) and PDMA transfer destination address (PDMA_DSCT_DA) should be alignment under the TXWIDTH selection
+	 * |[14]    |TXACK     |Transfer Acknowledge Selection
+	 * |        |          |0 = transfer ack when transfer done.
+	 * |        |          |1 = transfer ack when PDMA get transfer data.
+	 * |[15]    |STRIDEEN |Stride Mode Enable Bit
+	 * |        |          |0 = Stride transfer mode Disabled.
+	 * |        |          |1 = Stride transfer mode Enabled.
+	 * |[31:16] |TXCNT     |Transfer Count
+	 * |        |          |The TXCNT represents the required number of PDMA transfer, the real transfer count is (TXCNT + 1); The maximum transfer count is 16384 , every transfer may be byte, half-word or word that is dependent on TXWIDTH field.
+	 * |        |          |Note: When PDMA finish each transfer data, this field will be decrease immediately.
+	 * @var DSCT_T::SA
+	 * Offset: 0x04  Source Address Register of PDMA Channel n
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[31:0]  |SA        |PDMA Transfer Source Address Register
+	 * |        |          |This field indicates a 32-bit source address of PDMA controller.
+	 * @var DSCT_T::DA
+	 * Offset: 0x08  Destination Address Register of PDMA Channel n
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[31:0]  |DA        |PDMA Transfer Destination Address Register
+	 * |        |          |This field indicates a 32-bit destination address of PDMA controller.
+	 * @var DSCT_T::NEXT
+	 * Offset: 0x0C  Next Scatter-Gather Descriptor Table Offset Address of PDMA Channel n
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |EXENEXT   |PDMA Execution Next Descriptor Table Offset
+	 * |        |          |This field indicates the offset of next descriptor table address of current execution descriptor table in system memory.
+	 * |        |          |Note: write operation is useless in this field.
+	 * |[31:16] |NEXT      |PDMA Next Descriptor Table Offset.
+	 * |        |          |This field indicates the offset of the next descriptor table address in system memory.
+	 * |        |          |Write Operation:
+	 * |        |          |If the system memory based address is 0x2000_0000 (PDMA_SCATBA), and the next descriptor table is start from 0x2000_0100, then this field must fill in 0x0100.
+	 * |        |          |Read Operation:
+	 * |        |          |When operating in scatter-gather mode, the last two bits NEXT[1:0] will become reserved, and indicate the first next address of system memory.
+	 * |        |          |Note1: The descriptor table address must be word boundary.
+	 * |        |          |Note2: Before filled transfer task in the descriptor table, user must check if the descriptor table is complete.
+	 */
+	__IO uint32_t CTL;             /*!< [0x0000] Descriptor Table Control Register of PDMA Channel n.             */
+	__IO uint32_t SA;              /*!< [0x0004] Source Address Register of PDMA Channel n                        */
+	__IO uint32_t DA;              /*!< [0x0008] Destination Address Register of PDMA Channel n                   */
+	__IO uint32_t NEXT;            /*!< [0x000c] First Scatter-Gather Descriptor Table Offset Address of PDMA Channel n */
+} DSCT_T;
+
+
+typedef struct {
+	/**
+	 * @var STRIDE_T::STCR
+	 * Offset: 0x500  Stride Transfer Count Register of PDMA Channel n
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |STC       |PDMA Stride Transfer Count
+	 * |        |          |The 16-bit register defines the stride transfer count of each row.
+	 * @var STRIDE_T::ASOCR
+	 * Offset: 0x504  Address Stride Offset Register of PDMA Channel n
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |SASOL     |VDMA Source Address Stride Offset Length
+	 * |        |          |The 16-bit register defines the source address stride transfer offset count of each row.
+	 * |[31:16] |DASOL     |VDMA Destination Address Stride Offset Length
+	 * |        |          |The 16-bit register defines the destination address stride transfer offset count of each row.
+	 */
+	__IO uint32_t STCR;           /*!< [0x0500] Stride Transfer Count Register of PDMA Channel 0                 */
+	__IO uint32_t ASOCR;          /*!< [0x0504] Address Stride Offset Register of PDMA Channel 0                 */
+} STRIDE_T;
+
+typedef struct {
+
+
+	/**
+	 * @var PDMA_T::CURSCAT
+	 * Offset: 0x100  Current Scatter-Gather Descriptor Table Address of PDMA Channel n
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[31:0]  |CURADDR   |PDMA Current Description Address Register (Read Only)
+	 * |        |          |This field indicates a 32-bit current external description address of PDMA controller.
+	 * |        |          |Note: This field is read only and only used for Scatter-Gather mode to indicate the current external description address.
+	 * @var PDMA_T::CHCTL
+	 * Offset: 0x400  PDMA Channel Control Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |CHENn     |PDMA Channel Enable Bit
+	 * |        |          |Set this bit to 1 to enable PDMAn operation. Channel cannot be active if it is not set as enabled.
+	 * |        |          |0 = PDMA channel [n] Disabled.
+	 * |        |          |1 = PDMA channel [n] Enabled.
+	 * |        |          |Note: Set corresponding bit of PDMA_PAUSE or PDMA_CHRST register will also clear this bit.
+	 * @var PDMA_T::PAUSE
+	 * Offset: 0x404  PDMA Transfer Stop Control Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |PAUSEn    |PDMA Transfer Pause Control Register (Write Only)
+	 * |        |          |User can set PAUSEn bit field to pause the PDMA transfer
+	 * |        |          |When user sets PAUSEn bit, the PDMA controller will pause the on-going transfer, then clear the channel enable bit CHEN(PDMA_CHCTL [n], n=0,1..7) and clear request active flag
+	 * |        |          |If re-enable the paused channel again, the remaining transfers will be processed.
+	 * |        |          |0 = No effect.
+	 * |        |          |1 = Pause PDMA channel n transfer.
+	 * @var PDMA_T::SWREQ
+	 * Offset: 0x408  PDMA Software Request Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |SWREQn    |PDMA Software Request Register (Write Only)
+	 * |        |          |Set this bit to 1 to generate a software request to PDMA [n].
+	 * |        |          |0 = No effect.
+	 * |        |          |1 = Generate a software request.
+	 * |        |          |Note1: User can read PDMA_TRGSTS register to know which channel is on active
+	 * |        |          |Active flag may be triggered by software request or peripheral request.
+	 * |        |          |Note2: If user does not enable corresponding PDMA channel, the software request will be ignored.
+	 * @var PDMA_T::TRGSTS
+	 * Offset: 0x40C  PDMA Channel Request Status Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |REQSTSn   |PDMA Channel Request Status (Read Only)
+	 * |        |          |This flag indicates whether channel[n] have a request or not, no matter request from software or peripheral
+	 * |        |          |When PDMA controller finishes channel transfer, this bit will be cleared automatically.
+	 * |        |          |0 = PDMA Channel n has no request.
+	 * |        |          |1 = PDMA Channel n has a request.
+	 * |        |          |Note: If user pauses or resets each PDMA transfer by setting PDMA_PAUSE or PDMA_CHRST register respectively, this bit will be cleared automatically after finishing current transfer.
+	 * @var PDMA_T::PRISET
+	 * Offset: 0x410  PDMA Fixed Priority Setting Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |FPRISETn  |PDMA Fixed Priority Setting Register
+	 * |        |          |Set this bit to 1 to enable fixed priority level.
+	 * |        |          |Write Operation:
+	 * |        |          |0 = No effect.
+	 * |        |          |1 = Set PDMA channel [n] to fixed priority channel.
+	 * |        |          |Read Operation:
+	 * |        |          |0 = Corresponding PDMA channel is round-robin priority.
+	 * |        |          |1 = Corresponding PDMA channel is fixed priority.
+	 * |        |          |Note: This field only set to fixed priority, clear fixed priority use PDMA_PRICLR register.
+	 * @var PDMA_T::PRICLR
+	 * Offset: 0x414  PDMA Fixed Priority Clear Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |FPRICLRn  |PDMA Fixed Priority Clear Register (Write Only)
+	 * |        |          |Set this bit to 1 to clear fixed priority level.
+	 * |        |          |0 = No effect.
+	 * |        |          |1 = Clear PDMA channel [n] fixed priority setting.
+	 * |        |          |Note: User can read PDMA_PRISET register to know the channel priority.
+	 * @var PDMA_T::INTEN
+	 * Offset: 0x418  PDMA Interrupt Enable Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |INTENn    |PDMA Interrupt Enable Register
+	 * |        |          |This field is used for enabling PDMA channel[n] interrupt.
+	 * |        |          |0 = PDMA channel n interrupt Disabled.
+	 * |        |          |1 = PDMA channel n interrupt Enabled.
+	 * @var PDMA_T::INTSTS
+	 * Offset: 0x41C  PDMA Interrupt Status Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[0]     |ABTIF     |PDMA Read/Write Target Abort Interrupt Flag (Read-only)
+	 * |        |          |This bit indicates that PDMA has target abort error; Software can read PDMA_ABTSTS register to find which channel has target abort error.
+	 * |        |          |0 = No AHB bus ERROR response received.
+	 * |        |          |1 = AHB bus ERROR response received.
+	 * |[1]     |TDIF      |Transfer Done Interrupt Flag (Read Only)
+	 * |        |          |This bit indicates that PDMA controller has finished transmission; User can read PDMA_TDSTS register to indicate which channel finished transfer.
+	 * |        |          |0 = Not finished yet.
+	 * |        |          |1 = PDMA channel has finished transmission.
+	 * |[2]     |ALIGNF    |Transfer Alignment Interrupt Flag (Read Only)
+	 * |        |          |0 = PDMA channel source address and destination address both follow transfer width setting.
+	 * |        |          |1 = PDMA channel source address or destination address is not follow transfer width setting.
+	 * |[8]     |REQTOF0   |Request Time-out Flag for Channel 0
+	 * |        |          |This flag indicates that PDMA controller has waited peripheral request for a period defined by PDMA_TOC0, user can write 1 to clear these bits.
+	 * |        |          |0 = No request time-out.
+	 * |        |          |1 = Peripheral request time-out.
+	 * |[9]     |REQTOF1   |Request Time-out Flag for Channel 1
+	 * |        |          |This flag indicates that PDMA controller has waited peripheral request for a period defined by PDMA_TOC1, user can write 1 to clear these bits.
+	 * |        |          |0 = No request time-out.
+	 * |        |          |1 = Peripheral request time-out.
+	 * @var PDMA_T::ABTSTS
+	 * Offset: 0x420  PDMA Channel Read/Write Target Abort Flag Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |ABTIFn    |PDMA Read/Write Target Abort Interrupt Status Flag
+	 * |        |          |This bit indicates which PDMA controller has target abort error; User can write 1 to clear these bits.
+	 * |        |          |0 = No AHB bus ERROR response received when channel n transfer.
+	 * |        |          |1 = AHB bus ERROR response received when channel n transfer.
+	 * @var PDMA_T::TDSTS
+	 * Offset: 0x424  PDMA Channel Transfer Done Flag Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |TDIFn     |Transfer Done Flag Register
+	 * |        |          |This bit indicates whether PDMA controller channel transfer has been finished or not, user can write 1 to clear these bits.
+	 * |        |          |0 = PDMA channel transfer has not finished.
+	 * |        |          |1 = PDMA channel has finished transmission.
+	 * @var PDMA_T::ALIGN
+	 * Offset: 0x428  PDMA Transfer Alignment Status Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |ALIGNn    |Transfer Alignment Flag Register
+	 * |        |          |0 = PDMA channel source address and destination address both follow transfer width setting.
+	 * |        |          |1 = PDMA channel source address or destination address is not follow transfer width setting.
+	 * @var PDMA_T::TACTSTS
+	 * Offset: 0x42C  PDMA Transfer Active Flag Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |TXACTFn   |Transfer on Active Flag Register (Read Only)
+	 * |        |          |This bit indicates which PDMA channel is in active.
+	 * |        |          |0 = PDMA channel is not finished.
+	 * |        |          |1 = PDMA channel is active.
+	 * @var PDMA_T::TOUTPSC
+	 * Offset: 0x430  PDMA Time-out Prescaler Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[2:0]   |TOUTPSC0  |PDMA Channel 0 Time-out Clock Source Prescaler Bits
+	 * |        |          |000 = PDMA channel 0 time-out clock source is HCLK/28.
+	 * |        |          |001 = PDMA channel 0 time-out clock source is HCLK/29.
+	 * |        |          |010 = PDMA channel 0 time-out clock source is HCLK/210.
+	 * |        |          |011 = PDMA channel 0 time-out clock source is HCLK/211.
+	 * |        |          |100 = PDMA channel 0 time-out clock source is HCLK/212.
+	 * |        |          |101 = PDMA channel 0 time-out clock source is HCLK/213.
+	 * |        |          |110 = PDMA channel 0 time-out clock source is HCLK/214.
+	 * |        |          |111 = PDMA channel 0 time-out clock source is HCLK/215.
+	 * |[6:4]   |TOUTPSC1  |PDMA Channel 1 Time-out Clock Source Prescaler Bits
+	 * |        |          |000 = PDMA channel 1 time-out clock source is HCLK/28.
+	 * |        |          |001 = PDMA channel 1 time-out clock source is HCLK/29.
+	 * |        |          |010 = PDMA channel 1 time-out clock source is HCLK/210.
+	 * |        |          |011 = PDMA channel 1 time-out clock source is HCLK/211.
+	 * |        |          |100 = PDMA channel 1 time-out clock source is HCLK/212.
+	 * |        |          |101 = PDMA channel 1 time-out clock source is HCLK/213.
+	 * |        |          |110 = PDMA channel 1 time-out clock source is HCLK/214.
+	 * |        |          |111 = PDMA channel 1 time-out clock source is HCLK/215.
+	 * @var PDMA_T::TOUTEN
+	 * Offset: 0x434  PDMA Time-out Enable Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[1:0]   |TOUTENn   |PDMA Time-out Enable Bits
+	 * |        |          |0 = PDMA Channel n time-out function Disable.
+	 * |        |          |1 = PDMA Channel n time-out function Enable.
+	 * @var PDMA_T::TOUTIEN
+	 * Offset: 0x438  PDMA Time-out Interrupt Enable Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[1:0]   |TOUTIENn  |PDMA Time-out Interrupt Enable Bits
+	 * |        |          |0 = PDMA Channel n time-out interrupt Disable.
+	 * |        |          |1 = PDMA Channel n time-out interrupt Enable.
+	 * @var PDMA_T::SCATBA
+	 * Offset: 0x43C  PDMA Scatter-Gather Descriptor Table Base Address Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[31:16] |SCATBA    |PDMA Scatter-gather Descriptor Table Address Register
+	 * |        |          |In Scatter-Gather mode, this is the base address for calculating the next link - list address
+	 * |        |          |The next link address equation is
+	 * |        |          |Next Link Address = PDMA_SCATBA + PDMA_DSCT_NEXT.
+	 * |        |          |Note: Only useful in Scatter-Gather mode.
+	 * @var PDMA_T::TOC0_1
+	 * Offset: 0x440  PDMA Time-out Counter Ch1 and Ch0 Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |TOC0      |Time-out Counter for Channel 0
+	 * |        |          |This controls the period of time-out function for channel 0
+	 * |        |          |The calculation unit is based on 10 kHz clock.
+	 * |[31:16] |TOC1      |Time-out Counter for Channel 1
+	 * |        |          |This controls the period of time-out function for channel 1
+	 * |        |          |The calculation unit is based on 10 kHz clock.
+	 * @var PDMA_T::CHRST
+	 * Offset: 0x460  PDMA Channel Reset Register
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[15:0]  |CHnRST    |Channel N Reset
+	 * |        |          |0 = corresponding channel n not reset.
+	 * |        |          |1 = corresponding channel n is reset.
+	 * @var PDMA_T::REQSEL0_3
+	 * Offset: 0x480  PDMA Request Source Select Register 0
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[6:0]   |REQSRC0   |Channel 0 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 0
+	 * |        |          |User can configure the peripheral by setting REQSRC0.
+	 * |        |          |0 = Disable PDMA peripheral request.
+	 * |        |          |1 = Reserved.
+	 * |        |          |2 = Channel connects to USB_TX.
+	 * |        |          |3 = Channel connects to USB_RX.
+	 * |        |          |4 = Channel connects to UART0_TX.
+	 * |        |          |5 = Channel connects to UART0_RX.
+	 * |        |          |6 = Channel connects to UART1_TX.
+	 * |        |          |7 = Channel connects to UART1_RX.
+	 * |        |          |8 = Channel connects to UART2_TX.
+	 * |        |          |9 = Channel connects to UART2_RX.
+	 * |        |          |10=Channel connects to UART3_TX.
+	 * |        |          |11 = Channel connects to UART3_RX.
+	 * |        |          |12 = Channel connects to UART4_TX.
+	 * |        |          |13 = Channel connects to UART4_RX.
+	 * |        |          |14 = Channel connects to UART5_TX.
+	 * |        |          |15 = Channel connects to UART5_RX.
+	 * |        |          |16 = Channel connects to USCI0_TX.
+	 * |        |          |17 = Channel connects to USCI0_RX.
+	 * |        |          |18 = Channel connects to USCI1_TX.
+	 * |        |          |19 = Channel connects to USCI1_RX.
+	 * |        |          |20 = Channel connects to SPI0_TX.
+	 * |        |          |21 = Channel connects to SPI0_RX.
+	 * |        |          |22 = Channel connects to SPI1_TX.
+	 * |        |          |23 = Channel connects to SPI1_RX.
+	 * |        |          |24 = Channel connects to SPI2_TX.
+	 * |        |          |25 = Channel connects to SPI2_RX.
+	 * |        |          |26 = Channel connects to SPI3_TX.
+	 * |        |          |27 = Channel connects to SPI3_RX.
+	 * |        |          |28 = Channel connects to SPI4_TX.
+	 * |        |          |29 = Channel connects to SPI4_RX.
+	 * |        |          |30 = Reserved.
+	 * |        |          |31 = Reserved.
+	 * |        |          |32 = Channel connects to EPWM0_P1_RX.
+	 * |        |          |33 = Channel connects to EPWM0_P2_RX.
+	 * |        |          |34 = Channel connects to EPWM0_P3_RX.
+	 * |        |          |35 = Channel connects to EPWM1_P1_RX.
+	 * |        |          |36 = Channel connects to EPWM1_P2_RX.
+	 * |        |          |37 = Channel connects to EPWM1_P3_RX.
+	 * |        |          |38 = Channel connects to I2C0_TX.
+	 * |        |          |39 = Channel connects to I2C0_RX.
+	 * |        |          |40 = Channel connects to I2C1_TX.
+	 * |        |          |41 = Channel connects to I2C1_RX.
+	 * |        |          |42 = Channel connects to I2C2_TX.
+	 * |        |          |43 = Channel connects to I2C2_RX.
+	 * |        |          |44 = Channel connects to I2S0_TX.
+	 * |        |          |45 = Channel connects to I2S0_RX.
+	 * |        |          |46 = Channel connects to TMR0.
+	 * |        |          |47 = Channel connects to TMR1.
+	 * |        |          |48 = Channel connects to TMR2.
+	 * |        |          |49 = Channel connects to TMR3.
+	 * |        |          |50 = Channel connects to ADC_RX.
+	 * |        |          |51 = Channel connects to DAC0_TX.
+	 * |        |          |52 = Channel connects to DAC1_TX.
+	 * |        |          |53 = Channel connects to EPWM0_CH0_TX.
+	 * |        |          |54 = Channel connects to EPWM0_CH1_TX.
+	 * |        |          |55 = Channel connects to EPWM0_CH2_TX.
+	 * |        |          |56 = Channel connects to EPWM0_CH3_TX.
+	 * |        |          |57 = Channel connects to EPWM0_CH4_TX.
+	 * |        |          |58 = Channel connects to EPWM0_CH5_TX.
+	 * |        |          |59 = Channel connects to EPWM1_CH0_TX.
+	 * |        |          |60 = Channel connects to EPWM1_CH1_TX.
+	 * |        |          |61 = Channel connects to EPWM1_CH2_TX.
+	 * |        |          |62 = Channel connects to EPWM1_CH3_TX.
+	 * |        |          |63 = Channel connects to EPWM1_CH4_TX.
+	 * |        |          |64 = Channel connects to EPWM1_CH5_TX.
+	 * |        |          |65 = Channel connects to ETMC_RX.
+	 * |        |          |Others = Reserved.
+	 * |        |          |Note 1: A peripheral can't assign to two channels at the same time.
+	 * |        |          |Note 2: This field is useless when transfer between memory and memory.
+	 * |[14:8]  |REQSRC1   |Channel 1 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 1
+	 * |        |          |User can configure the peripheral setting by REQSRC1.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[22:16] |REQSRC2   |Channel 2 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 2
+	 * |        |          |User can configure the peripheral setting by REQSRC2.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[30:24] |REQSRC3   |Channel 3 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 3
+	 * |        |          |User can configure the peripheral setting by REQSRC3.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * @var PDMA_T::REQSEL4_7
+	 * Offset: 0x484  PDMA Request Source Select Register 1
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[6:0]   |REQSRC4   |Channel 4 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 4
+	 * |        |          |User can configure the peripheral setting by REQSRC4.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[14:8]  |REQSRC5   |Channel 5 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 5
+	 * |        |          |User can configure the peripheral setting by REQSRC5.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[22:16] |REQSRC6   |Channel 6 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 6
+	 * |        |          |User can configure the peripheral setting by REQSRC6.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[30:24] |REQSRC7   |Channel 7 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 7
+	 * |        |          |User can configure the peripheral setting by REQSRC7.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * @var PDMA_T::REQSEL8_11
+	 * Offset: 0x488  PDMA Request Source Select Register 2
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[6:0]   |REQSRC8   |Channel 8 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 8
+	 * |        |          |User can configure the peripheral setting by REQSRC8.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[14:8]  |REQSRC9   |Channel 9 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 9
+	 * |        |          |User can configure the peripheral setting by REQSRC9.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[22:16] |REQSRC10  |Channel 10 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 10
+	 * |        |          |User can configure the peripheral setting by REQSRC10.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[30:24] |REQSRC11  |Channel 11 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 11
+	 * |        |          |User can configure the peripheral setting by REQSRC11.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * @var PDMA_T::REQSEL12_15
+	 * Offset: 0x48C  PDMA Request Source Select Register 3
+	 * ---------------------------------------------------------------------------------------------------
+	 * |Bits    |Field     |Descriptions
+	 * | :----: | :----:   | :---- |
+	 * |[6:0]   |REQSRC12  |Channel 12 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 12
+	 * |        |          |User can configure the peripheral setting by REQSRC12.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[14:8]  |REQSRC13  |Channel 13 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 13
+	 * |        |          |User can configure the peripheral setting by REQSRC13.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[22:16] |REQSRC14  |Channel 14 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 14
+	 * |        |          |User can configure the peripheral setting by REQSRC14.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 * |[30:24] |REQSRC15  |Channel 15 Request Source Selection
+	 * |        |          |This filed defines which peripheral is connected to PDMA channel 15
+	 * |        |          |User can configure the peripheral setting by REQSRC15.
+	 * |        |          |Note: The channel configuration is the same as REQSRC0 field
+	 * |        |          |Please refer to the explanation of REQSRC0.
+	 */
+	DSCT_T DSCT[16];
+	__I  uint32_t CURSCAT[16];              /*!< [0x0100] Current Scatter-Gather Descriptor Table Address of PDMA Channel n */
+	/// @cond HIDDEN_SYMBOLS
+	__I  uint32_t RESERVE1[176];
+	/// @endcond //HIDDEN_SYMBOLS
+	__IO uint32_t CHCTL;                 /*!< [0x0400] PDMA Channel Control Register                                    */
+	__O  uint32_t PAUSE;                 /*!< [0x0404] PDMA Transfer Pause Control Register                              */
+	__O  uint32_t SWREQ;                 /*!< [0x0408] PDMA Software Request Register                                   */
+	__I  uint32_t TRGSTS;                /*!< [0x040c] PDMA Channel Request Status Register                             */
+	__IO uint32_t PRISET;                /*!< [0x0410] PDMA Fixed Priority Setting Register                             */
+	__O  uint32_t PRICLR;                /*!< [0x0414] PDMA Fixed Priority Clear Register                               */
+	__IO uint32_t INTEN;                 /*!< [0x0418] PDMA Interrupt Enable Register                                   */
+	__IO uint32_t INTSTS;                /*!< [0x041c] PDMA Interrupt Status Register                                   */
+	__IO uint32_t ABTSTS;                /*!< [0x0420] PDMA Channel Read/Write Target Abort Flag Register               */
+	__IO uint32_t TDSTS;                 /*!< [0x0424] PDMA Channel Transfer Done Flag Register                         */
+	__IO uint32_t ALIGN;                 /*!< [0x0428] PDMA Transfer Alignment Status Register                          */
+	__I  uint32_t TACTSTS;               /*!< [0x042c] PDMA Transfer Active Flag Register                               */
+	__IO uint32_t TOUTPSC;               /*!< [0x0430] PDMA Time-out Prescaler Register                                 */
+	__IO uint32_t TOUTEN;                /*!< [0x0434] PDMA Time-out Enable Register                                    */
+	__IO uint32_t TOUTIEN;               /*!< [0x0438] PDMA Time-out Interrupt Enable Register                          */
+	__IO uint32_t SCATBA;                /*!< [0x043c] PDMA Scatter-Gather Descriptor Table Base Address Register       */
+	__IO uint32_t TOC0_1;                /*!< [0x0440] PDMA Time-out Counter Ch1 and Ch0 Register                       */
+	__IO uint32_t TOC2_3;               /*!< [0x0444]  PDMA Time-out Counter Ch3 and Ch2 Register                        */
+	__IO uint32_t TOC4_5;               /*!< [0x0448]  PDMA Time-out Counter Ch5 and Ch4 Register                        */
+	__IO uint32_t TOC6_7;           /*!< [0x044c]  PDMA Time-out Counter Ch7 and Ch6 Register                        */
+	__IO uint32_t TOC8_9;           /*!< [0x0450]  PDMA Time-out Counter Ch9 and Ch8 Register                        */
+	/// @cond HIDDEN_SYMBOLS
+	__I  uint32_t RESERVE2[3];
+	/// @endcond //HIDDEN_SYMBOLS
+	__IO uint32_t CHRST;                 /*!< [0x0460] PDMA Channel Reset Register                                      */
+	/// @cond HIDDEN_SYMBOLS
+	__I  uint32_t RESERVE3[3];
+	/// @endcond //HIDDEN_SYMBOLS
+	__IO uint32_t TOUTPSC2;      /* Offset: 0x470  PDMA Time-out Prescaler Register                                  */
+	/// @cond HIDDEN_SYMBOLS
+	__I  uint32_t RESERVE4[3];
+	/// @endcond //HIDDEN_SYMBOLS
+	__IO uint32_t REQSEL0_3;             /*!< [0x0480] PDMA Request Source Select Register 0                            */
+	__IO uint32_t REQSEL4_7;             /*!< [0x0484] PDMA Request Source Select Register 1                            */
+	__IO uint32_t REQSEL8_11;            /*!< [0x0488] PDMA Request Source Select Register 2                            */
+	__IO uint32_t REQSEL12_15;           /*!< [0x048c] PDMA Request Source Select Register 3                            */
+	/// @cond HIDDEN_SYMBOLS
+	__I  uint32_t RESERVE5[28];
+	/// @endcond //HIDDEN_SYMBOLS
+	STRIDE_T     STRIDE[6];
+} PDMA_T;
+
+/**
+    @addtogroup PDMA_CONST PDMA Bit Field Definition
+    Constant Definitions for PDMA Controller
+@{ */
+
+#define PDMA_DSCT_CTL_OPMODE_Pos        (0)                                               /*!< PDMA_T::DSCT_CTL: OPMODE Position     */
+#define PDMA_DSCT_CTL_OPMODE_Msk        (0x3ul << PDMA_DSCT_CTL_OPMODE_Pos)               /*!< PDMA_T::DSCT_CTL: OPMODE Mask         */
+
+#define PDMA_DSCT_CTL_TXTYPE_Pos        (2)                                               /*!< PDMA_T::DSCT_CTL: TXTYPE Position     */
+#define PDMA_DSCT_CTL_TXTYPE_Msk        (0x1ul << PDMA_DSCT_CTL_TXTYPE_Pos)               /*!< PDMA_T::DSCT_CTL: TXTYPE Mask         */
+
+#define PDMA_DSCT_CTL_BURSIZE_Pos       (4)                                               /*!< PDMA_T::DSCT_CTL: BURSIZE Position    */
+#define PDMA_DSCT_CTL_BURSIZE_Msk       (0x7ul << PDMA_DSCT_CTL_BURSIZE_Pos)              /*!< PDMA_T::DSCT_CTL: BURSIZE Mask        */
+
+#define PDMA_DSCT_CTL_TBINTDIS_Pos      (7)                                               /*!< PDMA_T::DSCT_CTL: TBINTDIS Position      */
+#define PDMA_DSCT_CTL_TBINTDIS_Msk      (0x1ul << PDMA_DSCT_CTL_TBINTDIS_Pos)             /*!< PDMA_T::DSCT_CTL: TBINTDIS Mask          */
+
+#define PDMA_DSCT_CTL_SAINC_Pos         (8)                                               /*!< PDMA_T::DSCT_CTL: SAINC Position      */
+#define PDMA_DSCT_CTL_SAINC_Msk         (0x3ul << PDMA_DSCT_CTL_SAINC_Pos)                /*!< PDMA_T::DSCT_CTL: SAINC Mask          */
+
+#define PDMA_DSCT_CTL_DAINC_Pos         (10)                                              /*!< PDMA_T::DSCT_CTL: DAINC Position      */
+#define PDMA_DSCT_CTL_DAINC_Msk         (0x3ul << PDMA_DSCT_CTL_DAINC_Pos)                /*!< PDMA_T::DSCT_CTL: DAINC Mask          */
+
+#define PDMA_DSCT_CTL_TXWIDTH_Pos       (12)                                              /*!< PDMA_T::DSCT_CTL: TXWIDTH Position    */
+#define PDMA_DSCT_CTL_TXWIDTH_Msk       (0x3ul << PDMA_DSCT_CTL_TXWIDTH_Pos)              /*!< PDMA_T::DSCT_CTL: TXWIDTH Mask        */
+
+#define PDMA_DSCT_CTL_TXACK_Pos         (14)                                              /*!< PDMA_T::DSCT_CTL: TXACK Position      */
+#define PDMA_DSCT_CTL_TXACK_Msk         (0x1ul << PDMA_DSCT_CTL_TXACK_Pos)                /*!< PDMA_T::DSCT_CTL: TXACK Mask          */
+
+#define PDMA_DSCT_CTL_STRIDEEN_Pos     (15)                                               /*!< PDMA_T::DSCT_CTL: STRIDEEN Position  */
+#define PDMA_DSCT_CTL_STRIDEEN_Msk     (0x1ul << PDMA_DSCT_CTL_STRIDEEN_Pos)              /*!< PDMA_T::DSCT_CTL: STRIDEEN Mask      */
+
+#define PDMA_DSCT_CTL_TXCNT_Pos         (16)                                              /*!< PDMA_T::DSCT_CTL: TXCNT Position      */
+#define PDMA_DSCT_CTL_TXCNT_Msk         (0xfffful << PDMA_DSCT_CTL_TXCNT_Pos)             /*!< PDMA_T::DSCT_CTL: TXCNT Mask          */
+
+#define PDMA_DSCT_SA_SA_Pos             (0)                                               /*!< PDMA_T::DSCT_SA: SA Position          */
+#define PDMA_DSCT_SA_SA_Msk             (0xfffffffful << PDMA_DSCT_SA_SA_Pos)             /*!< PDMA_T::DSCT_SA: SA Mask              */
+
+#define PDMA_DSCT_DA_DA_Pos             (0)                                               /*!< PDMA_T::DSCT_DA: DA Position          */
+#define PDMA_DSCT_DA_DA_Msk             (0xfffffffful << PDMA_DSCT_DA_DA_Pos)             /*!< PDMA_T::DSCT_DA: DA Mask              */
+
+#define PDMA_DSCT_NEXT_NEXT_Pos         (0)                                               /*!< PDMA_T::DSCT_NEXT: NEXT Position      */
+#define PDMA_DSCT_NEXT_NEXT_Msk         (0xfffful << PDMA_DSCT_NEXT_NEXT_Pos)             /*!< PDMA_T::DSCT_NEXT: NEXT Mask          */
+
+#define PDMA_DSCT_NEXT_EXENEXT_Pos      (16)                                              /*!< PDMA_T::DSCT_FIRST: NEXT Position     */
+#define PDMA_DSCT_NEXT_EXENEXT_Msk      (0xfffful << PDMA_DSCT_NEXT_EXENEXT_Pos)           /*!< PDMA_T::DSCT_FIRST: NEXT Mask         */
+
+#define PDMA_CURSCAT_CURADDR_Pos        (0)                                               /*!< PDMA_T::CURSCAT: CURADDR Position     */
+#define PDMA_CURSCAT_CURADDR_Msk        (0xfffffffful << PDMA_CURSCAT_CURADDR_Pos)        /*!< PDMA_T::CURSCAT: CURADDR Mask         */
+
+#define PDMA_CHCTL_CHENn_Pos            (0)                                               /*!< PDMA_T::CHCTL: CHENn Position          */
+#define PDMA_CHCTL_CHENn_Msk            (0xfffful << PDMA_CHCTL_CHENn_Pos)                /*!< PDMA_T::CHCTL: CHENn Mask              */
+
+#define PDMA_PAUSE_PAUSEn_Pos           (0)                                               /*!< PDMA_T::PAUSE: PAUSEn Position           */
+#define PDMA_PAUSE_PAUSEn_Msk           (0xfffful << PDMA_PAUSE_PAUSEn_Pos)              /*!< PDMA_T::PAUSE: PAUSEn Mask               */
+
+#define PDMA_SWREQ_SWREQn_Pos            (0)                                               /*!< PDMA_T::SWREQ: SWREQn Position         */
+#define PDMA_SWREQ_SWREQn_Msk            (0xfffful << PDMA_SWREQ_SWREQn_Pos)               /*!< PDMA_T::SWREQ: SWREQn Mask             */
+
+#define PDMA_TRGSTS_REQSTSn_Pos          (0)                                               /*!< PDMA_T::TRGSTS: REQSTSn Position       */
+#define PDMA_TRGSTS_REQSTSn_Msk          (0xfffful << PDMA_TRGSTS_REQSTSn_Pos)             /*!< PDMA_T::TRGSTS: REQSTSn Mask           */
+
+#define PDMA_PRISET_FPRISETn_Pos         (0)                                               /*!< PDMA_T::PRISET: FPRISETn Position      */
+#define PDMA_PRISET_FPRISETn_Msk         (0xfffful << PDMA_PRISET_FPRISETn_Pos)            /*!< PDMA_T::PRISET: FPRISETn Mask          */
+
+#define PDMA_PRICLR_FPRICLRn_Pos         (0)                                               /*!< PDMA_T::PRICLR: FPRICLRn Position      */
+#define PDMA_PRICLR_FPRICLRn_Msk         (0xfffful << PDMA_PRICLR_FPRICLRn_Pos)            /*!< PDMA_T::PRICLR: FPRICLRn Mask          */
+
+#define PDMA_INTEN_INTENn_Pos            (0)                                               /*!< PDMA_T::INTEN: INTENn Position         */
+#define PDMA_INTEN_INTENn_Msk            (0xfffful << PDMA_INTEN_INTENn_Pos)               /*!< PDMA_T::INTEN: INTENn Mask             */
+
+#define PDMA_INTSTS_ABTIF_Pos            (0)                                               /*!< PDMA_T::INTSTS: ABTIF Position         */
+#define PDMA_INTSTS_ABTIF_Msk            (0x1ul << PDMA_INTSTS_ABTIF_Pos)                  /*!< PDMA_T::INTSTS: ABTIF Mask             */
+
+#define PDMA_INTSTS_TDIF_Pos             (1)                                               /*!< PDMA_T::INTSTS: TDIF Position          */
+#define PDMA_INTSTS_TDIF_Msk             (0x1ul << PDMA_INTSTS_TDIF_Pos)                   /*!< PDMA_T::INTSTS: TDIF Mask              */
+
+#define PDMA_INTSTS_ALIGNF_Pos           (2)                                               /*!< PDMA_T::INTSTS: ALIGNF Position        */
+#define PDMA_INTSTS_ALIGNF_Msk           (0x1ul << PDMA_INTSTS_ALIGNF_Pos)                 /*!< PDMA_T::INTSTS: ALIGNF Mask            */
+
+#define PDMA_INTSTS_REQTOF0_Pos          (8)                                               /*!< PDMA_T::INTSTS: REQTOF0 Position       */
+#define PDMA_INTSTS_REQTOF0_Msk          (0x1ul << PDMA_INTSTS_REQTOF0_Pos)                /*!< PDMA_T::INTSTS: REQTOF0 Mask           */
+
+#define PDMA_INTSTS_REQTOF1_Pos          (9)                                               /*!< PDMA_T::INTSTS: REQTOF1 Position       */
+#define PDMA_INTSTS_REQTOF1_Msk          (0x1ul << PDMA_INTSTS_REQTOF1_Pos)                /*!< PDMA_T::INTSTS: REQTOF1 Mask           */
+
+#define PDMA_ABTSTS_ABTIF0_Pos           (0)                                               /*!< PDMA_T::ABTSTS: ABTIF0 Position        */
+#define PDMA_ABTSTS_ABTIF0_Msk           (0x1ul << PDMA_ABTSTS_ABTIF0_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF0 Mask            */
+
+#define PDMA_ABTSTS_ABTIF1_Pos           (1)                                               /*!< PDMA_T::ABTSTS: ABTIF1 Position        */
+#define PDMA_ABTSTS_ABTIF1_Msk           (0x1ul << PDMA_ABTSTS_ABTIF1_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF1 Mask            */
+
+#define PDMA_ABTSTS_ABTIF2_Pos           (2)                                               /*!< PDMA_T::ABTSTS: ABTIF2 Position        */
+#define PDMA_ABTSTS_ABTIF2_Msk           (0x1ul << PDMA_ABTSTS_ABTIF2_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF2 Mask            */
+
+#define PDMA_ABTSTS_ABTIF3_Pos           (3)                                               /*!< PDMA_T::ABTSTS: ABTIF3 Position        */
+#define PDMA_ABTSTS_ABTIF3_Msk           (0x1ul << PDMA_ABTSTS_ABTIF3_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF3 Mask            */
+
+#define PDMA_ABTSTS_ABTIF4_Pos           (4)                                               /*!< PDMA_T::ABTSTS: ABTIF4 Position        */
+#define PDMA_ABTSTS_ABTIF4_Msk           (0x1ul << PDMA_ABTSTS_ABTIF4_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF4 Mask            */
+
+#define PDMA_ABTSTS_ABTIF5_Pos           (5)                                               /*!< PDMA_T::ABTSTS: ABTIF5 Position        */
+#define PDMA_ABTSTS_ABTIF5_Msk           (0x1ul << PDMA_ABTSTS_ABTIF5_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF5 Mask            */
+
+#define PDMA_ABTSTS_ABTIF6_Pos           (6)                                               /*!< PDMA_T::ABTSTS: ABTIF6 Position        */
+#define PDMA_ABTSTS_ABTIF6_Msk           (0x1ul << PDMA_ABTSTS_ABTIF6_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF6 Mask            */
+
+#define PDMA_ABTSTS_ABTIF7_Pos           (7)                                               /*!< PDMA_T::ABTSTS: ABTIF7 Position        */
+#define PDMA_ABTSTS_ABTIF7_Msk           (0x1ul << PDMA_ABTSTS_ABTIF7_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF7 Mask            */
+
+#define PDMA_ABTSTS_ABTIF8_Pos           (8)                                               /*!< PDMA_T::ABTSTS: ABTIF8 Position        */
+#define PDMA_ABTSTS_ABTIF8_Msk           (0x1ul << PDMA_ABTSTS_ABTIF8_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF8 Mask            */
+
+#define PDMA_ABTSTS_ABTIF9_Pos           (9)                                               /*!< PDMA_T::ABTSTS: ABTIF9 Position        */
+#define PDMA_ABTSTS_ABTIF9_Msk           (0x1ul << PDMA_ABTSTS_ABTIF9_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF9 Mask            */
+
+#define PDMA_ABTSTS_ABTIF10_Pos           (10)                                               /*!< PDMA_T::ABTSTS: ABTIF10 Position        */
+#define PDMA_ABTSTS_ABTIF10_Msk           (0x1ul << PDMA_ABTSTS_ABTIF10_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF10 Mask            */
+
+#define PDMA_ABTSTS_ABTIF11_Pos           (11)                                               /*!< PDMA_T::ABTSTS: ABTIF11 Position        */
+#define PDMA_ABTSTS_ABTIF11_Msk           (0x1ul << PDMA_ABTSTS_ABTIF11_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF11 Mask            */
+
+#define PDMA_ABTSTS_ABTIF12_Pos           (12)                                               /*!< PDMA_T::ABTSTS: ABTIF12 Position        */
+#define PDMA_ABTSTS_ABTIF12_Msk           (0x1ul << PDMA_ABTSTS_ABTIF12_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF12 Mask            */
+
+#define PDMA_ABTSTS_ABTIF13_Pos           (13)                                               /*!< PDMA_T::ABTSTS: ABTIF13 Position        */
+#define PDMA_ABTSTS_ABTIF13_Msk           (0x1ul << PDMA_ABTSTS_ABTIF13_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF13 Mask            */
+
+#define PDMA_ABTSTS_ABTIF14_Pos           (14)                                               /*!< PDMA_T::ABTSTS: ABTIF14 Position        */
+#define PDMA_ABTSTS_ABTIF14_Msk           (0x1ul << PDMA_ABTSTS_ABTIF14_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF14 Mask            */
+
+#define PDMA_ABTSTS_ABTIF15_Pos           (15)                                               /*!< PDMA_T::ABTSTS: ABTIF15 Position        */
+#define PDMA_ABTSTS_ABTIF15_Msk           (0x1ul << PDMA_ABTSTS_ABTIF15_Pos)                 /*!< PDMA_T::ABTSTS: ABTIF15 Mask            */
+
+#define PDMA_TDSTS_TDIF0_Pos           (0)                                               /*!< PDMA_T::TDSTS: TDIF0 Position        */
+#define PDMA_TDSTS_TDIF0_Msk           (0x1ul << PDMA_TDSTS_TDIF0_Pos)                   /*!< PDMA_T::TDSTS: TDIF0 Mask            */
+
+#define PDMA_TDSTS_TDIF1_Pos           (1)                                               /*!< PDMA_T::TDSTS: TDIF1 Position        */
+#define PDMA_TDSTS_TDIF1_Msk           (0x1ul << PDMA_TDSTS_TDIF1_Pos)                   /*!< PDMA_T::TDSTS: TDIF1 Mask            */
+
+#define PDMA_TDSTS_TDIF2_Pos           (2)                                               /*!< PDMA_T::TDSTS: TDIF2 Position        */
+#define PDMA_TDSTS_TDIF2_Msk           (0x1ul << PDMA_TDSTS_TDIF2_Pos)                   /*!< PDMA_T::TDSTS: TDIF2 Mask            */
+
+#define PDMA_TDSTS_TDIF3_Pos           (3)                                               /*!< PDMA_T::TDSTS: TDIF3 Position        */
+#define PDMA_TDSTS_TDIF3_Msk           (0x1ul << PDMA_TDSTS_TDIF3_Pos)                   /*!< PDMA_T::TDSTS: TDIF3 Mask            */
+
+#define PDMA_TDSTS_TDIF4_Pos           (4)                                               /*!< PDMA_T::TDSTS: TDIF4 Position        */
+#define PDMA_TDSTS_TDIF4_Msk           (0x1ul << PDMA_TDSTS_TDIF4_Pos)                   /*!< PDMA_T::TDSTS: TDIF4 Mask            */
+
+#define PDMA_TDSTS_TDIF5_Pos           (5)                                               /*!< PDMA_T::TDSTS: TDIF5 Position        */
+#define PDMA_TDSTS_TDIF5_Msk           (0x1ul << PDMA_TDSTS_TDIF5_Pos)                   /*!< PDMA_T::TDSTS: TDIF5 Mask            */
+
+#define PDMA_TDSTS_TDIF6_Pos           (6)                                               /*!< PDMA_T::TDSTS: TDIF6 Position        */
+#define PDMA_TDSTS_TDIF6_Msk           (0x1ul << PDMA_TDSTS_TDIF6_Pos)                   /*!< PDMA_T::TDSTS: TDIF6 Mask            */
+
+#define PDMA_TDSTS_TDIF7_Pos           (7)                                               /*!< PDMA_T::TDSTS: TDIF7 Position        */
+#define PDMA_TDSTS_TDIF7_Msk           (0x1ul << PDMA_TDSTS_TDIF7_Pos)                   /*!< PDMA_T::TDSTS: TDIF7 Mask            */
+
+#define PDMA_TDSTS_TDIF8_Pos           (8)                                               /*!< PDMA_T::TDSTS: TDIF8 Position        */
+#define PDMA_TDSTS_TDIF8_Msk           (0x1ul << PDMA_TDSTS_TDIF8_Pos)                   /*!< PDMA_T::TDSTS: TDIF8 Mask            */
+
+#define PDMA_TDSTS_TDIF9_Pos           (9)                                               /*!< PDMA_T::TDSTS: TDIF9 Position        */
+#define PDMA_TDSTS_TDIF9_Msk           (0x1ul << PDMA_TDSTS_TDIF9_Pos)                   /*!< PDMA_T::TDSTS: TDIF9 Mask            */
+
+#define PDMA_TDSTS_TDIF10_Pos           (10)                                               /*!< PDMA_T::TDSTS: TDIF10 Position        */
+#define PDMA_TDSTS_TDIF10_Msk           (0x1ul << PDMA_TDSTS_TDIF10_Pos)                   /*!< PDMA_T::TDSTS: TDIF10 Mask            */
+
+#define PDMA_TDSTS_TDIF11_Pos           (11)                                               /*!< PDMA_T::TDSTS: TDIF11 Position        */
+#define PDMA_TDSTS_TDIF11_Msk           (0x1ul << PDMA_TDSTS_TDIF11_Pos)                   /*!< PDMA_T::TDSTS: TDIF11 Mask            */
+
+#define PDMA_TDSTS_TDIF12_Pos           (12)                                               /*!< PDMA_T::TDSTS: TDIF12 Position        */
+#define PDMA_TDSTS_TDIF12_Msk           (0x1ul << PDMA_TDSTS_TDIF12_Pos)                   /*!< PDMA_T::TDSTS: TDIF12 Mask            */
+
+#define PDMA_TDSTS_TDIF13_Pos           (13)                                               /*!< PDMA_T::TDSTS: TDIF13 Position        */
+#define PDMA_TDSTS_TDIF13_Msk           (0x1ul << PDMA_TDSTS_TDIF13_Pos)                   /*!< PDMA_T::TDSTS: TDIF13 Mask            */
+
+#define PDMA_TDSTS_TDIF14_Pos           (14)                                               /*!< PDMA_T::TDSTS: TDIF14 Position        */
+#define PDMA_TDSTS_TDIF14_Msk           (0x1ul << PDMA_TDSTS_TDIF14_Pos)                   /*!< PDMA_T::TDSTS: TDIF14 Mask            */
+
+#define PDMA_TDSTS_TDIF15_Pos           (15)                                               /*!< PDMA_T::TDSTS: TDIF15 Position        */
+#define PDMA_TDSTS_TDIF15_Msk           (0x1ul << PDMA_TDSTS_TDIF15_Pos)                   /*!< PDMA_T::TDSTS: TDIF15 Mask            */
+
+#define PDMA_ALIGN_ALIGNn_Pos           (0)                                                /*!< PDMA_T::ALIGN: ALIGNn Position        */
+#define PDMA_ALIGN_ALIGNn_Msk           (0xfffful << PDMA_ALIGN_ALIGNn_Pos)                /*!< PDMA_T::ALIGN: ALIGNn Mask            */
+
+#define PDMA_TACTSTS_TXACTFn_Pos         (0)                                               /*!< PDMA_T::TACTSTS: TXACTFn Position      */
+#define PDMA_TACTSTS_TXACTFn_Msk         (0xfffful << PDMA_TACTSTS_TXACTFn_Pos)            /*!< PDMA_T::TACTSTS: TXACTFn Mask          */
+
+#define PDMA_TOUTPSC_TOUTPSC0_Pos        (0)                                               /*!< PDMA_T::TOUTPSC: TOUTPSC0 Position     */
+#define PDMA_TOUTPSC_TOUTPSC0_Msk        (0x7ul << PDMA_TOUTPSC_TOUTPSC0_Pos)              /*!< PDMA_T::TOUTPSC: TOUTPSC0 Mask         */
+
+#define PDMA_TOUTPSC_TOUTPSC1_Pos        (4)                                               /*!< PDMA_T::TOUTPSC: TOUTPSC1 Position     */
+#define PDMA_TOUTPSC_TOUTPSC1_Msk        (0x7ul << PDMA_TOUTPSC_TOUTPSC1_Pos)              /*!< PDMA_T::TOUTPSC: TOUTPSC1 Mask         */
+
+#define PDMA_TOUTEN_TOUTENn_Pos          (0)                                               /*!< PDMA_T::TOUTEN: TOUTENn Position       */
+#define PDMA_TOUTEN_TOUTENn_Msk          (0x3ul << PDMA_TOUTEN_TOUTENn_Pos)                /*!< PDMA_T::TOUTEN: TOUTENn Mask           */
+
+#define PDMA_TOUTIEN_TOUTIENn_Pos        (0)                                               /*!< PDMA_T::TOUTIEN: TOUTIENn Position     */
+#define PDMA_TOUTIEN_TOUTIENn_Msk        (0x3ul << PDMA_TOUTIEN_TOUTIENn_Pos)              /*!< PDMA_T::TOUTIEN: TOUTIENn Mask         */
+
+#define PDMA_SCATBA_SCATBA_Pos           (16)                                              /*!< PDMA_T::SCATBA: SCATBA Position        */
+#define PDMA_SCATBA_SCATBA_Msk           (0xfffful << PDMA_SCATBA_SCATBA_Pos)              /*!< PDMA_T::SCATBA: SCATBA Mask            */
+
+#define PDMA_TOC0_1_TOC0_Pos             (0)                                               /*!< PDMA_T::TOC0_1: TOC0 Position          */
+#define PDMA_TOC0_1_TOC0_Msk             (0xfffful << PDMA_TOC0_1_TOC0_Pos)                /*!< PDMA_T::TOC0_1: TOC0 Mask              */
+
+#define PDMA_TOC0_1_TOC1_Pos             (16)                                              /*!< PDMA_T::TOC0_1: TOC1 Position          */
+#define PDMA_TOC0_1_TOC1_Msk             (0xfffful << PDMA_TOC0_1_TOC1_Pos)                /*!< PDMA_T::TOC0_1: TOC1 Mask              */
+
+#define PDMA_CHRST_CHnRST_Pos            (0)                                               /*!< PDMA_T::CHRST: CHnRST Position         */
+#define PDMA_CHRST_CHnRST_Msk            (0xfffful << PDMA_CHRST_CHnRST_Pos)               /*!< PDMA_T::CHRST: CHnRST Mask             */
+
+#define PDMA_REQSEL0_3_REQSRC0_Pos       (0)                                               /*!< PDMA_T::REQSEL0_3: REQSRC0 Position    */
+#define PDMA_REQSEL0_3_REQSRC0_Msk       (0x7ful << PDMA_REQSEL0_3_REQSRC0_Pos)            /*!< PDMA_T::REQSEL0_3: REQSRC0 Mask        */
+
+#define PDMA_REQSEL0_3_REQSRC1_Pos       (8)                                               /*!< PDMA_T::REQSEL0_3: REQSRC1 Position    */
+#define PDMA_REQSEL0_3_REQSRC1_Msk       (0x7ful << PDMA_REQSEL0_3_REQSRC1_Pos)            /*!< PDMA_T::REQSEL0_3: REQSRC1 Mask        */
+
+#define PDMA_REQSEL0_3_REQSRC2_Pos       (16)                                              /*!< PDMA_T::REQSEL0_3: REQSRC2 Position    */
+#define PDMA_REQSEL0_3_REQSRC2_Msk       (0x7ful << PDMA_REQSEL0_3_REQSRC2_Pos)            /*!< PDMA_T::REQSEL0_3: REQSRC2 Mask        */
+
+#define PDMA_REQSEL0_3_REQSRC3_Pos       (24)                                              /*!< PDMA_T::REQSEL0_3: REQSRC3 Position    */
+#define PDMA_REQSEL0_3_REQSRC3_Msk       (0x7ful << PDMA_REQSEL0_3_REQSRC3_Pos)            /*!< PDMA_T::REQSEL0_3: REQSRC3 Mask        */
+
+#define PDMA_REQSEL4_7_REQSRC4_Pos       (0)                                               /*!< PDMA_T::REQSEL4_7: REQSRC4 Position    */
+#define PDMA_REQSEL4_7_REQSRC4_Msk       (0x7ful << PDMA_REQSEL4_7_REQSRC4_Pos)            /*!< PDMA_T::REQSEL4_7: REQSRC4 Mask        */
+
+#define PDMA_REQSEL4_7_REQSRC5_Pos       (8)                                               /*!< PDMA_T::REQSEL4_7: REQSRC5 Position    */
+#define PDMA_REQSEL4_7_REQSRC5_Msk       (0x7ful << PDMA_REQSEL4_7_REQSRC5_Pos)            /*!< PDMA_T::REQSEL4_7: REQSRC5 Mask        */
+
+#define PDMA_REQSEL4_7_REQSRC6_Pos       (16)                                              /*!< PDMA_T::REQSEL4_7: REQSRC6 Position    */
+#define PDMA_REQSEL4_7_REQSRC6_Msk       (0x7ful << PDMA_REQSEL4_7_REQSRC6_Pos)            /*!< PDMA_T::REQSEL4_7: REQSRC6 Mask        */
+
+#define PDMA_REQSEL4_7_REQSRC7_Pos       (24)                                              /*!< PDMA_T::REQSEL4_7: REQSRC7 Position    */
+#define PDMA_REQSEL4_7_REQSRC7_Msk       (0x7ful << PDMA_REQSEL4_7_REQSRC7_Pos)            /*!< PDMA_T::REQSEL4_7: REQSRC7 Mask        */
+
+#define PDMA_REQSEL8_11_REQSRC8_Pos      (0)                                               /*!< PDMA_T::REQSEL8_11: REQSRC8 Position   */
+#define PDMA_REQSEL8_11_REQSRC8_Msk      (0x7ful << PDMA_REQSEL8_11_REQSRC8_Pos)           /*!< PDMA_T::REQSEL8_11: REQSRC8 Mask       */
+
+#define PDMA_REQSEL8_11_REQSRC9_Pos      (8)                                               /*!< PDMA_T::REQSEL8_11: REQSRC9 Position   */
+#define PDMA_REQSEL8_11_REQSRC9_Msk      (0x7ful << PDMA_REQSEL8_11_REQSRC9_Pos)           /*!< PDMA_T::REQSEL8_11: REQSRC9 Mask       */
+
+#define PDMA_REQSEL8_11_REQSRC10_Pos     (16)                                              /*!< PDMA_T::REQSEL8_11: REQSRC10 Position  */
+#define PDMA_REQSEL8_11_REQSRC10_Msk     (0x7ful << PDMA_REQSEL8_11_REQSRC10_Pos)          /*!< PDMA_T::REQSEL8_11: REQSRC10 Mask      */
+
+#define PDMA_REQSEL8_11_REQSRC11_Pos     (24)                                              /*!< PDMA_T::REQSEL8_11: REQSRC11 Position  */
+#define PDMA_REQSEL8_11_REQSRC11_Msk     (0x7ful << PDMA_REQSEL8_11_REQSRC11_Pos)          /*!< PDMA_T::REQSEL8_11: REQSRC11 Mask      */
+
+#define PDMA_REQSEL12_15_REQSRC12_Pos    (0)                                               /*!< PDMA_T::REQSEL12_15: REQSRC12 Position */
+#define PDMA_REQSEL12_15_REQSRC12_Msk    (0x7ful << PDMA_REQSEL12_15_REQSRC12_Pos)         /*!< PDMA_T::REQSEL12_15: REQSRC12 Mask     */
+
+#define PDMA_REQSEL12_15_REQSRC13_Pos    (8)                                               /*!< PDMA_T::REQSEL12_15: REQSRC13 Position */
+#define PDMA_REQSEL12_15_REQSRC13_Msk    (0x7ful << PDMA_REQSEL12_15_REQSRC13_Pos)         /*!< PDMA_T::REQSEL12_15: REQSRC13 Mask     */
+
+#define PDMA_REQSEL12_15_REQSRC14_Pos    (16)                                              /*!< PDMA_T::REQSEL12_15: REQSRC14 Position */
+#define PDMA_REQSEL12_15_REQSRC14_Msk    (0x7ful << PDMA_REQSEL12_15_REQSRC14_Pos)         /*!< PDMA_T::REQSEL12_15: REQSRC14 Mask     */
+
+#define PDMA_REQSEL12_15_REQSRC15_Pos    (24)                                              /*!< PDMA_T::REQSEL12_15: REQSRC15 Position */
+#define PDMA_REQSEL12_15_REQSRC15_Msk    (0x7ful << PDMA_REQSEL12_15_REQSRC15_Pos)         /*!< PDMA_T::REQSEL12_15: REQSRC15 Mask     */
+
+#define PDMA_STCRn_STC_Pos               (0)                                               /*!< PDMA_T::STCRn: STC Position            */
+#define PDMA_STCRn_STC_Msk               (0xfffful << PDMA_STCRn_STC_Pos)                  /*!< PDMA_T::STCRn: STC Mask                */
+
+#define PDMA_ASOCRn_SASOL_Pos            (0)                                               /*!< PDMA_T::ASOCRn: SASOL Position         */
+#define PDMA_ASOCRn_SASOL_Msk            (0xfffful << PDMA_ASOCRn_SASOL_Pos)               /*!< PDMA_T::ASOCRn: SASOL Mask             */
+
+#define PDMA_ASOCRn_DASOL_Pos            (16)                                              /*!< PDMA_T::ASOCRn: DASOL Position         */
+#define PDMA_ASOCRn_DASOL_Msk            (0xfffful << PDMA_ASOCRn_DASOL_Pos)               /*!< PDMA_T::ASOCRn: DASOL Mask             */
+
+/*---------------------------------------------------------------------------------------------------------*/
+/*  Operation Mode Constant Definitions                                                                    */
+/*---------------------------------------------------------------------------------------------------------*/
+#define PDMA_OP_STOP        0x00000000UL            /*!<DMA Stop Mode  \hideinitializer */
+#define PDMA_OP_BASIC       0x00000001UL            /*!<DMA Basic Mode  \hideinitializer */
+#define PDMA_OP_SCATTER     0x00000002UL            /*!<DMA Scatter-gather Mode  \hideinitializer */
+
+/*---------------------------------------------------------------------------------------------------------*/
+/*  Peripheral Transfer Mode Constant Definitions                                                          */
+/*---------------------------------------------------------------------------------------------------------*/
+#define PDMA_MEM          0UL   /*!<DMA Connect to Memory \hideinitializer */
+#define PDMA_USB_TX       2UL   /*!<DMA Connect to USB_TX \hideinitializer */
+#define PDMA_USB_RX       3UL /*!<DMA Connect to USB_RX \hideinitializer */
+#define PDMA_UART0_TX     4UL /*!<DMA Connect to UART0_TX \hideinitializer */
+#define PDMA_UART0_RX     5UL /*!<DMA Connect to UART0_RX \hideinitializer */
+#define PDMA_UART1_TX     6UL /*!<DMA Connect to UART1_TX \hideinitializer */
+#define PDMA_UART1_RX     7UL /*!<DMA Connect to UART1_RX \hideinitializer */
+#define PDMA_UART2_TX     8UL /*!<DMA Connect to UART2_TX \hideinitializer */
+#define PDMA_UART2_RX     9UL /*!<DMA Connect to UART2_RX \hideinitializer */
+#define PDMA_UART3_TX    10UL /*!<DMA Connect to UART3_TX \hideinitializer */
+#define PDMA_UART3_RX    11UL /*!<DMA Connect to UART3_RX \hideinitializer */
+#define PDMA_UART4_TX    12UL /*!<DMA Connect to UART4_TX \hideinitializer */
+#define PDMA_UART4_RX    13UL /*!<DMA Connect to UART4_RX \hideinitializer */
+#define PDMA_UART5_TX    14UL /*!<DMA Connect to UART5_TX \hideinitializer */
+#define PDMA_UART5_RX    15UL /*!<DMA Connect to UART5_RX \hideinitializer */
+#define PDMA_UART6_TX    16UL /*!<DMA Connect to USCI0_TX \hideinitializer */
+#define PDMA_UART6_RX    17UL /*!<DMA Connect to USCI0_RX \hideinitializer */
+#define PDMA_UART7_TX    18UL /*!<DMA Connect to USCI1_TX \hideinitializer */
+#define PDMA_UART7_RX    19UL /*!<DMA Connect to USCI1_RX \hideinitializer */
+#define PDMA_SPI0_TX     20UL /*!<DMA Connect to SPI0_TX \hideinitializer */
+#define PDMA_SPI0_RX     21UL /*!<DMA Connect to SPI0_RX \hideinitializer */
+#define PDMA_SPI1_TX     22UL /*!<DMA Connect to SPI1_TX \hideinitializer */
+#define PDMA_SPI1_RX     23UL /*!<DMA Connect to SPI1_RX \hideinitializer */
+#define PDMA_SPI2_TX     24UL /*!<DMA Connect to SPI2_TX \hideinitializer */
+#define PDMA_SPI2_RX     25UL /*!<DMA Connect to SPI2_RX \hideinitializer */
+#define PDMA_UART8_TX     26UL /*!<DMA Connect to SPI3_TX \hideinitializer */
+#define PDMA_UART8_RX     27UL /*!<DMA Connect to SPI3_RX \hideinitializer */
+#define PDMA_UART9_TX     28UL /*!<DMA Connect to SPI4_TX \hideinitializer */
+#define PDMA_UART9_RX     29UL /*!<DMA Connect to SPI4_RX \hideinitializer */
+#define PDMA_EPWM0_P1_RX  32UL /*!<DMA Connect to EPWM0_P1 \hideinitializer */
+#define PDMA_EPWM0_P2_RX  33UL /*!<DMA Connect to EPWM0_P2 \hideinitializer */
+#define PDMA_EPWM0_P3_RX  34UL /*!<DMA Connect to EPWM0_P3 \hideinitializer */
+#define PDMA_EPWM1_P1_RX  35UL /*!<DMA Connect to EPWM1_P1 \hideinitializer */
+#define PDMA_EPWM1_P2_RX  36UL /*!<DMA Connect to EPWM1_P2 \hideinitializer */
+#define PDMA_EPWM1_P3_RX  37UL /*!<DMA Connect to PWM1_P3 \hideinitializer */
+#define PDMA_I2C0_TX     38UL /*!<DMA Connect to I2C0_TX \hideinitializer */
+#define PDMA_I2C0_RX     39UL /*!<DMA Connect to I2C0_RX \hideinitializer */
+#define PDMA_I2C1_TX     40UL /*!<DMA Connect to I2C1_TX \hideinitializer */
+#define PDMA_I2C1_RX     41UL /*!<DMA Connect to I2C1_RX \hideinitializer */
+#define PDMA_I2C2_TX     42UL /*!<DMA Connect to I2C2_TX \hideinitializer */
+#define PDMA_I2C2_RX     43UL /*!<DMA Connect to I2C2_RX \hideinitializer */
+#define PDMA_I2C3_TX     44UL
+#define PDMA_I2C3_RX     45UL
+//#define PDMA_I2S0_TX     44UL /*!<DMA Connect to I2S0_TX \hideinitializer */
+//#define PDMA_I2S0_RX     45UL /*!<DMA Connect to I2S0_RX \hideinitializer */
+#define PDMA_TMR0        46UL /*!<DMA Connect to TMR0 \hideinitializer */
+#define PDMA_TMR1        47UL /*!<DMA Connect to TMR1 \hideinitializer */
+#define PDMA_TMR2        48UL /*!<DMA Connect to TMR2 \hideinitializer */
+#define PDMA_TMR3        49UL /*!<DMA Connect to TMR3 \hideinitializer */
+#define PDMA_ADC_RX      50UL /*!<DMA Connect to ADC_RX \hideinitializer */
+#define PDMA_DAC0_TX     51UL /*!<DMA Connect to DAC0_TX \hideinitializer */
+#define PDMA_DAC1_TX     52UL /*!<DMA Connect to DAC1_TX \hideinitializer */
+#define EPWM0_CH0_TX      53UL /*!<DMA Connect to EPWM0_CH0_TX \hideinitializer */
+#define EPWM0_CH1_TX      54UL /*!<DMA Connect to EPWM0_CH1_TX \hideinitializer */
+#define EPWM0_CH2_TX      55UL /*!<DMA Connect to EPWM0_CH2_TX \hideinitializer */
+#define EPWM0_CH3_TX      56UL /*!<DMA Connect to EPWM0_CH3_TX \hideinitializer */
+#define EPWM0_CH4_TX      57UL /*!<DMA Connect to EPWM0_CH4_TX \hideinitializer */
+#define EPWM0_CH5_TX      58UL /*!<DMA Connect to EPWM0_CH5_TX \hideinitializer */
+#define EPWM1_CH0_TX      59UL /*!<DMA Connect to EPWM1_CH0_TX \hideinitializer */
+#define EPWM1_CH1_TX      60UL /*!<DMA Connect to EPWM1_CH1_TX \hideinitializer */
+#define EPWM1_CH2_TX      61UL /*!<DMA Connect to EPWM1_CH2_TX \hideinitializer */
+#define EPWM1_CH3_TX      62UL /*!<DMA Connect to EPWM1_CH3_TX \hideinitializer */
+#define EPWM1_CH4_TX      63UL /*!<DMA Connect to EPWM1_CH4_TX \hideinitializer */
+#define EPWM1_CH5_TX      64UL /*!<DMA Connect to EPWM1_CH5_TX \hideinitializer */
+
+
+// For PDMA Data Flow Test
+enum {
+	PDMA_M2M_TEST = 0,
+	PDMA_UART1_TEST,
+	PDMA_UART2_TEST,
+	PDMA_UART3_TEST,
+	PDMA_UART4_TEST,
+	PDMA_UART5_TEST,
+	PDMA_UART6_TEST,
+	PDMA_UART7_TEST,
+	PDMA_UART8_TEST,
+	PDMA_UART9_TEST,
+	PDMA_QSPI0_TEST,
+	PDMA_SPI0_TEST,
+	PDMA_SPI1_TEST,
+	PDMA_I2C0_I2C1_TEST,
+	PDMA_I2C2_I2C3_TEST,
+	PDMA_TEST_CNT
+};
+
+extern int  pdma_pass_cnt[PDMA_TEST_CNT];
+extern int  pdma_err_cnt[PDMA_TEST_CNT];
+
+#define PDMA_UART_TEST_LEN         (1024)
+#define PDMA_UART_SLEEP_TIME       (100)
+
+#define PDAM_SPI_DIVIDER           (4)           // SPI clock is 12M/(PDAM_SPI_DIVIDER+1)
+#define PDMA_SPI_TEST_LEN          (1024)
+#define PDMA_SLEEP_TIME            (50)
+
+#define PDMA_I2C_TEST_LEN          (384)
+
+
+/**@}*/ /* PDMA_CONST */
+/**@}*/ /* end of PDMA register group */
+/**@}*/ /* end of REGISTER group */
+
+#if defined ( __CC_ARM   )
+#pragma no_anon_unions
+#endif
+
+#endif /* __PDMA_REG_H__ */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm0.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm0.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm0.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm0.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,38 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-pwm0.h
+ *
+ * Copyright (c) 2018 Nuvoton Technology Corp.
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_PWM0_H
+#define __ASM_ARCH_REGS_PWM0_H
+
+/* PWM Registers */
+
+#define PWM0_BA			NUC980_VA_PWM0
+#define REG_PWM_PPR		(PWM0_BA+0x00)
+#define REG_PWM_CSR		(PWM0_BA+0x04)
+#define REG_PWM_PCR		(PWM0_BA+0x08)
+#define REG_PWM_CNR0		(PWM0_BA+0x0C)
+#define REG_PWM_CMR0		(PWM0_BA+0x10)
+#define REG_PWM_PDR0		(PWM0_BA+0x14)
+#define REG_PWM_CNR1		(PWM0_BA+0x18)
+#define REG_PWM_CMR1		(PWM0_BA+0x1C)
+#define REG_PWM_PDR1		(PWM0_BA+0x20)
+#define REG_PWM_CNR2		(PWM0_BA+0x24)
+#define REG_PWM_CMR2		(PWM0_BA+0x28)
+#define REG_PWM_PDR2		(PWM0_BA+0x2C)
+#define REG_PWM_CNR3		(PWM0_BA+0x30)
+#define REG_PWM_CMR3		(PWM0_BA+0x34)
+#define REG_PWM_PDR3		(PWM0_BA+0x38)
+#define REG_PWM_PIER		(PWM0_BA+0x3C)
+#define REG_PWM_PIIR		(PWM0_BA+0x40)
+
+#endif /*  __ASM_ARCH_REGS_PWM0_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm1.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm1.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm1.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm1.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,38 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-pwm1.h
+ *
+ * Copyright (c) 2018 Nuvoton Technology Corp.
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_PWM1_H
+#define __ASM_ARCH_REGS_PWM1_H
+
+/* PWM Registers */
+
+#define PWM1_BA			NUC980_VA_PWM1
+#define REG_PWM_PPR		(PWM1_BA+0x00)
+#define REG_PWM_CSR		(PWM1_BA+0x04)
+#define REG_PWM_PCR		(PWM1_BA+0x08)
+#define REG_PWM_CNR0		(PWM1_BA+0x0C)
+#define REG_PWM_CMR0		(PWM1_BA+0x10)
+#define REG_PWM_PDR0		(PWM1_BA+0x14)
+#define REG_PWM_CNR1		(PWM1_BA+0x18)
+#define REG_PWM_CMR1		(PWM1_BA+0x1C)
+#define REG_PWM_PDR1		(PWM1_BA+0x20)
+#define REG_PWM_CNR2		(PWM1_BA+0x24)
+#define REG_PWM_CMR2		(PWM1_BA+0x28)
+#define REG_PWM_PDR2		(PWM1_BA+0x2C)
+#define REG_PWM_CNR3		(PWM1_BA+0x30)
+#define REG_PWM_CMR3		(PWM1_BA+0x34)
+#define REG_PWM_PDR3		(PWM1_BA+0x38)
+#define REG_PWM_PIER		(PWM1_BA+0x3C)
+#define REG_PWM_PIIR		(PWM1_BA+0x40)
+
+#endif /*  __ASM_ARCH_REGS_PWM1_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-pwm.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,39 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-pwm.h
+ *
+ * Copyright (c) 2017 Nuvoton Technology Corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_PWM_H
+#define __ASM_ARCH_REGS_PWM_H
+
+/* PWM Registers */
+
+#define PWM0_BA			NUC980_VA_PWM0
+#define PWM1_BA			NUC980_VA_PWM1
+#define REG_PWM_PPR		(PWM_BA+0x00)
+#define REG_PWM_CSR		(PWM_BA+0x04)
+#define REG_PWM_PCR		(PWM_BA+0x08)
+#define REG_PWM_CNR0		(PWM_BA+0x0C)
+#define REG_PWM_CMR0		(PWM_BA+0x10)
+#define REG_PWM_PDR0		(PWM_BA+0x14)
+#define REG_PWM_CNR1		(PWM_BA+0x18)
+#define REG_PWM_CMR1		(PWM_BA+0x1C)
+#define REG_PWM_PDR1		(PWM_BA+0x20)
+#define REG_PWM_CNR2		(PWM_BA+0x24)
+#define REG_PWM_CMR2		(PWM_BA+0x28)
+#define REG_PWM_PDR2		(PWM_BA+0x2C)
+#define REG_PWM_CNR3		(PWM_BA+0x30)
+#define REG_PWM_CMR3		(PWM_BA+0x34)
+#define REG_PWM_PDR3		(PWM_BA+0x38)
+#define REG_PWM_PIER		(PWM_BA+0x3C)
+#define REG_PWM_PIIR		(PWM_BA+0x40)
+
+#endif /*  __ASM_ARCH_REGS_PWM_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-sc.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-sc.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-sc.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-sc.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,236 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-sc.h
+ *
+ * Copyright (c) 2018 Nuvoton Technology Corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_SC_H
+#define __ASM_ARCH_REGS_SC_H
+
+/* SC Registers */
+
+#define SC0_BA			NUC980_VA_SC0
+#define SC1_BA			NUC980_VA_SC1
+#define REG_SC_DAT		0x00
+#define REG_SC_CTL		0x04
+#define REG_SC_ALTCTL		0x08
+#define REG_SC_EGT		0x0C
+#define REG_SC_RXTOUT		0x10
+#define REG_SC_ETUCTL		0x14
+#define REG_SC_INTEN		0x18
+#define REG_SC_INTSTS		0x1C
+#define REG_SC_STATUS		0x20
+#define REG_SC_PINCTL		0x24
+#define REG_SC_TMRCTL0		0x28
+#define REG_SC_TMRCTL1		0x2C
+#define REG_SC_TMRCTL2		0x30
+#define REG_SC_UARTCTL		0x34
+
+#define SC_CTL_SYNC		0x40000000
+#define SC_CTL_CDLV		0x04000000
+#define SC_CTL_TXRTYEN		0x00800000
+#define SC_CTL_TXRTY		0x00700000
+#define SC_CTL_RXRTYEN		0x00080000
+#define SC_CTL_RXRTY		0x00070000
+#define SC_CTL_NSB		0x00008000
+#define SC_CTL_TMRSEL		0x00006000
+#define SC_CTL_BGT		0x00001F00
+#define SC_CTL_RXTRGLV		0x000000C0
+#define SC_CTL_AUTOCEN		0x00000008
+#define SC_CTL_TXOFF		0x00000004
+#define SC_CTL_RXOFF		0x00000002
+#define SC_CTL_SCEN		0x00000001
+
+#define SC_ALTCTL_ADACEN	0x00000800
+#define SC_ALTCTL_INITSEL	0x00000300
+#define SC_ALTCTL_CNTEN2	0x00000080
+#define SC_ALTCTL_CNTEN1	0x00000040
+#define SC_ALTCTL_CNTEN0	0x00000020
+#define SC_ALTCTL_WARSTEN	0x00000010
+#define SC_ALTCTL_ACTEN		0x00000008
+#define SC_ALTCTL_DACTEN	0x00000004
+#define SC_ALTCTL_RXRST		0x00000002
+#define SC_ALTCTL_TXRST		0x00000001
+
+#define SC_INTEN_ACERRIEN	0x00000400
+#define SC_INTEN_RXTOIEN	0x00000200
+#define SC_INTEN_INITIEN	0x00000100
+#define SC_INTEN_CDIEN		0x00000080
+#define SC_INTEN_TMR2IEN	0x00000020
+#define SC_INTEN_TMR1IEN	0x00000010
+#define SC_INTEN_TMR0IEN	0x00000008
+#define SC_INTEN_TERRIEN	0x00000004
+#define SC_INTEN_TBEIEN		0x00000002
+#define SC_INTEN_RDAIEN		0x00000001
+
+#define SC_INTSTS_ACERRIF	0x00000400
+#define SC_INTSTS_RXTOIF	0x00000200
+#define SC_INTSTS_INITIF	0x00000100
+#define SC_INTSTS_CDIF		0x00000080
+#define SC_INTSTS_TMR2IF	0x00000020
+#define SC_INTSTS_TMR1IF	0x00000010
+#define SC_INTSTS_TMR0IF	0x00000008
+#define SC_INTSTS_TERRIF	0x00000004
+#define SC_INTSTS_TBEIF		0x00000002
+#define SC_INTSTS_RDAIF		0x00000001
+
+#define SC_STATUS_TXOVERR	0x40000000
+#define SC_STATUS_TXRERR	0x20000000
+#define SC_STATUS_RXOVERR	0x00400000
+#define SC_STATUS_RXRERR	0x00200000
+#define SC_STATUS_CDPINSTS	0x00002000
+#define SC_STATUS_CINSERT	0x00001000
+#define SC_STATUS_CREMOVE	0x00000800
+#define SC_STATUS_TXFULL	0x00000400
+#define SC_STATUS_TXEMPTY	0x00000200
+#define SC_STATUS_TXOV		0x00000100
+#define SC_STATUS_BEF		0x00000040
+#define SC_STATUS_FEF		0x00000020
+#define SC_STATUS_PEF		0x00000010
+#define SC_STATUS_RXFULL	0x00000004
+#define SC_STATUS_RXEMPTY	0x00000002
+#define SC_STATUS_RXOV		0x00000001
+
+#define SC_PINCTL_SYNC		0x40000000
+#define SC_PINCTL_RSTSTS	0x00040000
+#define SC_PINCTL_PWRINV	0x00000800
+#define SC_PINCTL_SCDOUT	0x00000200
+#define SC_PINCTL_CLKKEEP	0x00000040
+#define SC_PINCTL_SCRST		0x00000002
+#define SC_PINCTL_PWREN		0x00000001
+
+/* Return values */
+#define ATR_OK		0	/* ATR could be parsed and data returned */
+#define ATR_NOT_FOUND	1	/* Data not present in ATR */
+#define ATR_MALFORMED	2	/* ATR could not be parsed */
+#define ATR_IO_ERROR	3	/* I/O stream error */
+
+/* Paramenters */
+#define ATR_MAX_SIZE		33	/* Maximum size of ATR byte array */
+#define ATR_MAX_HISTORICAL	15	/* Maximum number of historical bytes */
+#define ATR_MAX_PROTOCOLS	7	/* Maximun number of protocols */
+#define ATR_MAX_IB		4	/* Maximum number of interface bytes per protocol */
+#define ATR_CONVENTION_DIRECT	0	/* Direct convention */
+#define ATR_CONVENTION_INVERSE	1	/* Inverse convention */
+#define ATR_PROTOCOL_TYPE_T0	0	/* Protocol type T=0 */
+#define ATR_PROTOCOL_TYPE_T1	1	/* Protocol type T=1 */
+#define ATR_PROTOCOL_TYPE_T2	2	/* Protocol type T=2 */
+#define ATR_PROTOCOL_TYPE_T3	3	/* Protocol type T=3 */
+#define ATR_PROTOCOL_TYPE_T14	14	/* Protocol type T=14 */
+#define ATR_INTERFACE_BYTE_TA	0	/* Interface byte TAi */
+#define ATR_INTERFACE_BYTE_TB	1	/* Interface byte TBi */
+#define ATR_INTERFACE_BYTE_TC	2	/* Interface byte TCi */
+#define ATR_INTERFACE_BYTE_TD	3	/* Interface byte TDi */
+#define ATR_PARAMETER_F		0	/* Parameter F */
+#define ATR_PARAMETER_D		1	/* Parameter D */
+#define ATR_PARAMETER_I		2	/* Parameter I */
+#define ATR_PARAMETER_P		3	/* Parameter P */
+#define ATR_PARAMETER_N		4	/* Parameter N */
+#define ATR_INTEGER_VALUE_FI	0	/* Integer value FI */
+#define ATR_INTEGER_VALUE_DI	1	/* Integer value DI */
+#define ATR_INTEGER_VALUE_II	2	/* Integer value II */
+#define ATR_INTEGER_VALUE_PI1	3	/* Integer value PI1 */
+#define ATR_INTEGER_VALUE_N	4	/* Integer value N */
+#define ATR_INTEGER_VALUE_PI2	5	/* Integer value PI2 */
+
+/* Default values for paramenters */
+#define ATR_DEFAULT_F	372
+#define ATR_DEFAULT_D	1
+#define ATR_DEFAULT_I	50
+#define ATR_DEFAULT_N	0
+#define ATR_DEFAULT_P	5
+
+#define SC_INTF		2
+#define MAX_LEN		300	// This is larger than MAC T1 block size 271
+
+typedef struct {
+
+	unsigned char IFSC;	///< Current information field size that can be transmitted
+	unsigned char IFSD;	///< Current information field size we can receive
+	unsigned char IBLOCK_REC;	///< Record if received I-block was sent correctly from ICC
+	unsigned char RSN;	///< The 'number' of received I-Blocks
+	unsigned char SSN;	///< The 'number' of sent I-Blocks as defined in ISO 7816-3
+	unsigned char WTX;	///< Waiting time extension requested by the smart card, This value should be used by the driver to extend block waiting time
+} T1_DATA;
+
+typedef struct {
+	unsigned int Lc;	///< Number of data bytes in this request
+	unsigned int Le;	///< Number of expected bytes from the card
+
+} T0_DATA;
+
+typedef struct {
+	unsigned int length;
+	char TS;
+	char T0;
+	struct {
+		char value;
+		char present;
+	} ib[ATR_MAX_PROTOCOLS][ATR_MAX_IB], TCK;
+	unsigned int pn;
+	char hb[ATR_MAX_HISTORICAL];
+	unsigned int hbn;
+} ATR_t;
+
+struct nuc980_sc {
+	//spinlock_t lock;
+	struct mutex lock;
+	struct pinctrl *pinctrl;
+	struct clk *clk;
+	struct clk *eclk;
+	wait_queue_head_t wq;
+	int open;
+	int protocol;		// T0, T1
+	int intf;		// 0, 1
+	int minor;		// dynamic allocate device minor number
+	struct resource *res;
+	void __iomem *base;	// reg base
+	char rbuf[MAX_LEN];	// recv data from card
+	int rhead;		// last rx data
+	int rtail;		// first rx data
+	int rlen;		// expect receive length (from user application layer)
+	char tbuf[MAX_LEN];	// tx data to card
+	int tcnt;		// total tx data len
+	int toffset;		// current tx data offset
+	char atrbuf[ATR_MAX_SIZE];	// ATR from card
+	ATR_t atr;
+	int atrlen;		// ATR length
+	int act;		// Card activated
+	int err;		// Last error code. 0 means no error
+	int cdlvl;		// CD lvl
+	int pwrinv;		// power level inverse
+	int state;		// idle, read, write, atr, (removed?), (acted?)
+	int F;
+	int D;
+	int N;
+	int irq;		// IRQ number
+	/** T=0 specific data */
+	struct {
+		u8 WI;		///< Waiting integer
+		u32 WT;		///< Waiting time in ETU
+	} T0;
+
+	/** T=1 specific data */
+	struct {
+		u8 IFSC;	///< Information field size of card
+		u8 CWI;		///< Character waiting integer
+		u8 BWI;		///< Block waiting integer
+		u8 EDC;		///< Error detection code
+		u8 ChkSum;
+		u32 CWT;	///< Character and block waiting time in ETU
+		u32 BWT;	///< Character and block waiting time in ETU
+		u32 WTX;	///< Block guarding time in micro seconds
+	} T1;
+
+	T0_DATA T0_dat;		///< Data for T=0
+	T1_DATA T1_dat;		///< Data for T=1
+};
+
+#endif /*  __ASM_ARCH_REGS_SC_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-sdh.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-sdh.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-sdh.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-sdh.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,122 @@
+/* linux/include/asm-arm/arch-nuc980/regs-sdh.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_SDH_H
+#define __ASM_ARCH_REGS_SDH_H
+
+#define SDH_BA              NUC980_VA_SDH   /* SD/SDIO Host Controller */
+
+/* DMAC Control Registers*/
+#define REG_SDH_FB0         (SDH_BA+0x000)  /* DMAC Control and Status Register */
+#define REG_DMACCSR         (SDH_BA+0x400)  /* DMAC Control and Status Register */
+#define REG_DMACSAR2        (SDH_BA+0x408)  /* DMAC Transfer Starting Address Register */
+#define REG_DMACBCR         (SDH_BA+0x40C)  /* DMAC Transfer Byte Count Register */
+#define REG_DMACIER         (SDH_BA+0x410)  /* DMAC Interrupt Enable Register */
+#define REG_DMACISR         (SDH_BA+0x414)  /* DMAC Interrupt Status Register */
+
+#define REG_FMICSR          (SDH_BA+0x800)  /* Global Control and Status Register */
+#define REG_FMIIER          (SDH_BA+0x804)  /* Global Interrupt Control Register */
+#define REG_FMIISR          (SDH_BA+0x808)  /* Global Interrupt Status Register */
+
+/* Secure Digit Registers */
+#define REG_SDCSR           (SDH_BA+0x820)  /* SD control and status register */
+#define REG_SDARG           (SDH_BA+0x824)  /* SD command argument register */
+#define REG_SDIER           (SDH_BA+0x828)  /* SD interrupt enable register */
+#define REG_SDISR           (SDH_BA+0x82C)  /* SD interrupt status register */
+#define REG_SDRSP0          (SDH_BA+0x830)  /* SD receive response token register 0 */
+#define REG_SDRSP1          (SDH_BA+0x834)  /* SD receive response token register 1 */
+#define REG_SDBLEN          (SDH_BA+0x838)  /* SD block length register */
+#define REG_SDTMOUT         (SDH_BA+0x83C)  /* SD block length register */
+#define REG_SDECR           (SDH_BA+0x840)  /* SD extended control register */
+
+/* Flash buffer 0 registers */
+#define FB0_BASE_ADDR       (SDH_BA+0x000)
+#define FB0_SIZE            0x80
+
+#define DMA_BLOCK_SIZE      0x200
+#define SD_BLOCK_SIZE       0x200
+
+/* FMI Global Control and Status Register(FMICSR) */
+#define FMICSR_SW_RST       (1)
+#define FMICSR_SD_EN        (1<<1)
+
+/* FMI Global Interrupt Control Register(FMIIER) */
+#define FMIIER_DTA_IE       (1)
+
+/* FMI Global Interrupt Status Register (FMIISR) */
+#define FMIISR_DTA_IF       (1)
+
+/* SD Control and Status Register (SDCSR) */
+#define SDCSR_CO_EN         (1)
+#define SDCSR_RI_EN         (1<<1)
+#define SDCSR_DI_EN         (1<<2)
+#define SDCSR_DO_EN         (1<<3)
+#define SDCSR_R2_EN         (1<<4)
+#define SDCSR_CLK74_OE      (1<<5)
+#define SDCSR_CLK8_OE       (1<<6)
+#define SDCSR_CLK_KEEP0     (1<<7)
+#define SDCSR_SW_RST        (1<<14)
+#define SDCSR_DBW           (1<<15)
+#define SDCSR_CLK_KEEP1     (1<<31)
+
+/* SD Interrupt Control Register (SDIER) */
+#define SDIER_BLKD_IE       (1)
+#define SDIER_CRC_IE        (1<<1)
+#define SDIER_CD0_IE        (1<<8)
+#define SDIER_CD1_IE        (1<<9)
+#define SDIER_SDIO0_IE      (1<<10)
+#define SDIER_SDIO1_IE      (1<<11)
+#define SDIER_RITO_IE       (1<<12)
+#define SDIER_DITO_IE       (1<<13)
+#define SDIER_WKUP_EN       (1<<14)
+#define SDIER_CD0SRC        (1<<30)
+#define SDIER_CD1SRC        (1<<31)
+
+/* SD Interrupt Status Register (SDISR) */
+#define SDISR_BLKD_IF       (1)
+#define SDISR_CRC_IF        (1<<1)
+#define SDISR_CRC_7         (1<<2)
+#define SDISR_CRC_16        (1<<3)
+#define SDISR_SDDAT0        (1<<7)
+#define SDISR_CD0_IF        (1<<8)
+#define SDISR_CD1_IF        (1<<9)
+#define SDISR_SDIO0_IF      (1<<10)
+#define SDISR_SDIO1_IF      (1<<11)
+#define SDISR_RITO_IF       (1<<12)
+#define SDISR_DITO_IF       (1<<13)
+#define SDISR_CDPS0         (1<<16)
+#define SDISR_CDPS1         (1<<17)
+#define SDISR_SD0DAT1       (1<<18)
+#define SDISR_SD1DAT1       (1<<19)
+
+/* DMAC Control and Status Register (DMACCSR) */
+#define DMACCSR_DMACEN      (1)
+#define DMACCSR_SW_RST      (1<<1)
+#define DMACCSR_SG_EN1      (1<<2)
+#define DMACCSR_SG_EN2      (1<<3)
+#define DMACCSR_ATA_BUSY    (1<<8)
+#define DMACCSR_FMI_BUSY    (1<<9)
+
+/* DMAC Interrupt Enable Register (DMACIER) */
+#define DMACIER_TABORT_IE   (1)
+#define DMACIER_WEOT_IE     (1<<1)
+
+/* DMAC Interrupt Status Register (DMACISR) */
+#define DMACISR_TABORT_IF   (1)
+#define DMACISR_WEOT_IF     (1<<1)
+
+/* DMAC BIST Control and Status Register (DMACBIST) */
+#define DMACBIST_BIST_EN    (1)
+#define DMACBIST_FINISH     (1<<1)
+#define DMACBIST_FAILED     (1<<2)
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-serial.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-serial.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-serial.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-serial.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,76 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-serial.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARM_REGS_SERIAL_H
+#define __ASM_ARM_REGS_SERIAL_H
+
+#define UART0_BA	(NUC980_VA_UART0)
+#define UART1_BA	(NUC980_VA_UART1)
+#define UART2_BA	(NUC980_VA_UART2)
+#define UART3_BA	(NUC980_VA_UART3)
+#define UART4_BA	(NUC980_VA_UART4)
+#define UART5_BA	(NUC980_VA_UART5)
+#define UART6_BA	(NUC980_VA_UART6)
+#define UART7_BA	(NUC980_VA_UART7)
+#define UART8_BA	(NUC980_VA_UART8)
+#define UART9_BA	(NUC980_VA_UART9)
+
+#define UART0_PA	(NUC980_PA_UART0)
+#define UART1_PA	(NUC980_PA_UART1)
+#define UART2_PA	(NUC980_PA_UART2)
+#define UART3_PA	(NUC980_PA_UART3)
+#define UART4_PA	(NUC980_PA_UART4)
+#define UART5_PA	(NUC980_PA_UART5)
+#define UART6_PA	(NUC980_PA_UART6)
+#define UART7_PA	(NUC980_PA_UART7)
+#define UART8_PA	(NUC980_PA_UART8)
+#define UART9_PA	(NUC980_PA_UART9)
+
+struct uart_port;
+struct plat_nuc980serial_port {
+	unsigned long iobase;	/* io base address */
+	void __iomem *membase;	/* ioremap cookie or NULL */
+	resource_size_t mapbase;	/* resource base */
+	unsigned int irq;	/* interrupt number */
+	unsigned int uartclk;	/* UART clock rate */
+	void *private_data;
+	unsigned int (*serial_in) (struct uart_port *, int);
+	void (*serial_out) (struct uart_port *, int, int);
+};
+
+#ifndef __ASSEMBLY__
+
+struct nuc980_uart_clksrc {
+	const char *name;
+	unsigned int divisor;
+	unsigned int min_baud;
+	unsigned int max_baud;
+};
+
+struct nuc980_uartcfg {
+	unsigned char hwport;
+	unsigned char unused;
+	unsigned short flags;
+	unsigned long uart_flags;
+
+	unsigned long ucon;
+	unsigned long ulcon;
+	unsigned long ufcon;
+
+	struct nuc980_uart_clksrc *clocks;
+	unsigned int clocks_size;
+};
+
+#endif /* __ASSEMBLY__ */
+
+#endif /* __ASM_ARM_REGS_SERIAL_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-timer.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-timer.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-timer.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-timer.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,33 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-timer.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_TIMER_H
+#define __ASM_ARCH_REGS_TIMER_H
+
+#define TIMER0			NUC980_VA_TIMER01
+#define TIMER1			(NUC980_VA_TIMER01 + 0x100)
+#define TIMER2			NUC980_VA_TIMER23
+#define TIMER3			(NUC980_VA_TIMER23 + 0x100)
+#define TIMER4			NUC980_VA_TIMER45
+#define TIMER5			(NUC980_VA_TIMER45 + 0x100)
+
+#define REG_TIMER_CTL(x)	(void __iomem *)((x) + 0x00)
+#define REG_TIMER_PRECNT(x)	(void __iomem *)((x) + 0x04)
+#define REG_TIMER_CMPR(x)	(void __iomem *)((x) + 0x08)
+#define REG_TIMER_IER(x)	(void __iomem *)((x) + 0x0C)
+#define REG_TIMER_ISR(x)	(void __iomem *)((x) + 0x10)
+#define REG_TIMER_DR(x)		(void __iomem *)((x) + 0x14)
+#define REG_TIMER_TCAP(x)	(void __iomem *)((x) + 0x18)
+#define REG_TIMER_ECTL(x)	(void __iomem *)((x) + 0x20)
+
+#endif /*  __ASM_ARCH_REGS_TIMER_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-usbd.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-usbd.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-usbd.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-usbd.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,166 @@
+/* linux/arch/arm/mach-nuc980/include/mach/regs-usbd.h
+ *
+ * Copyright (c) 2018 Nuvoton technology corporation
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ */
+
+#ifndef __NUC980_USBD_H
+#define __NUC980_USBD_H
+
+#define USBD_DMA_LEN		0x10000
+#define USB_HIGHSPEED		2
+#define USB_FULLSPEED		1
+
+#define DMA_READ		1
+#define DMA_WRITE		2
+
+#define REG_USBD_GINTSTS		(0x000)
+#define REG_USBD_GINTEN			(0x008)
+#define REG_USBD_BUSINTSTS		(0x010)
+#define REG_USBD_BUSINTEN		(0x014)
+#define REG_USBD_OPER			(0x018)
+#define REG_USBD_FRAMECNT		(0x01C)
+#define REG_USBD_FADDR			(0x020)
+#define REG_USBD_TEST			(0x024)
+#define REG_USBD_CEPDAT			(0x028)
+#define REG_USBD_CEPCTL			(0x02C)
+#define REG_USBD_CEPINTEN		(0x030)
+#define REG_USBD_CEPINTSTS		(0x034)
+#define REG_USBD_CEPTXCNT		(0x038)
+#define REG_USBD_CEPRXCNT		(0x03C)
+#define REG_USBD_CEPDATCNT		(0x040)
+#define REG_USBD_SETUP1_0		(0x044)
+#define REG_USBD_SETUP3_2		(0x048)
+#define REG_USBD_SETUP5_4		(0x04C)
+#define REG_USBD_SETUP7_6		(0x050)
+#define REG_USBD_CEPBUFSTART	(0x054)
+#define REG_USBD_CEPBUFEND		(0x058)
+#define REG_USBD_DMACTL			(0x05C)
+#define REG_USBD_DMACNT			(0x060)
+
+#define REG_USBD_EPA_EPDAT		(0x064)
+#define REG_USBD_EPA_EPINTSTS	(0x068)
+#define REG_USBD_EPA_EPINTEN	(0x06C)
+#define REG_USBD_EPA_EPDATCNT	(0x070)
+#define REG_USBD_EPA_EPRSPCTL	(0x074)
+#define REG_USBD_EPA_EPMPS		(0x078)
+#define REG_USBD_EPA_EPTXCNT	(0x07C)
+#define REG_USBD_EPA_EPCFG		(0x080)
+#define REG_USBD_EPA_EPBUFSTART	(0x084)
+#define REG_USBD_EPA_EPBUFEND	(0x088)
+
+#define REG_USBD_DMAADDR		(0x700)
+#define REG_USBD_PHYCTL			(0x704)
+
+
+#define USBD_GINTSTS_USBIF         (0x1ul << 0)
+#define USBD_GINTSTS_CEPIF         (0x1ul << 1)
+#define USBD_GINTSTS_EPIF          (0xffful << 2)
+
+#define USBD_BUSINTSTS_SOFIF         (0x1ul << 0)
+#define USBD_BUSINTSTS_RSTIF         (0x1ul << 1)
+#define USBD_BUSINTSTS_RESUMEIF      (0x1ul << 2)
+#define USBD_BUSINTSTS_SUSPENDIF     (0x1ul << 3)
+#define USBD_BUSINTSTS_HISPDIF       (0x1ul << 4)
+#define USBD_BUSINTSTS_DMADONEIF     (0x1ul << 5)
+#define USBD_BUSINTSTS_PHYCLKVLDIF   (0x1ul << 6)
+#define USBD_BUSINTSTS_VBUSDETIF     (0x1ul << 8)
+
+#define USBD_BUSINTEN_SOFIEN         (0x1ul << 0)
+#define USBD_BUSINTEN_RSTIEN         (0x1ul << 1)
+#define USBD_BUSINTEN_RESUMEIEN      (0x1ul << 2)
+#define USBD_BUSINTEN_SUSPENDIEN     (0x1ul << 3)
+#define USBD_BUSINTEN_HISPDIEN       (0x1ul << 4)
+#define USBD_BUSINTEN_DMADONEIEN     (0x1ul << 5)
+#define USBD_BUSINTEN_PHYCLKVLDIEN   (0x1ul << 6)
+#define USBD_BUSINTEN_VBUSDETIEN     (0x1ul << 8)
+
+#define USBD_CEPINTSTS_SETUPTKIF     (0x1ul << 0)
+#define USBD_CEPINTSTS_SETUPPKIF     (0x1ul << 1)
+#define USBD_CEPINTSTS_OUTTKIF       (0x1ul << 2)
+#define USBD_CEPINTSTS_INTKIF        (0x1ul << 3)
+#define USBD_CEPINTSTS_PINGIF        (0x1ul << 4)
+#define USBD_CEPINTSTS_TXPKIF        (0x1ul << 5)
+#define USBD_CEPINTSTS_RXPKIF        (0x1ul << 6)
+#define USBD_CEPINTSTS_NAKIF         (0x1ul << 7)
+#define USBD_CEPINTSTS_STALLIF       (0x1ul << 8)
+#define USBD_CEPINTSTS_ERRIF         (0x1ul << 9)
+#define USBD_CEPINTSTS_STSDONEIF     (0x1ul << 10)
+#define USBD_CEPINTSTS_BUFFULLIF     (0x1ul << 11)
+#define USBD_CEPINTSTS_BUFEMPTYIF    (0x1ul << 12)
+
+#define USBD_CEPINTEN_SETUPTKIEN     (0x1ul << 0)
+#define USBD_CEPINTEN_SETUPPKIEN     (0x1ul << 1)
+#define USBD_CEPINTEN_OUTTKIEN       (0x1ul << 2)
+#define USBD_CEPINTEN_INTKIEN        (0x1ul << 3)
+#define USBD_CEPINTEN_PINGIEN        (0x1ul << 4)
+#define USBD_CEPINTEN_TXPKIEN        (0x1ul << 5)
+#define USBD_CEPINTEN_RXPKIEN        (0x1ul << 6)
+#define USBD_CEPINTEN_NAKIEN         (0x1ul << 7)
+#define USBD_CEPINTEN_STALLIEN       (0x1ul << 8)
+#define USBD_CEPINTEN_ERRIEN         (0x1ul << 9)
+#define USBD_CEPINTEN_STSDONEIEN     (0x1ul << 10)
+#define USBD_CEPINTEN_BUFFULLIEN     (0x1ul << 11)
+#define USBD_CEPINTEN_BUFEMPTYIEN    (0x1ul << 12)
+
+#define USBD_EPINTSTS_BUFFULLIF      (0x1ul << 0)
+#define USBD_EPINTSTS_BUFEMPTYIF     (0x1ul << 1)
+#define USBD_EPINTSTS_SHORTTXIF      (0x1ul << 2)
+#define USBD_EPINTSTS_TXPKIF         (0x1ul << 3)
+#define USBD_EPINTSTS_RXPKIF         (0x1ul << 4)
+#define USBD_EPINTSTS_OUTTKIF        (0x1ul << 5)
+#define USBD_EPINTSTS_INTKIF         (0x1ul << 6)
+#define USBD_EPINTSTS_PINGIF         (0x1ul << 7)
+#define USBD_EPINTSTS_NAKIF          (0x1ul << 8)
+#define USBD_EPINTSTS_STALLIF        (0x1ul << 9)
+#define USBD_EPINTSTS_NYETIF         (0x1ul << 10)
+#define USBD_EPINTSTS_ERRIF          (0x1ul << 11)
+#define USBD_EPINTSTS_SHORTRXIF      (0x1ul << 12)
+
+#define USBD_PHYCTL_DPPUEN           (0x1ul << 8)
+#define USBD_PHYCTL_PHYEN            (0x1ul << 9)
+#define USBD_PHYCTL_WKEN             (0x1ul << 24)
+#define USBD_PHYCTL_VBUSDET          (0x1ul << 31)
+
+
+/* Define Endpoint feature */
+#define Ep_In				0x01
+#define Ep_Out				0x00
+
+/********************* Bit definition of CEPCTL register **********************/
+#define USB_CEPCTL_NAKCLR               ((uint32_t)0x00000000)      /*!<NAK clear  \hideinitializer */
+#define USB_CEPCTL_STALL                ((uint32_t)0x00000002)      /*!<Stall  \hideinitializer */
+#define USB_CEPCTL_ZEROLEN              ((uint32_t)0x00000004)      /*!<Zero length packet  \hideinitializer */
+#define USB_CEPCTL_FLUSH                ((uint32_t)0x00000008)      /*!<CEP flush  \hideinitializer */
+
+/********************* Bit definition of EPxRSPCTL register **********************/
+#define USB_EP_RSPCTL_FLUSH             ((uint32_t)0x00000001)      /*!<Buffer Flush  \hideinitializer */
+#define USB_EP_RSPCTL_MODE_AUTO         ((uint32_t)0x00000000)      /*!<Auto-Validate Mode  \hideinitializer */
+#define USB_EP_RSPCTL_MODE_MANUAL       ((uint32_t)0x00000002)      /*!<Manual-Validate Mode  \hideinitializer */
+#define USB_EP_RSPCTL_MODE_FLY          ((uint32_t)0x00000004)      /*!<Fly Mode  \hideinitializer */
+#define USB_EP_RSPCTL_MODE_MASK         ((uint32_t)0x00000006)      /*!<Mode Mask  \hideinitializer */
+#define USB_EP_RSPCTL_TOGGLE            ((uint32_t)0x00000008)      /*!<Clear Toggle bit  \hideinitializer */
+#define USB_EP_RSPCTL_HALT              ((uint32_t)0x00000010)      /*!<Endpoint halt  \hideinitializer */
+#define USB_EP_RSPCTL_ZEROLEN           ((uint32_t)0x00000020)      /*!<Zero length packet IN  \hideinitializer */
+#define USB_EP_RSPCTL_SHORTTXEN         ((uint32_t)0x00000040)      /*!<Packet end  \hideinitializer */
+#define USB_EP_RSPCTL_DISBUF            ((uint32_t)0x00000080)      /*!<Disable buffer  \hideinitializer */
+
+/********************* Bit definition of EPxCFG register **********************/
+#define USB_EP_CFG_VALID                ((uint32_t)0x00000001)      /*!<Endpoint Valid  \hideinitializer */
+#define USB_EP_CFG_TYPE_BULK            ((uint32_t)0x00000002)      /*!<Endpoint type - bulk  \hideinitializer */
+#define USB_EP_CFG_TYPE_INT             ((uint32_t)0x00000004)      /*!<Endpoint type - interrupt  \hideinitializer */
+#define USB_EP_CFG_TYPE_ISO             ((uint32_t)0x00000006)      /*!<Endpoint type - isochronous  \hideinitializer */
+#define USB_EP_CFG_TYPE_MASK            ((uint32_t)0x00000006)      /*!<Endpoint type mask  \hideinitializer */
+#define USB_EP_CFG_DIR_OUT              ((uint32_t)0x00000000)      /*!<OUT endpoint  \hideinitializer */
+#define USB_EP_CFG_DIR_IN               ((uint32_t)0x00000008)      /*!<IN endpoint  \hideinitializer */
+
+
+#endif /* __NUC980_USBD_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-vcap.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-vcap.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-vcap.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-vcap.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,143 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-vcap.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+#ifndef __ASM_ARCH_REGS_VCAP_H
+#define __ASM_ARCH_REGS_VCAP_H
+
+#define BIT0	0x00000001
+#define BIT1	0x00000002
+#define BIT2	0x00000004
+#define BIT3	0x00000008
+#define BIT4	0x00000010
+#define BIT5	0x00000020
+#define BIT6	0x00000040
+#define BIT7	0x00000080
+#define BIT8	0x00000100
+#define BIT9	0x00000200
+#define BIT10	0x00000400
+#define BIT11	0x00000800
+#define BIT12	0x00001000
+#define BIT13	0x00002000
+#define BIT14	0x00004000
+#define BIT15	0x00008000
+#define BIT16	0x00010000
+#define BIT17	0x00020000
+#define BIT18	0x00040000
+#define BIT19	0x00080000
+#define BIT20	0x00100000
+#define BIT21	0x00200000
+#define BIT22	0x00400000
+#define BIT23	0x00800000
+#define BIT24	0x01000000
+#define BIT25	0x02000000
+#define BIT26	0x04000000
+#define BIT27	0x08000000
+#define BIT28	0x10000000
+#define BIT29	0x20000000
+#define BIT30	0x40000000
+#define BIT31	0x80000000
+
+#include <mach/map.h>
+
+#define VIDEOIN_BASE	NUC980_VA_VIDEOIN	/* Videoin Control */
+/*
+ VideoIn Control Registers
+*/
+#define REG_VPECTL		(VIDEOIN_BASE + 0x00)	// R/W: Video Pre-processor Control Register
+#define VPRST		BIT24	// Video Pre-processor Reset.
+#define UPDATE		BIT20	// Video-In Update Register at New Frame
+#define CAPONE		BIT16	// Video-In One Shutter
+#define VPRBIST		BIT8	// Video-In One Shutter
+#define PKEN		BIT6	// Packet Output Enable
+#define PNEN		BIT5	// Planar Output Enable
+#define ADDRSW		BIT3	// Packet Buffer Address select
+#define FBMODE		BIT2	// Packet Frame Buffer Control by FSC
+#define VPEEN		BIT0	// Planar Output Enable
+
+#define REG_VPEPAR		(VIDEOIN_BASE + 0x04)	// R/W: Video Pre-processor Parameter Register
+#define VPEBFIN		BIT28	// BIST Finish [Read Only]
+#define BFAIL		NVTBIT(27, 24)	// BIST Fail Flag [Read Only]
+#define FLDID		BIT20	// Field ID [Read Only]
+#define FLD1EN		BIT17	// Field 1 Input Enable
+#define FLD0EN		BIT16	// Field 0 Input Enable
+#define FLDDETP		BIT15	// Field Detect Position
+#define FLDDETM		BIT14	// Field Detect Mode (By HSYNC or input FIELD PIN)
+#define FLDSWAP		BIT13	// Swap Input Field
+#define VSP		BIT10	// Sensor Vsync Polarity.
+#define HSP		BIT9	// Sensor Hsync Polarity
+#define PCLKP		BIT8	// Sensor Pixel Clock Polarity
+#define PNFMT		BIT7	// Planar Output Format
+#define RANGE		BIT6	// Scale Input YUV CCIR601 color range to full range
+#define OUTFMT		NVTBIT(5, 4)	// Image Data Format Output to System Memory.
+#define PDORD		NVTBIT(3, 2)	// Sensor Output Type
+#define SNRTYPE 	BIT1	// device is CCIR601 or CCIR656
+#define INFMT 		BIT0	// Sensor Output Format
+
+#define REG_VPEINT		(VIDEOIN_BASE + 0x08)	// R/W: Video Pre-processor Interrupt  Register
+#define MDINTEN		BIT20	// Motion Detection Interrupt Enable
+#define ADDRMEN		BIT19	// Address Match Interrupt Enable.
+#define MEINTEN		BIT17	// System Memory Error Interrupt Enable.
+#define VINTEN		BIT16	// Video Frame End Interrupt Enable.
+#define MDINT		BIT4	// Motion Detection Output Finsish Interrupt
+#define ADDRMINT	BIT3	// Memory Address Match Interrupt Flag.
+#define MEINT		BIT1	// System Memory Error Interrupt. If read this bit shows 1
+				// Memory Error occurs. Write 0 to clear it.
+#define VINT		BIT0	// Video Frame End Interrupt. If read this bit shows 1,
+				// received a frame complete. Write 0 to clear it.
+
+#define REG_VPEMD  		(VIDEOIN_BASE + 0x10)	// R/W: Motion Detection  Register
+#define MDTHR		NVTBIT(20, 16)	// MD Differential Threshold
+#define MDDF		NVTBIT(11, 10)	// MD Detect Frequence
+#define MDSM		BIT9	// MD Save Mode
+#define MDBS		BIT8	// MD Block Size
+#define MDEN		BIT0	// MD Enable
+#define REG_MDADDR		(VIDEOIN_BASE + 0x14)	// R/W: Motion Detection Output Address Register
+#define REG_MDYADDR	(VIDEOIN_BASE + 0x18)	// R/W: Motion Detection Output Address Register
+#define REG_VPECWSP	(VIDEOIN_BASE + 0x20)	// R/W:  Cropping Window Starting Address Register
+#define CWSPV		NVTBIT(26, 16)	// Cropping Window Vertical Starting Address
+#define CWSPH		NVTBIT(11, 0)	// Cropping Window Horizontal  Starting Address
+#define REG_VPECWS		(VIDEOIN_BASE + 0x24)	// R/W:  Cropping Window Size Register
+#define CWSH		NVTBIT(26, 16)	// Cropping Image Window Height
+#define CWSW		NVTBIT(11, 0)	// Cropping Image Window Width
+#define REG_VPEPKDS		(VIDEOIN_BASE + 0x28)	// R/W  : Packet Scaling Vertical/Horizontal Factor Register
+#define REG_VPEPNDS		(VIDEOIN_BASE + 0x2C)	// R?W  : Planar Scaling Vertical/Horizontal Factor Register
+#define DSVN		NVTBIT(31, 24)	// Scaling Vertical Factor N
+#define DSVM		NVTBIT(23, 16)	// Scaling Vertical Factor M
+#define DSHN		NVTBIT(15, 8)	// Scaling Horizontal Factor N
+#define DSHM		NVTBIT(7, 0)	// Scaling Horizontal Factor M
+#define REG_VPEFRC		(VIDEOIN_BASE + 0x30)	// R/W  : Scaling Frame Rate Factor Register
+#define FRCN		NVTBIT(13, 8)	// Scaling Frame Rate Factor N
+#define FRCM		NVTBIT(5, 0)	// Scaling Frame Rate Factor M
+/*
+#define REG_VWIDTH  		(VIDEOIN_BASE + 0x34)	// R/W  : Frame Output Pixel Straight Width Register
+			#define PNOW		BIT(27, 16)				// Planar Frame Output Pixel Straight Width
+			#define PKOW		BIT(11, 0)				// Packet Frame Output Pixel Straight Width
+*/
+#define REG_VSTRIDE		(VIDEOIN_BASE + 0x34)	// R/W  : Frame Stride Register
+#define PNSTRIDE	NVTBIT(27, 16)	// Planar Frame Stride
+#define PKSTRIDE	NVTBIT(11, 0)	// Packet Frame Stride
+#define REG_VFIFO		(VIDEOIN_BASE + 0x3C)	// R/W  : FIFO threshold Register
+#define FTHP		NVTBIT(27, 24)	// Packet FIFO Threshold
+#define PTHY		NVTBIT(19, 16)	// Planar Y FIFO Threshold
+#define PTHU		NVTBIT(10, 8)	// Planar U FIFO Threshold
+#define PTHV		NVTBIT(2, 0)	// Planar V FIFO Threshold
+#define REG_CMPADDR		(VIDEOIN_BASE + 0x40)	// R/W  : Current Packet System Memory Address Register
+#define REG_CURADDRP		(VIDEOIN_BASE + 0x50)	// R/W  : FIFO threshold Register
+#define REG_CURADDRY		(VIDEOIN_BASE + 0x54)	// R/W  : Current Planar Y System Memory Address Register
+#define REG_CURADDRU		(VIDEOIN_BASE + 0x58)	// R/W  : Current Planar U System Memory Address Register
+#define REG_CURADDRV		(VIDEOIN_BASE + 0x5C)	// R/W  : Current Planar V System Memory Address Register
+#define REG_PACBA0		(VIDEOIN_BASE + 0x60)	// R/W  : System Memory Packet 0 Base Address Register
+#define REG_PACBA1		(VIDEOIN_BASE + 0x64)	// R/W  : System Memory Packet 1 Base Address Register
+#define REG_YBA0		(VIDEOIN_BASE + 0x80)	// R/W  : System Memory Planar Y Base Address Register
+#define REG_UBA0		(VIDEOIN_BASE + 0x84)	// R/W  : System Memory Planar U Base Address Register
+#define REG_VBA0		(VIDEOIN_BASE + 0x88)	// R/W  : System Memory Planar V Base Address Register
+#endif /*  __ASM_ARCH_REGS_VCAP_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-wdt.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-wdt.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-wdt.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-wdt.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,23 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-wdt.h
+ *
+ * Copyright (c) 2018 Nuvoton Technology Corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_WDT_H
+#define __ASM_ARCH_REGS_WDT_H
+
+/* WDT Registers */
+
+#define WDT_BA			NUC980_VA_WDT
+#define REG_WDT_CTL		(WDT_BA+0x00)
+#define REG_WDT_ALTCTL		(WDT_BA+0x04)
+#define REG_WDT_RSTCNT		(WDT_BA+0x08)
+#endif /*  __ASM_ARCH_REGS_WDT_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-wwdt.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-wwdt.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-wwdt.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/regs-wwdt.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,25 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/regs-wwdt.h
+ *
+ * Copyright (c) 2018 Nuvoton Technology Corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_REGS_WWDT_H
+#define __ASM_ARCH_REGS_WWDT_H
+
+/* WWDT Registers */
+
+#define WWDT_BA			NUC980_VA_WWDT
+#define REG_WWDT_RLD		(WWDT_BA+0x00)
+#define REG_WWDT_CR		(WWDT_BA+0x04)
+#define REG_WWDT_SR		(WWDT_BA+0x08)
+#define REG_WWDT_CVR		(WWDT_BA+0x0C)
+
+#endif /*  __ASM_ARCH_REGS_WWDT_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/sram.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/sram.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/sram.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/sram.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,30 @@
+/*
+ * mach/sram.h - nuc980 simple SRAM allocator
+ *
+ * Copyright (C) 2018
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+#ifndef __MACH_SRAM_H
+#define __MACH_SRAM_H
+
+/* ARBITRARY:  SRAM allocations are multiples of this 2^N size */
+#define SRAM_GRANULARITY    512
+
+/*
+ * SRAM allocations return a CPU virtual address, or NULL on error.
+ * If a DMA address is requested and the SRAM supports DMA, its
+ * mapped address is also returned.
+ *
+ * Errors include SRAM memory not being available, and requesting
+ * DMA mapped SRAM on systems which don't allow that.
+ */
+extern void *sram_alloc(size_t len, dma_addr_t *dma);
+extern void sram_free(void *addr, size_t len);
+
+/* Get the struct gen_pool * for use in platform data */
+extern struct gen_pool *sram_get_gen_pool(void);
+
+#endif /* __MACH_SRAM_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/system.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/system.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/system.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/system.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,32 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/system.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#include <linux/io.h>
+#include <asm/proc-fns.h>
+#include <mach/map.h>
+
+static void arch_idle(void)
+{
+}
+
+static void arch_reset(char mode, const char *cmd)
+{
+	if (mode == 's') {
+		/* Jump into ROM at address 0 */
+		//cpu_reset(0);
+		while (1);
+	} else {
+		//__raw_writel(WTE | WTRE | WTCLK, WTCR);
+		while (1);
+	}
+}
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/timex.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/timex.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/timex.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/timex.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,20 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/timex.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_TIMEX_H
+#define __ASM_ARCH_TIMEX_H
+
+/* Not used */
+#define CLOCK_TICK_RATE 12000000
+
+#endif /* __ASM_ARCH_TIMEX_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/uncompress.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/uncompress.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/uncompress.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/uncompress.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,46 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/uncompress.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_UNCOMPRESS_H
+#define __ASM_ARCH_UNCOMPRESS_H
+
+/* Defines for UART registers */
+
+#include <mach/regs-serial.h>
+#include <mach/map.h>
+#include <linux/serial_reg.h>
+
+#define arch_decomp_wdog()
+
+#define UART_FIFOSTS	6
+#define TX_DONE		(0x10400000)
+static volatile u32 *uart_base = (u32 *) UART0_PA;
+
+static void putc(int ch)
+{
+	/* Check THRE and TEMT bits before we transmit the character.
+	 */
+	while ((uart_base[UART_FIFOSTS] & TX_DONE) != TX_DONE)
+		barrier();
+
+	*uart_base = ch;
+}
+static inline void flush(void)
+{
+}
+
+static void arch_decomp_setup(void)
+{
+}
+
+#endif /* __ASM_NUC980_UNCOMPRESS_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/include/mach/vmalloc.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/vmalloc.h
--- linux-4.4.194/arch/arm/mach-nuc980/include/mach/vmalloc.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/include/mach/vmalloc.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,19 @@
+/*
+ * arch/arm/mach-nuc980/include/mach/vmalloc.h
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef __ASM_ARCH_VMALLOC_H
+#define __ASM_ARCH_VMALLOC_H
+
+#define VMALLOC_END	  (0xe0000000UL)
+
+#endif /* __ASM_ARCH_VMALLOC_H */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/irq.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/irq.c
--- linux-4.4.194/arch/arm/mach-nuc980/irq.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/irq.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,755 @@
+/*
+ * linux/arch/arm/mach-nuc980/irq.c
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#include <linux/init.h>
+#include <linux/module.h>
+#include <linux/interrupt.h>
+#include <linux/ioport.h>
+#include <linux/ptrace.h>
+#include <linux/device.h>
+#include <linux/io.h>
+
+#include <asm/irq.h>
+#include <linux/of.h>
+#include <linux/of_irq.h>
+#include <asm/mach/irq.h>
+
+#include <mach/hardware.h>
+#include <mach/regs-aic.h>
+#include <mach/regs-gpio.h>
+#include <mach/gpio.h>
+#include <asm/gpio.h>
+
+#if 0
+#define ENTRY()                 printk("[%-20s] : Enter...\n", __FUNCTION__)
+#define LEAVE()                 printk("[%-20s] : Leave...\n", __FUNCTION__)
+#else
+#define ENTRY()
+#define LEAVE()
+#endif
+
+static void nuc980_irq_mask(struct irq_data *d)
+{
+	if (d->irq < 32)
+		__raw_writel(1 << (d->irq), REG_AIC_INTDIS0);
+	else
+		__raw_writel(1 << (d->irq - 32), REG_AIC_INTDIS1);
+}
+
+static void nuc980_irq_ack(struct irq_data *d)
+{
+	__raw_writel(0x01, REG_AIC_EOIS);
+}
+
+static void nuc980_irq_unmask(struct irq_data *d)
+{
+	if (d->irq < 32)
+		__raw_writel(1 << (d->irq), REG_AIC_INTEN0);
+	else
+		__raw_writel(1 << (d->irq - 32), REG_AIC_INTEN1);
+}
+
+static int nuc980_irq_set_wake(struct irq_data *d, unsigned int on)
+{
+	return 0;
+}
+
+static struct irq_chip nuc980_irq_chip = {
+	.irq_disable = nuc980_irq_mask,
+	.irq_enable = nuc980_irq_unmask,
+	.irq_ack = nuc980_irq_ack,
+	.irq_mask = nuc980_irq_mask,
+	.irq_unmask = nuc980_irq_unmask,
+	.irq_set_wake = nuc980_irq_set_wake,
+};
+
+#if defined(CONFIG_GPIO_NUC980)
+
+static const unsigned int Port[7] = {
+	(unsigned int)REG_GPIOA_MODE,
+	(unsigned int)REG_GPIOB_MODE,
+	(unsigned int)REG_GPIOC_MODE,
+	(unsigned int)REG_GPIOD_MODE,
+	(unsigned int)REG_GPIOE_MODE,
+	(unsigned int)REG_GPIOF_MODE,
+	(unsigned int)REG_GPIOG_MODE
+};
+
+static unsigned int gpio_type[8];
+static unsigned int gpio_inten[8];
+
+static void nuc980_irq_gpio_mask(struct irq_data *d)
+{
+	unsigned int port,num;
+	ENTRY();
+	port =(d->irq-IRQ_GPIO_START)/GPIO_OFFSET;
+	num  =(d->irq-IRQ_GPIO_START)%GPIO_OFFSET;
+	__raw_writel(__raw_readl((volatile unsigned int *)(Port[port]+0x1C)) &~(0x1<<(num+16)),(volatile unsigned int *)(Port[port]+0x1C));
+	__raw_writel(__raw_readl((volatile unsigned int *)(Port[port]+0x1C)) &~(0x1<<num),(volatile unsigned int *)(Port[port]+0x1C));
+	LEAVE();
+}
+
+static void nuc980_irq_gpio_ack(struct irq_data *d)
+{
+	ENTRY();
+	__raw_writel(0x01, REG_AIC_EOIS);
+	LEAVE();
+}
+
+static void nuc980_irq_gpio_unmask(struct irq_data *d)
+{
+	unsigned int port,num,tmp;
+	ENTRY();
+	port =(d->irq-IRQ_GPIO_START)/GPIO_OFFSET;
+	num  =(d->irq-IRQ_GPIO_START)%GPIO_OFFSET;
+	tmp = gpio_type[port] & (0x1<<(num));
+	__raw_writel(__raw_readl((volatile unsigned int *)(Port[port]+0x18))|tmp,(volatile unsigned int *)(Port[port]+0x18));
+	tmp = gpio_inten[port] & (0x1<<(num+16));
+	__raw_writel(__raw_readl((volatile unsigned int *)(Port[port]+0x1C))|tmp,(volatile unsigned int *)(Port[port]+0x1C));
+	tmp = gpio_inten[port] & (0x1<<num);
+	__raw_writel(__raw_readl((volatile unsigned int *)(Port[port]+0x1C))|tmp,(volatile unsigned int *)(Port[port]+0x1C));
+	LEAVE();
+
+}
+
+static int nuc980_irq_gpio_type(struct irq_data *d, unsigned int type)
+{
+	unsigned int port, num;
+	ENTRY();
+	port = (d->irq - IRQ_GPIO_START) / GPIO_OFFSET;
+	num = (d->irq - IRQ_GPIO_START) % GPIO_OFFSET;
+
+	if (type == IRQ_TYPE_PROBE) {
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x18)) & ~(0x1 << num),
+		             (volatile unsigned int *)(Port[port] + 0x18));
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x1C)) | (0x1 << num) | ((0x1<<num)<<16),
+		             (volatile unsigned int *)(Port[port] + 0x1C));
+		gpio_type[port] &= ~(0x1<<num);
+		gpio_inten[port] |= (0x1<<num);
+		gpio_inten[port] |= (0x1<<(num+16));
+		return 0;
+	}
+	if (type & IRQ_TYPE_LEVEL_MASK) {
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x18)) | (0x1 << num),
+		             (volatile unsigned int *)(Port[port] + 0x18));
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x1C)) & ~((0x1 << num)|((0x1<<num)<<16)),
+		             (volatile unsigned int *)(Port[port] + 0x1C));
+		gpio_type[port] |= (0x1<<num);
+		gpio_inten[port] &= ~(0x1<<num);
+		gpio_inten[port] &= ~(0x1<<(num+16));
+		if (type == IRQ_TYPE_LEVEL_HIGH) {
+			__raw_writel(__raw_readl
+			             ((volatile unsigned int *)(Port[port] +
+			                                        0x1C)) | ((0x1 <<
+			                                                num)<<16),
+			             (volatile unsigned int *)(Port[port] +
+			                                       0x1C));
+			gpio_inten[port] |=(0x1<<(num+16));
+			return 0;
+		}
+		if (type == IRQ_TYPE_LEVEL_LOW) {
+			__raw_writel(__raw_readl
+			             ((volatile unsigned int *)(Port[port] +
+			                                        0x1C)) | (0x1 <<
+			                                                num),
+			             (volatile unsigned int *)(Port[port] +
+			                                       0x1C));
+			gpio_inten[port] |=(0x1<<num);
+			return 0;
+		}
+	} else {
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x18)) & ~(0x1 << num),
+		             (volatile unsigned int *)(Port[port] + 0x18));
+		gpio_type[port] &= ~(0x1<<num);
+		if (type & IRQ_TYPE_EDGE_RISING) {
+			__raw_writel(__raw_readl
+			             ((volatile unsigned int *)(Port[port] +
+			                                        0x1C)) | ((0x1 <<
+			                                                num)<<16),
+			             (volatile unsigned int *)(Port[port] +
+			                                       0x1C));
+			gpio_inten[port] |=(0x1<<(num+16));
+		} else {
+			__raw_writel(__raw_readl
+			             ((volatile unsigned int *)(Port[port] +
+			                                        0x1C)) & ~((0x1<<
+			                                                num)<<16),
+			             (volatile unsigned int *)(Port[port] +
+			                                       0x1C));
+			gpio_inten[port] &= ~(0x1<<(num+16));
+		}
+		if (type & IRQ_TYPE_EDGE_FALLING) {
+			__raw_writel(__raw_readl
+			             ((volatile unsigned int *)(Port[port] +
+			                                        0x1C)) | (0x1 <<
+			                                                num),
+			             (volatile unsigned int *)(Port[port] +
+			                                       0x1C));
+			gpio_inten[port] |= (0x1<<num);
+		} else {
+			__raw_writel(__raw_readl
+			             ((volatile unsigned int *)(Port[port] +
+			                                        0x1C)) & ~(0x1
+			                                                <<
+			                                                num),
+			             (volatile unsigned int *)(Port[port] +
+			                                       0x1C));
+			gpio_inten[port] &= ~(0x1<<num);
+		}
+	}
+	return 0;
+}
+
+static struct irq_chip nuc980_irq_gpio = {
+	.name = "GPIO-IRQ",
+	.irq_disable = nuc980_irq_gpio_mask,
+	.irq_enable = nuc980_irq_gpio_unmask,
+	.irq_ack = nuc980_irq_gpio_ack,
+	.irq_mask = nuc980_irq_gpio_mask,
+	.irq_unmask = nuc980_irq_gpio_unmask,
+	.irq_set_type = nuc980_irq_gpio_type,
+	.irq_set_wake = nuc980_irq_set_wake,
+};
+
+static void nuc980_irq_demux_intgroupA(struct irq_desc *desc)
+{
+	unsigned int j, isr;
+	unsigned int flag=0;
+	ENTRY();
+	isr = __raw_readl(REG_GPIOA_INTSRC);
+	__raw_writel(isr,REG_GPIOA_INTSRC);
+	for (j = 0; j < 16; j++) {
+		if (isr  & 0x1) {
+			flag=1;
+			generic_handle_irq(IRQ_GPIO_START +
+			                   0 * 0x20 + j);
+		}
+		isr = isr >> 1;
+	}
+	if(flag==0)
+		__raw_writel(0x01, REG_AIC_EOIS);
+	LEAVE();
+}
+static void nuc980_irq_demux_intgroupB(struct irq_desc *desc)
+{
+	unsigned int j, isr;
+	unsigned int flag=0;
+	ENTRY();
+	isr = __raw_readl(REG_GPIOB_INTSRC);
+	__raw_writel(isr,REG_GPIOB_INTSRC);
+	for (j = 0; j < 16; j++) {
+		if (isr  & 0x1) {
+			flag=1;
+			generic_handle_irq(IRQ_GPIO_START +
+			                   1 * 0x20 + j);
+		}
+		isr = isr >> 1;
+	}
+	if(flag==0)
+		__raw_writel(0x01, REG_AIC_EOIS);
+	LEAVE();
+}
+static void nuc980_irq_demux_intgroupC(struct irq_desc *desc)
+{
+	unsigned int j, isr;
+	unsigned int flag=0;
+	ENTRY();
+	isr = __raw_readl(REG_GPIOC_INTSRC);
+	__raw_writel(isr,REG_GPIOC_INTSRC);
+	for (j = 0; j < 16; j++) {
+		if (isr  & 0x1) {
+			flag=1;
+			generic_handle_irq(IRQ_GPIO_START +
+			                   2 * 0x20 + j);
+		}
+		isr = isr >> 1;
+	}
+	if(flag==0)
+		__raw_writel(0x01, REG_AIC_EOIS);
+	LEAVE();
+}
+static void nuc980_irq_demux_intgroupD(struct irq_desc *desc)
+{
+	unsigned int j, isr;
+	unsigned int flag=0;
+	ENTRY();
+	isr = __raw_readl(REG_GPIOD_INTSRC);
+	__raw_writel(isr,REG_GPIOD_INTSRC);
+	for (j = 0; j < 16; j++) {
+		if (isr  & 0x1) {
+			flag=1;
+			generic_handle_irq(IRQ_GPIO_START +
+			                   3 * 0x20 + j);
+		}
+		isr = isr >> 1;
+	}
+	if(flag==0)
+		__raw_writel(0x01, REG_AIC_EOIS);
+	LEAVE();
+}
+static void nuc980_irq_demux_intgroupE(struct irq_desc *desc)
+{
+	unsigned int j, isr;
+	unsigned int flag=0;
+	ENTRY();
+	isr = __raw_readl(REG_GPIOE_INTSRC);
+	__raw_writel(isr,REG_GPIOE_INTSRC);
+	for (j = 0; j < 16; j++) {
+		if (isr  & 0x1) {
+			flag=1;
+			generic_handle_irq(IRQ_GPIO_START +
+			                   4 * 0x20 + j);
+		}
+		isr = isr >> 1;
+	}
+	if(flag==0)
+		__raw_writel(0x01, REG_AIC_EOIS);
+	LEAVE();
+}
+static void nuc980_irq_demux_intgroupF(struct irq_desc *desc)
+{
+	unsigned int j, isr;
+	unsigned int flag=0;
+	ENTRY();
+	isr = __raw_readl(REG_GPIOF_INTSRC);
+	__raw_writel(isr,REG_GPIOF_INTSRC);
+	for (j = 0; j < 16; j++) {
+		if (isr  & 0x1) {
+			flag=1;
+			generic_handle_irq(IRQ_GPIO_START +
+			                   5 * 0x20 + j);
+		}
+		isr = isr >> 1;
+	}
+	if(flag==0)
+		__raw_writel(0x01, REG_AIC_EOIS);
+	LEAVE();
+}
+static void nuc980_irq_demux_intgroupG(struct irq_desc *desc)
+{
+	unsigned int j, isr;
+	unsigned int flag=0;
+	ENTRY();
+	isr = __raw_readl(REG_GPIOG_INTSRC);
+	__raw_writel(isr,REG_GPIOG_INTSRC);
+	for (j = 0; j < 16; j++) {
+		if (isr  & 0x1) {
+			flag=1;
+			generic_handle_irq(IRQ_GPIO_START +
+			                   6 * 0x20 + j);
+		}
+		isr = isr >> 1;
+	}
+	if(flag==0)
+		__raw_writel(0x01, REG_AIC_EOIS);
+	LEAVE();
+}
+
+//------------------------------------------------------------------------------
+
+static const unsigned int EXT[11]= {
+	(unsigned int)NUC980_PA0,
+	(unsigned int)NUC980_PA1,
+	(unsigned int)NUC980_PD0,
+	(unsigned int)NUC980_PD1,
+	(unsigned int)NUC980_PA13,
+	(unsigned int)NUC980_PA14,
+	(unsigned int)NUC980_PE10,
+	(unsigned int)NUC980_PE12,
+	(unsigned int)NUC980_PB3,
+	(unsigned int)NUC980_PB13,
+	(unsigned int)NUC980_PG15,
+};
+
+static void nuc980_irq_ext_mask(struct irq_data *d)
+{
+	ENTRY();
+	if(d->irq==IRQ_EXT0_A0 || d->irq==IRQ_EXT0_A13)
+		__raw_writel(1<<IRQ_EXT0, REG_AIC_INTDIS0);
+	else if(d->irq==IRQ_EXT1_A1 || d->irq==IRQ_EXT1_A14)
+		__raw_writel(1 <<IRQ_EXT1, REG_AIC_INTDIS0);
+	else if(d->irq==IRQ_EXT2_D0 || d->irq==IRQ_EXT2_E10 || IRQ_EXT2_B3 || IRQ_EXT2_B13)
+		__raw_writel(1 <<IRQ_EXT2, REG_AIC_INTDIS0);
+	else if(d->irq==IRQ_EXT3_D1 || d->irq==IRQ_EXT3_E12 || IRQ_EXT3_G15)
+		__raw_writel(1 <<IRQ_EXT3, REG_AIC_INTDIS0);
+	LEAVE();
+}
+
+static void nuc980_irq_ext_ack(struct irq_data *d)
+{
+	ENTRY();
+	__raw_writel(0x01, REG_AIC_EOIS);
+	LEAVE();
+}
+
+static void nuc980_irq_ext_unmask(struct irq_data *d)
+{
+	ENTRY();
+	if(d->irq==IRQ_EXT0_A0 || d->irq==IRQ_EXT0_A13)
+		__raw_writel(1<<IRQ_EXT0, REG_AIC_INTEN0);
+	else if(d->irq==IRQ_EXT1_A1 || d->irq==IRQ_EXT1_A14)
+		__raw_writel(1 <<IRQ_EXT1, REG_AIC_INTEN0);
+	else if(d->irq==IRQ_EXT2_D0 || d->irq==IRQ_EXT2_E10 || IRQ_EXT2_B3 || IRQ_EXT2_B13)
+		__raw_writel(1 <<IRQ_EXT2, REG_AIC_INTEN0);
+	else if(d->irq==IRQ_EXT3_D1 || d->irq==IRQ_EXT3_E12 || IRQ_EXT3_G15)
+		__raw_writel(1 <<IRQ_EXT3, REG_AIC_INTEN0);
+	LEAVE();
+}
+
+static int nuc980_irq_ext_type(struct irq_data *d, unsigned int type)
+{
+	unsigned int port, num;
+	ENTRY();
+	port = (EXT[d->irq - EXT0_BASE]) / GPIO_OFFSET;
+	num = (EXT[d->irq - EXT0_BASE]) % GPIO_OFFSET;
+	if (type == IRQ_TYPE_PROBE) {
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x1C)) | (0x1 << (num+16)),
+		             (volatile unsigned int *)(Port[port] + 0x1C));
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x1C)) | (0x1 << num),
+		             (volatile unsigned int *)(Port[port] + 0x1C));
+		return 0;
+	}
+
+	if (type & IRQ_TYPE_EDGE_RISING) {
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x1C)) | (0x1 << (num+16)),
+		             (volatile unsigned int *)(Port[port] + 0x1C));
+	} else
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x1C)) & ~(0x1 << (num+16)),
+		             (volatile unsigned int *)(Port[port] + 0x1C));
+
+	if (type & IRQ_TYPE_EDGE_FALLING) {
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x1C)) | (0x1 << num),
+		             (volatile unsigned int *)(Port[port] + 0x1C));
+	} else
+		__raw_writel(__raw_readl
+		             ((volatile unsigned int *)(Port[port] +
+		                                        0x1C)) & ~(0x1 << num),
+		             (volatile unsigned int *)(Port[port] + 0x1C));
+	LEAVE();
+	return 0;
+}
+
+static struct irq_chip nuc980_irq_ext = {
+	.name = "EXT-IRQ",
+	.irq_disable = nuc980_irq_ext_mask,
+	.irq_enable = nuc980_irq_ext_unmask,
+	.irq_ack = nuc980_irq_ext_ack,
+	.irq_mask = nuc980_irq_ext_mask,
+	.irq_unmask = nuc980_irq_ext_unmask,
+	.irq_set_type = nuc980_irq_ext_type,
+	.irq_set_wake = nuc980_irq_set_wake,
+};
+
+static void nuc980_irq_demux_intgroup2(struct irq_desc *desc)
+{
+	unsigned int port0, num0, port1, num1;
+	unsigned int port2, num2, port3, num3;
+	unsigned int irq = irq_desc_get_irq(desc);
+	ENTRY();
+	port0 = EXT[irq - 4] / GPIO_OFFSET;
+	num0 = EXT[irq - 4] % GPIO_OFFSET;
+	port1 = EXT[irq - 4 + 4] / GPIO_OFFSET;
+	num1 = EXT[irq - 4 + 4] % GPIO_OFFSET;
+	switch (irq) {
+	case IRQ_EXT0:
+		if (__raw_readl((volatile unsigned int *)(Port[port0] + 0x20)) &
+		    (1 << num0)) {
+			generic_handle_irq(IRQ_EXT0_A0);
+			__raw_writel(0x1 << num0,
+			             (volatile unsigned int *)(Port[port0] +
+			                                       0x20));
+		} else if (__raw_readl
+		           ((volatile unsigned int *)(Port[port1] +
+		                                      0x20)) & (1 << num1)) {
+			generic_handle_irq(IRQ_EXT0_A13);
+			__raw_writel(0x1 << num1,
+			             (volatile unsigned int *)(Port[port1] +
+			                                       0x20));
+		} else
+			__raw_writel(0x01, REG_AIC_EOIS);
+		break;
+	case IRQ_EXT1:
+		if (__raw_readl((volatile unsigned int *)(Port[port0] + 0x20)) &
+		    (1 << num0)) {
+			generic_handle_irq(IRQ_EXT1_A1);
+			__raw_writel(0x1 << num0,
+			             (volatile unsigned int *)(Port[port0] +
+			                                       0x20));
+		} else if (__raw_readl
+		           ((volatile unsigned int *)(Port[port1] +
+		                                      0x20)) & (1 << num1)) {
+			generic_handle_irq(IRQ_EXT1_A14);
+			__raw_writel(0x20 << num1,
+			             (volatile unsigned int *)(Port[port1] +
+			                                       0x20));
+		} else
+			__raw_writel(0x01, REG_AIC_EOIS);
+		break;
+	case IRQ_EXT2:
+		port2 = EXT[8] / GPIO_OFFSET;
+		num2 = EXT[8] % GPIO_OFFSET;
+		port3 = EXT[9] / GPIO_OFFSET;
+		num3 = EXT[9] % GPIO_OFFSET;
+		if (__raw_readl((volatile unsigned int *)(Port[port0] + 0x20)) &
+		    (1 << num0)) {
+			generic_handle_irq(IRQ_EXT2_D0);
+			__raw_writel(0x1 << num0,
+			             (volatile unsigned int *)(Port[port0] +
+			                                       0x20));
+		} else if (__raw_readl
+		           ((volatile unsigned int *)(Port[port1] +
+		                                      0x20)) & (1 << num1)) {
+			generic_handle_irq(IRQ_EXT2_E10);
+			__raw_writel(0x1 << num1,
+			             (volatile unsigned int *)(Port[port1] +
+			                                       0x20));
+		} else if (__raw_readl
+		           ((volatile unsigned int *)(Port[port2] +
+		                                      0x20)) & (1 << num2)) {
+			generic_handle_irq(IRQ_EXT2_B3);
+			__raw_writel(0x1 << num2,
+			             (volatile unsigned int *)(Port[port2] +
+			                                       0x20));
+		} else if (__raw_readl
+		           ((volatile unsigned int *)(Port[port3] +
+		                                      0x20)) & (1 << num3)) {
+			generic_handle_irq(IRQ_EXT2_B13);
+			__raw_writel(0x1 << num3,
+			             (volatile unsigned int *)(Port[port3] +
+			                                       0x20));
+		} else
+			__raw_writel(0x01, REG_AIC_EOIS);
+		break;
+	case IRQ_EXT3:
+		port2 = EXT[10] / GPIO_OFFSET;
+		num2 = EXT[10] % GPIO_OFFSET;
+		if (__raw_readl((volatile unsigned int *)(Port[port0] + 0x20)) &
+		    (1 << num0)) {
+			generic_handle_irq(IRQ_EXT3_D1);
+			__raw_writel(0x1 << num0,
+			             (volatile unsigned int *)(Port[port0] +
+			                                       0x20));
+		} else if (__raw_readl
+		           ((volatile unsigned int *)(Port[port1] +
+		                                      0x20)) & (1 << num1)) {
+			generic_handle_irq(IRQ_EXT3_E12);
+			__raw_writel(0x1 << num1,
+			             (volatile unsigned int *)(Port[port1] +
+			                                       0x20));
+		} else  if (__raw_readl
+		            ((volatile unsigned int *)(Port[port2] +
+		                                       0x20)) & (1 << num2)) {
+			generic_handle_irq(IRQ_EXT3_G15);
+			__raw_writel(0x1 << num2,
+			             (volatile unsigned int *)(Port[port2] +
+			                                       0x20));
+		} else
+			__raw_writel(0x01, REG_AIC_EOIS);
+		break;
+	}
+	LEAVE();
+}
+#endif
+
+void __init nuc980_init_irq(void)
+{
+#if !defined(CONFIG_USE_OF)
+
+	int irqno;
+
+	__raw_writel(0xFFFFFFFC, REG_AIC_INTDIS0);
+	__raw_writel(0xFFFFFFFF, REG_AIC_INTDIS1);
+
+	for (irqno = IRQ_WDT; irqno < NR_IRQS - SPARE_IRQS; irqno++) {
+		irq_set_chip_and_handler(irqno, &nuc980_irq_chip,
+		                         handle_level_irq);
+		irq_clear_status_flags(irqno, IRQ_NOREQUEST);
+	}
+
+#if defined(CONFIG_GPIO_NUC980)
+	ENTRY();
+	/*
+	 * Install handler for GPIO edge detect interrupts
+	 */
+	irq_set_chip(IRQ_GPA, &nuc980_irq_chip);
+	irq_set_chip(IRQ_GPB, &nuc980_irq_chip);
+	irq_set_chip(IRQ_GPC, &nuc980_irq_chip);
+	irq_set_chip(IRQ_GPD, &nuc980_irq_chip);
+	irq_set_chip(IRQ_GPE, &nuc980_irq_chip);
+	irq_set_chip(IRQ_GPF, &nuc980_irq_chip);
+	irq_set_chip(IRQ_GPG, &nuc980_irq_chip);
+	irq_set_chained_handler(IRQ_GPA, nuc980_irq_demux_intgroupA);
+	irq_set_chained_handler(IRQ_GPB, nuc980_irq_demux_intgroupB);
+	irq_set_chained_handler(IRQ_GPC, nuc980_irq_demux_intgroupC);
+	irq_set_chained_handler(IRQ_GPD, nuc980_irq_demux_intgroupD);
+	irq_set_chained_handler(IRQ_GPE, nuc980_irq_demux_intgroupE);
+	irq_set_chained_handler(IRQ_GPF, nuc980_irq_demux_intgroupF);
+	irq_set_chained_handler(IRQ_GPG, nuc980_irq_demux_intgroupG);
+
+
+	for (irqno = IRQ_GPIO_START; irqno < IRQ_GPIO_END; irqno++) {
+		irq_set_chip_and_handler(irqno, &nuc980_irq_gpio,
+		                         handle_level_irq);
+		irq_clear_status_flags(irqno, IRQ_NOREQUEST);
+	}
+
+	/*
+	 * Install handler for GPIO external interrupts
+	 */
+	for (irqno = IRQ_EXT0; irqno <= IRQ_EXT3; irqno++) {
+		//printk("registering irq %d (extended nuc980 irq)\n", irqno);
+		irq_set_chip(irqno, &nuc980_irq_chip);
+		irq_set_chained_handler(irqno, nuc980_irq_demux_intgroup2);
+	}
+
+	for (irqno = IRQ_EXT0_A0; irqno <= IRQ_EXT3_G15; irqno++) {
+		irq_set_chip_and_handler(irqno, &nuc980_irq_ext,
+		                         handle_level_irq);
+		irq_clear_status_flags(irqno, IRQ_NOREQUEST);
+	}
+	LEAVE();
+#endif
+#endif
+}
+
+#ifdef CONFIG_USE_OF
+
+static struct irq_domain *nuc980_aic_domain;
+
+static int nuc980_aic_irq_map(struct irq_domain *h, unsigned int virq,
+                              irq_hw_number_t hw)
+{
+	//printk("nuc980_aic_irq_map: %d %d\n", virq, (int)hw);
+
+	if ((IRQ_WDT <= hw) && (hw < NR_IRQS - SPARE_IRQS)) {
+		irq_set_chip_and_handler(virq, &nuc980_irq_chip,
+		                         handle_level_irq);
+		irq_clear_status_flags(virq, IRQ_NOREQUEST);
+
+#if defined(CONFIG_GPIO_NUC980)
+
+		{
+			int irqno;
+			irq_set_chip(IRQ_GPA, &nuc980_irq_chip);
+			irq_set_chip(IRQ_GPB, &nuc980_irq_chip);
+			irq_set_chip(IRQ_GPC, &nuc980_irq_chip);
+			irq_set_chip(IRQ_GPD, &nuc980_irq_chip);
+			irq_set_chip(IRQ_GPE, &nuc980_irq_chip);
+			irq_set_chip(IRQ_GPF, &nuc980_irq_chip);
+			irq_set_chip(IRQ_GPG, &nuc980_irq_chip);
+			irq_set_chained_handler(IRQ_GPA, nuc980_irq_demux_intgroupA);
+			irq_set_chained_handler(IRQ_GPB, nuc980_irq_demux_intgroupB);
+			irq_set_chained_handler(IRQ_GPC, nuc980_irq_demux_intgroupC);
+			irq_set_chained_handler(IRQ_GPD, nuc980_irq_demux_intgroupD);
+			irq_set_chained_handler(IRQ_GPE, nuc980_irq_demux_intgroupE);
+			irq_set_chained_handler(IRQ_GPF, nuc980_irq_demux_intgroupF);
+			irq_set_chained_handler(IRQ_GPG, nuc980_irq_demux_intgroupG);
+			for (irqno = IRQ_GPIO_START; irqno < IRQ_GPIO_END; irqno++) {
+				irq_set_chip_and_handler(irqno, &nuc980_irq_gpio,
+				                         handle_level_irq);
+				irq_clear_status_flags(irqno, IRQ_NOREQUEST);
+			}
+
+			/*
+			 * Install handler for GPIO external interrupts
+			 */
+			for (irqno = IRQ_EXT0; irqno <= IRQ_EXT3; irqno++) {
+				//printk("registering irq %d (extended nuc980 irq)\n", irqno);
+				irq_set_chip(irqno, &nuc980_irq_chip);
+				irq_set_chained_handler(irqno, nuc980_irq_demux_intgroup2);
+			}
+
+			for (irqno = IRQ_EXT0_A0; irqno <= IRQ_EXT3_G15; irqno++) {
+				irq_set_chip_and_handler(irqno, &nuc980_irq_ext,
+				                         handle_level_irq);
+				irq_clear_status_flags(irqno, IRQ_NOREQUEST);
+			}
+		}
+#endif
+
+	}
+
+	else
+		return -EINVAL;
+
+	return 0;
+}
+
+static int nuc980_aic_irq_domain_xlate(struct irq_domain *d,
+                                       struct device_node *ctrlr,
+                                       const u32 * intspec,
+                                       unsigned int intsize,
+                                       irq_hw_number_t * out_hwirq,
+                                       unsigned int *out_type)
+{
+	if (WARN_ON(intsize < 2))
+		return -EINVAL;
+	if (WARN_ON(intspec[0] >= NR_IRQS))
+		return -EINVAL;
+
+	*out_hwirq = intspec[0];
+	*out_type = IRQ_TYPE_NONE;
+
+	return 0;
+}
+
+static struct irq_domain_ops nuc980_aic_irq_ops = {
+	.map = nuc980_aic_irq_map,
+	.xlate = nuc980_aic_irq_domain_xlate,
+};
+
+int __init nuc980_of_init_irq(struct device_node *node,
+                              struct device_node *parent)
+{
+	nuc980_aic_domain = irq_domain_add_linear(node, SPARE_IRQS,
+	                    &nuc980_aic_irq_ops, NULL);
+	if (!nuc980_aic_domain)
+		panic("Failed to add irq domain!!\n");
+
+	irq_set_default_host(nuc980_aic_domain);
+
+	__raw_writel(0xFFFFFFFC, REG_AIC_INTDIS0);
+	__raw_writel(0xFFFFFFFF, REG_AIC_INTDIS1);
+
+	irq_set_chip_and_handler(IRQ_TIMER4, &nuc980_irq_chip, handle_level_irq);
+	irq_clear_status_flags(IRQ_TIMER4, IRQ_NOREQUEST);
+
+	return 0;
+}
+
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/Kconfig NUC980-linux-4.4.194/arch/arm/mach-nuc980/Kconfig
--- linux-4.4.194/arch/arm/mach-nuc980/Kconfig	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/Kconfig	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,48 @@
+if ARCH_NUC980
+
+config CPU_NUC980
+	bool
+	select HAVE_CLK_PREPARE
+	select HAVE_MACH_CLKDEV
+	select COMMON_CLK
+	default y
+	help
+	  Support of Nuvoton NUC980 MPU
+
+menu "NUC980 Machines"
+
+config MACH_NUC980
+	bool "Nuvoton NUC980 Evaluation Board"
+	default y
+	select CPU_NUC980
+	help
+	   Say Y here if you are using the Nuvoton NUC980
+endmenu
+
+choice
+	prompt "Nuvoton NUC980 Series Development Board"
+
+config BOARD_NUC980
+	depends on !USE_OF
+	bool "NUC980 Development Board"
+
+config BOARD_ETH2UART
+	depends on !USE_OF
+	bool "NUC980 ETHERNET To UART Board"
+
+config BOARD_IOT
+	depends on !USE_OF
+	bool "NUC980 IoT Board"
+
+config BOARD_USB8P
+	depends on !USE_OF
+	bool "NUC980 8 Port USB Board"
+endchoice
+
+config NUC980_FIQ
+	bool "Nuvoton NUC980 FIQ support"
+	select FIQ
+	help
+	   Support FIQ in NUC980. For more information, please refer to NUC980 BSP user's manual.
+
+endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/mach-nuc980.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/mach-nuc980.c
--- linux-4.4.194/arch/arm/mach-nuc980/mach-nuc980.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/mach-nuc980.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,122 @@
+ /*
+  * linux/arch/arm/mach-nuc980/mach-nuc980.c
+  *
+  * Copyright (C) 2017 Nuvoton technology corporation.
+  *
+  * This program is free software; you can redistribute it and/or
+  * modify it under the terms of the GNU General Public License
+  * version 2 as published by the Free Software Foundation.
+  *
+  * This program is distributed in the hope that it will be useful, but
+  * WITHOUT ANY WARRANTY; without even the implied warranty of
+  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  * General Public License for more details.
+  *
+  */
+
+#include <linux/platform_device.h>
+#include <linux/clk.h>
+#include <linux/memblock.h>
+#include <asm/mach/arch.h>
+#include <asm/mach/map.h>
+#include <asm/mach-types.h>
+#include <mach/map.h>
+#include <mach/mfp.h>
+
+#include <mach/irqs.h>
+#include <mach/regs-gcr.h>
+#include <mach/regs-aic.h>
+#include "cpu.h"
+#include "pm.h"
+
+/* Initial IO mappings */
+static struct map_desc nuc980_iodesc[] __initdata = {
+	IODESC_ENT(IRQ),
+	IODESC_ENT(GCR_CLK),
+	IODESC_ENT(SDIC),
+	IODESC_ENT(EBI),
+	IODESC_ENT(GPIO),
+	IODESC_ENT(EMAC0),
+	IODESC_ENT(EMAC1),
+	IODESC_ENT(PDMA0),
+	IODESC_ENT(PDMA1),
+	IODESC_ENT(EHCI),
+	IODESC_ENT(OHCI),
+	IODESC_ENT(USBDEV),
+	IODESC_ENT(I2S),
+	IODESC_ENT(SDH),
+	IODESC_ENT(FMI),
+	IODESC_ENT(CAP0),
+	IODESC_ENT(CAP1),
+	IODESC_ENT(CRYPTO),
+	IODESC_ENT(WDT_WWDT),
+	IODESC_ENT(RTC),
+	IODESC_ENT(SC0),
+	IODESC_ENT(SC1),
+	IODESC_ENT(I2C0),
+	IODESC_ENT(I2C1),
+	IODESC_ENT(I2C2),
+	IODESC_ENT(I2C3),
+	IODESC_ENT(UART0),
+	IODESC_ENT(UART1),
+	IODESC_ENT(UART2),
+	IODESC_ENT(UART3),
+	IODESC_ENT(UART4),
+	IODESC_ENT(UART5),
+	IODESC_ENT(UART6),
+	IODESC_ENT(UART7),
+	IODESC_ENT(UART8),
+	IODESC_ENT(UART9),
+	IODESC_ENT(SPI0),
+	IODESC_ENT(SPI1),
+	IODESC_ENT(SPI2),
+	IODESC_ENT(TIMER01),
+	IODESC_ENT(TIMER23),
+	IODESC_ENT(TIMER45),
+	IODESC_ENT(PWM0),
+	IODESC_ENT(PWM1),
+	IODESC_ENT(ADC),
+	IODESC_ENT(CAN0),
+	IODESC_ENT(CAN1),
+	IODESC_ENT(CAN2),
+	IODESC_ENT(CAN3),
+	IODESC_ENT(SRAM),
+};
+
+extern void nuc980_restart(enum reboot_mode mode, const char *cmd);
+extern void nuc980_timer_init(void);
+static struct platform_device *nuc980_dev[] __initdata = {
+
+};
+
+void __init nuc980_map_io(void)
+{
+	iotable_init(nuc980_iodesc, ARRAY_SIZE(nuc980_iodesc));
+}
+
+static void __init nuc980_init(void)
+{
+	nuc980_platform_init(nuc980_dev, ARRAY_SIZE(nuc980_dev));
+}
+
+static void __init nuc980_init_late(void)
+{
+	nuc980_init_suspend();
+}
+
+static void __init nuc980_reserve_memoey(void)
+{
+	if(memblock_reserve(0, 1024) < 0)
+		printk("Failed to reserve memory 0x0~0x400\n");
+}
+
+MACHINE_START(NUC980, "NUC980")
+	.atag_offset = 0x100,
+	.map_io = nuc980_map_io,
+	.init_irq = nuc980_init_irq,
+	.init_machine = nuc980_init,
+	.init_time = nuc980_timer_init,
+	.init_late = nuc980_init_late,
+	.reserve	= nuc980_reserve_memoey,
+	.restart = nuc980_restart,
+MACHINE_END
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/Makefile NUC980-linux-4.4.194/arch/arm/mach-nuc980/Makefile
--- linux-4.4.194/arch/arm/mach-nuc980/Makefile	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/Makefile	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,9 @@
+#
+# Makefile for the linux kernel.
+#
+
+# Object file lists.
+#obj-y				:= irq.o time.o clk-ccf.o clk-apll.o clk-upll.o dev.o cpu.o mfp.o mach-nuc980.o pm.o suspend.o sram.o sram_test.o
+obj-y                           := irq.o time.o dev.o cpu.o mfp.o mach-nuc980.o pm.o suspend.o sram.o
+obj-$(CONFIG_NUC980_FIQ)	+= fiq.o
+obj-$(CONFIG_USE_OF)  		+= dt-nuc980-dev-v1.0.o
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/Makefile.boot NUC980-linux-4.4.194/arch/arm/mach-nuc980/Makefile.boot
--- linux-4.4.194/arch/arm/mach-nuc980/Makefile.boot	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/Makefile.boot	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,2 @@
+zreladdr-y	:= 0x00008000
+params_phys-y	:= 0x00000100
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/mfp.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/mfp.c
--- linux-4.4.194/arch/arm/mach-nuc980/mfp.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/mfp.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,149 @@
+/*
+ * linux/arch/arm/mach-nuc980/mfp.c
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ *
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ */
+
+#include <linux/module.h>
+#include <linux/kernel.h>
+#include <linux/list.h>
+#include <linux/errno.h>
+#include <linux/err.h>
+#include <linux/string.h>
+#include <linux/clk.h>
+#include <linux/spinlock.h>
+#include <linux/platform_device.h>
+#include <linux/io.h>
+#include <mach/map.h>
+#include <mach/regs-gcr.h>
+
+static DEFINE_SPINLOCK(mfp_lock);
+
+void nuc980_mfp_set_port_a(u32 pin, u32 func)
+{
+	unsigned long flags;
+	spin_lock_irqsave(&mfp_lock, flags);
+	if (pin < 8) {
+		pin *= 4;
+		__raw_writel((__raw_readl(REG_MFP_GPA_L) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPA_L);
+	} else {
+		pin = (pin - 8) * 4;
+		__raw_writel((__raw_readl(REG_MFP_GPA_H) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPA_H);
+	}
+	spin_unlock_irqrestore(&mfp_lock, flags);
+}
+EXPORT_SYMBOL(nuc980_mfp_set_port_a);
+
+void nuc980_mfp_set_port_b(u32 pin, u32 func)
+{
+	unsigned long flags;
+	spin_lock_irqsave(&mfp_lock, flags);
+	if (pin < 8) {
+		pin *= 4;
+		__raw_writel((__raw_readl(REG_MFP_GPB_L) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPB_L);
+	} else {
+		pin = (pin - 8) * 4;
+		__raw_writel((__raw_readl(REG_MFP_GPB_H) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPB_H);
+	}
+	spin_unlock_irqrestore(&mfp_lock, flags);
+}
+EXPORT_SYMBOL(nuc980_mfp_set_port_b);
+
+void nuc980_mfp_set_port_c(u32 pin, u32 func)
+{
+	unsigned long flags;
+	spin_lock_irqsave(&mfp_lock, flags);
+	if (pin < 8) {
+		pin *= 4;
+		__raw_writel((__raw_readl(REG_MFP_GPC_L) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPC_L);
+	} else {
+		pin = (pin - 8) * 4;
+		__raw_writel((__raw_readl(REG_MFP_GPC_H) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPC_H);
+	}
+	spin_unlock_irqrestore(&mfp_lock, flags);
+}
+EXPORT_SYMBOL(nuc980_mfp_set_port_c);
+
+void nuc980_mfp_set_port_d(u32 pin, u32 func)
+{
+	unsigned long flags;
+	spin_lock_irqsave(&mfp_lock, flags);
+	if (pin < 8) {
+		pin *= 4;
+		__raw_writel((__raw_readl(REG_MFP_GPD_L) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPD_L);
+	} else {
+		pin = (pin - 8) * 4;
+		__raw_writel((__raw_readl(REG_MFP_GPD_H) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPD_H);
+	}
+	spin_unlock_irqrestore(&mfp_lock, flags);
+}
+EXPORT_SYMBOL(nuc980_mfp_set_port_d);
+
+void nuc980_mfp_set_port_e(u32 pin, u32 func)
+{
+	unsigned long flags;
+	spin_lock_irqsave(&mfp_lock, flags);
+	if (pin < 8) {
+		pin *= 4;
+		__raw_writel((__raw_readl(REG_MFP_GPE_L) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPE_L);
+	} else {
+		pin = (pin - 8) * 4;
+		__raw_writel((__raw_readl(REG_MFP_GPE_H) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPE_H);
+	}
+	spin_unlock_irqrestore(&mfp_lock, flags);
+}
+EXPORT_SYMBOL(nuc980_mfp_set_port_e);
+
+void nuc980_mfp_set_port_f(u32 pin, u32 func)
+{
+	unsigned long flags;
+	spin_lock_irqsave(&mfp_lock, flags);
+	if (pin < 8) {
+		pin *= 4;
+		__raw_writel((__raw_readl(REG_MFP_GPF_L) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPF_L);
+	} else {
+		pin = (pin - 8) * 4;
+		__raw_writel((__raw_readl(REG_MFP_GPF_H) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPF_H);
+	}
+	spin_unlock_irqrestore(&mfp_lock, flags);
+}
+EXPORT_SYMBOL(nuc980_mfp_set_port_f);
+
+void nuc980_mfp_set_port_g(u32 pin, u32 func)
+{
+	unsigned long flags;
+	spin_lock_irqsave(&mfp_lock, flags);
+	if (pin < 8) {
+		pin *= 4;
+		__raw_writel((__raw_readl(REG_MFP_GPG_L) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPG_L);
+	} else {
+		pin = (pin - 8) * 4;
+		__raw_writel((__raw_readl(REG_MFP_GPG_H) & ~(0xF << pin)) |
+			     (func << pin), REG_MFP_GPG_H);
+	}
+	spin_unlock_irqrestore(&mfp_lock, flags);
+}
+EXPORT_SYMBOL(nuc980_mfp_set_port_g);
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/pm.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/pm.c
--- linux-4.4.194/arch/arm/mach-nuc980/pm.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/pm.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,60 @@
+/* linux/arch/arm/mach-nuc980/pm.c
+ *
+ * Copyright (c) 2018 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+#include <linux/kernel.h>
+#include <linux/spinlock.h>
+#include <linux/io.h>
+#include <linux/cpumask.h>
+#include <linux/delay.h>
+#include <linux/cpu_pm.h>
+#include <linux/suspend.h>
+#include <linux/err.h>
+#include <linux/interrupt.h>
+#include <mach/regs-clock.h>
+#include <mach/regs-aic.h>
+#include <mach/regs-gcr.h>
+#include <mach/map.h>
+
+#ifdef CONFIG_PM_SLEEP
+
+static int nuc980_suspend_enter(suspend_state_t state)
+{
+	u32 upll_div;
+	if (state != PM_SUSPEND_MEM)
+		return -EINVAL;
+
+	// clear bit 0 so NUC980 enter pd mode instead of idle in next function call
+	__raw_writel(__raw_readl(REG_CLK_PMCON) & ~1, REG_CLK_PMCON);
+	upll_div=__raw_readl(NUC980_VA_CLK+0x64);
+	__raw_writel(0xC0000015,NUC980_VA_CLK+0x64); //Set UPLL to 264Mhz
+	udelay(2);
+	cpu_do_idle();
+	__raw_writel(upll_div,NUC980_VA_CLK+0x64); //Restore UPLL
+	udelay(2);
+	printk(KERN_INFO "Wake up source: %08x  %08x\n", __raw_readl(REG_WKUPSSR0), __raw_readl(REG_WKUPSSR1));
+	// clear wake up source
+	__raw_writel(__raw_readl(REG_WKUPSSR0), REG_WKUPSSR0);
+	__raw_writel(__raw_readl(REG_WKUPSSR1), REG_WKUPSSR1);
+
+	return 0;
+}
+
+static const struct platform_suspend_ops nuc980_suspend_ops = {
+	.valid = suspend_valid_only_mem,
+	.enter = nuc980_suspend_enter,
+};
+
+void __init nuc980_init_suspend(void)
+{
+	__raw_writel(__raw_readl(REG_CLK_PMCON) & ~0xFF0000, REG_CLK_PMCON);	// reduce wake up delay time waiting for HXT stable
+	suspend_set_ops(&nuc980_suspend_ops);
+}
+#endif
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/pm.h NUC980-linux-4.4.194/arch/arm/mach-nuc980/pm.h
--- linux-4.4.194/arch/arm/mach-nuc980/pm.h	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/pm.h	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,24 @@
+/* linux/arch/arm/mach-nuc980/pm.c
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+
+#ifndef _MACH_NUC980_PM_H_
+#define _MACH_NUC980_PM_H_
+
+#ifdef CONFIG_PM_SLEEP
+void nuc980_init_suspend(void);
+#else
+static inline void nuc980_init_suspend(void)
+{
+}
+#endif
+
+#endif /* _MACH_NUC980_PM_H_ */
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/sram.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/sram.c
--- linux-4.4.194/arch/arm/mach-nuc980/sram.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/sram.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,90 @@
+/*
+ * mach-nuc980/sram.c - nuc980 simple SRAM allocator
+ *
+ * Copyright (C) 2018
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/io.h>
+#include <linux/genalloc.h>
+#include <mach/map.h>
+#include <mach/sram.h>
+#include <linux/sizes.h>
+
+/* nuc980 SRAM size */
+#define SRAM_SIZE SZ_16K
+
+static struct gen_pool *sram_pool;
+
+struct gen_pool *sram_get_gen_pool(void)
+{
+	return sram_pool;
+}
+
+void *sram_alloc(size_t len, dma_addr_t *dma)
+{
+	unsigned long vaddr;
+	dma_addr_t dma_base = NUC980_PA_SRAM;
+
+	if (dma)
+		*dma = 0;
+	if (!sram_pool || (dma && !dma_base))
+		return NULL;
+
+	vaddr = gen_pool_alloc(sram_pool, len);
+	if (!vaddr)
+		return NULL;
+
+	if (dma)
+		*dma = gen_pool_virt_to_phys(sram_pool, vaddr);
+	return (void *)vaddr;
+
+}
+EXPORT_SYMBOL(sram_alloc);
+
+void sram_free(void *addr, size_t len)
+{
+	gen_pool_free(sram_pool, (unsigned long) addr, len);
+}
+EXPORT_SYMBOL(sram_free);
+
+
+/*
+ * REVISIT This supports CPU and DMA access to/from SRAM, but it
+ * doesn't (yet?) support some other notable uses of SRAM:  as TCM
+ * for data and/or instructions; and holding code needed to enter
+ * and exit suspend states (while DRAM can't be used).
+ */
+static int __init sram_init(void)
+{
+	phys_addr_t phys = NUC980_PA_SRAM;
+	unsigned len = SRAM_SIZE;
+	int status = 0;
+	void __iomem *addr;
+
+	if (len) {
+		len = min_t(unsigned, len, SRAM_SIZE);
+		sram_pool = gen_pool_create(ilog2(SRAM_GRANULARITY), -1);
+		if (!sram_pool)
+			status = -ENOMEM;
+	}
+
+	if (sram_pool) {
+		addr = ioremap(phys, len);
+		if (!addr)
+			return -ENOMEM;
+		status = gen_pool_add_virt(sram_pool, (unsigned long) addr,
+					   phys, len, -1);
+		if (status < 0)
+			iounmap(addr);
+	}
+
+	WARN_ON(status < 0);
+	return status;
+}
+core_initcall(sram_init);
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/sram_test.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/sram_test.c
--- linux-4.4.194/arch/arm/mach-nuc980/sram_test.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/sram_test.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,34 @@
+
+#include <linux/module.h>
+#include <mach/sram.h>
+
+static int __init MySramTest_init(void) {
+
+	dma_addr_t dma[5];
+	void * vaddr[5];
+
+	vaddr[0]=sram_alloc(1024,&dma[0]);
+	printk("1.vaddr[0]=0x%08x,dma[0]=0x%08x\n",(u32)vaddr[0],dma[0]);
+	vaddr[1]=sram_alloc(1023,&dma[1]);
+	printk("2.vaddr[1]=0x%08x,dma[1]=0x%08x\n",(u32)vaddr[1],dma[1]);
+	sram_free(vaddr[0],1024);
+	printk("3.vaddr[0]=0x%08x,dma[0]=0x%08x\n",(u32)vaddr[0],dma[0]);
+	vaddr[2]=sram_alloc(2048,&dma[2]);
+	printk("4.vaddr[2]=0x%08x,dma[2]=0x%08x\n",(u32)vaddr[2],dma[2]);
+	vaddr[3]=sram_alloc(1024,&dma[3]);
+	printk("5.vaddr[3]=0x%08x,dma[3]=0x%08x\n",(u32)vaddr[3],dma[3]);
+	vaddr[4]=sram_alloc(1024*32,&dma[4]);
+	printk("6.vaddr[4]=0x%08x,dma[4]=0x%08x\n",(u32)vaddr[4],dma[4]);
+
+	return 0;
+}
+
+static void __exit MySramTest_exit(void) {
+    return;
+}
+
+module_init(MySramTest_init);
+module_exit(MySramTest_exit);
+
+MODULE_LICENSE("GPL");
+MODULE_AUTHOR("Mister X");
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/suspend.S NUC980-linux-4.4.194/arch/arm/mach-nuc980/suspend.S
--- linux-4.4.194/arch/arm/mach-nuc980/suspend.S	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/suspend.S	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,68 @@
+ /* arch/arm/mach-nuc980/suspend.S
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ */
+#include <linux/linkage.h>
+#include <asm/assembler.h>
+#include <mach/map.h>
+
+	.text
+	.align  10
+ENTRY(nuc980_sys_suspend)
+
+	@ Enable DDR low frequency
+	mov       r1,#0xF0000000
+	add       r0,r1,#0x00001800             @ r0 = NUC980_VA_SDIC
+	ldr       r0,[r0,#0x0000]
+	orr       r0,r0,#0x00040000
+	add       r1,r1,#0x00001800
+	str       r0,[r1,#0x0000]
+
+	@ Save UPLL setting
+	mov       r1,#0xF8000000
+	add       r0,r1,#0x00002000             @ r0 = NUC980_VA_GCR
+	ldr       r5,[r0,#0x0264]
+
+	@ Set UPLL to 60MHz
+	mov       r0,#0xC0000005
+	mov       r1,#0xF8000000
+	add       r1,r1,#0x00002000             @ r1 = NUC980_VA_GCR
+	str       r0,[r1,#0x0264]
+
+	@ Enter CPU Idle mode#1
+	mov     r0, #0
+	mrc     p15, 0, r1, c1, c0, 0           @ Read control register
+	mcr     p15, 0, r0, c7, c10, 4          @ Drain write buffer
+	bic     r2, r1, #1 << 12
+	mrs     r3, cpsr                        @ Disable FIQs while Icache
+	orr     ip, r3, #PSR_F_BIT              @ is disabled
+	msr     cpsr_c, ip
+	mcr     p15, 0, r2, c1, c0, 0           @ Disable I cache
+	mcr     p15, 0, r0, c7, c0, 4           @ Wait for interrupt
+	mcr     p15, 0, r1, c1, c0, 0           @ Restore ICache enable
+	msr     cpsr_c, r3                      @ Restore FIQ state
+
+	@ Restore UPLL setting
+	mov       r1,#0xF8000000
+	add       r1,r1,#0x00002000             @ r1 = NUC980_VA_GCR
+	str       r5,[r1,#0x0264]
+
+	@ Disable DDR low frequency
+	mov       r1,#0xF0000000
+	add       r0,r1,#0x00001800             @ r0 = NUC980_VA_SDIC
+	ldr       r0,[r0,#0x0000]
+	bic       r0,#0x00040000
+	add       r1,r1,#0x00001800
+	str       r0,[r1,#0x0000]
+
+	@ Return nuc980_sys_suspend function
+	mov    	pc, lr
+ENTRY(nuc980_sys_suspend_sz)
+	.word	. - nuc980_sys_suspend
diff -uprN linux-4.4.194/arch/arm/mach-nuc980/time.c NUC980-linux-4.4.194/arch/arm/mach-nuc980/time.c
--- linux-4.4.194/arch/arm/mach-nuc980/time.c	1969-12-31 16:00:00.000000000 -0800
+++ NUC980-linux-4.4.194/arch/arm/mach-nuc980/time.c	2019-12-29 19:12:21.000000000 -0800
@@ -0,0 +1,257 @@
+/*
+ * linux/arch/arm/mach-nuc980/time.c
+ *
+ *
+ * Copyright (c) 2017 Nuvoton technology corporation
+ * All rights reserved.
+ *
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ * General Public License for more details.
+ *
+ */
+
+#include <linux/kernel.h>
+#include <linux/sched.h>
+#include <linux/init.h>
+#include <linux/interrupt.h>
+#include <linux/err.h>
+#include <linux/clk.h>
+#include <linux/io.h>
+#include <linux/leds.h>
+#include <linux/clocksource.h>
+#include <linux/clockchips.h>
+
+#include <linux/module.h>
+#include <linux/list.h>
+#include <linux/errno.h>
+#include <linux/err.h>
+#include <linux/string.h>
+#include <linux/spinlock.h>
+#include <linux/platform_device.h>
+#include <linux/io.h>
+#include <linux/clkdev.h>
+#include <linux/sched_clock.h>
+
+#include <asm/mach-types.h>
+#include <asm/mach/irq.h>
+#include <asm/mach/time.h>
+
+#include <mach/mfp.h>
+#include <mach/map.h>
+#include <mach/regs-timer.h>
+#include <mach/hardware.h>
+#include <mach/regs-clock.h>
+#include <mach/regs-aic.h>
+#include <mach/regs-serial.h>
+#include <mach/regs-gcr.h>
+
+#define PERIOD		(0x1 << 4)
+#define ONESHOT		(0x0)
+#define COUNTEN		(0x1)
+
+#define TICKS_PER_SEC	100
+#define PRESCALE	0x63	/* Divider = prescale + 1 */
+
+#define	TDR_SHIFT	24
+#define	TDR_MASK	((1 << TDR_SHIFT) - 1)
+
+static unsigned int timer4_load;
+
+static inline void timer_shutdown(struct clock_event_device *evt)
+{
+	/* disable timer */
+	__raw_writel(0x00, REG_TIMER_CTL(TIMER4));
+}
+
+static int nuc980_shutdown(struct clock_event_device *evt)
+{
+	timer_shutdown(evt);
+
+	return 0;
+}
+
+int nuc980_set_periodic(struct clock_event_device *clk)
+{
+	unsigned int val;
+
+	val = __raw_readl(REG_TIMER_CTL(TIMER4)) & ~(0x03 << 4);
+	__raw_writel(timer4_load, REG_TIMER_CMPR(TIMER4));
+	val |= (PERIOD | COUNTEN);
+	__raw_writel(val, REG_TIMER_CTL(TIMER4));
+	return 0;
+}
+
+int nuc980_set_oneshot(struct clock_event_device *clk)
+{
+	unsigned int val;
+
+	val = __raw_readl(REG_TIMER_CTL(TIMER4)) & ~(0x03 << 4);
+	val |= (ONESHOT | COUNTEN);
+	__raw_writel(val, REG_TIMER_CTL(TIMER4));
+	return 0;
+}
+
+static int nuc980_clockevent_setnextevent(unsigned long evt,
+					  struct clock_event_device *clk)
+{
+	__raw_writel(0, REG_TIMER_CTL(TIMER4));
+	__raw_writel(evt, REG_TIMER_CMPR(TIMER4));
+	while(__raw_readl(REG_TIMER_DR(TIMER4)) != 0);
+	__raw_writel(__raw_readl(REG_TIMER_CTL(TIMER4)) | COUNTEN,
+		     REG_TIMER_CTL(TIMER4));
+
+	return 0;
+}
+
+#ifdef CONFIG_PM
+static int tmr4_msk;
+static void nuc980_clockevent_suspend(struct clock_event_device *clk)
+{
+	unsigned long flags;
+
+	local_irq_save(flags);
+	if (__raw_readl(REG_AIC_INTMSK1) & (1 << 0)) {
+		tmr4_msk = 1;
+		__raw_writel(0x1, REG_AIC_INTDIS1);
+	} else
+		tmr4_msk = 0;
+
+	local_irq_restore(flags);
+
+}
+
+static void nuc980_clockevent_resume(struct clock_event_device *clk)
+{
+	unsigned long flags;
+
+	local_irq_save(flags);
+	if (tmr4_msk == 1)
+		__raw_writel(0x1, REG_AIC_INTEN1);
+	local_irq_restore(flags);
+}
+#endif
+static struct clock_event_device nuc980_clockevent_device = {
+	.name = "nuc980-timer4",
+	.shift = 24,
+	.features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT,
+        .set_state_shutdown = nuc980_shutdown,
+	.set_state_oneshot = nuc980_set_oneshot,
+	.set_state_periodic = nuc980_set_periodic,
+	.tick_resume = nuc980_shutdown,
+	.set_next_event = nuc980_clockevent_setnextevent,
+#ifdef CONFIG_PM
+	.suspend = nuc980_clockevent_suspend,
+	.resume = nuc980_clockevent_resume,
+#endif
+	.rating = 300,
+};
+
+/*IRQ handler for the timer*/
+static irqreturn_t nuc980_timer4_interrupt(int irq, void *dev_id)
+{
+	struct clock_event_device *evt = &nuc980_clockevent_device;
+
+	__raw_writel(1, REG_TIMER_ISR(TIMER4));	/* clear interrupt */
+	evt->event_handler(evt);
+
+	return IRQ_HANDLED;
+}
+
+static struct irqaction nuc980_timer4_irq = {
+	.name = "nuc980-timer4",
+	.flags = IRQF_TIMER | IRQF_IRQPOLL,
+	.handler = nuc980_timer4_interrupt,
+};
+
+static void __init nuc980_clockevents_init(void)
+{
+	unsigned int rate;
+	struct clk *clk = clk_get(NULL, "timer4");
+	struct clk *eclk = clk_get(NULL, "timer4_eclk");
+
+	BUG_ON(IS_ERR(clk));
+	BUG_ON(IS_ERR(eclk));
+
+	clk_prepare(clk);
+	clk_enable(clk);
+	clk_prepare(eclk);
+	clk_enable(eclk);
+
+	__raw_writel(0, REG_TIMER_CTL(TIMER4));
+	rate = clk_get_rate(eclk);
+
+	timer4_load = (rate / TICKS_PER_SEC);
+
+	__raw_writel(1, REG_TIMER_ISR(TIMER4));
+	__raw_writel(0, REG_TIMER_PRECNT(TIMER4));
+	__raw_writel(1, REG_TIMER_IER(TIMER4));
+	setup_irq(IRQ_TIMER4, &nuc980_timer4_irq);
+
+	nuc980_clockevent_device.cpumask = cpumask_of(0);
+
+	clockevents_config_and_register(&nuc980_clockevent_device, rate, 12, 0xffffff);
+}
+
+static u64 read_sched_clock(void)
+{
+
+	return __raw_readl(REG_TIMER_DR(TIMER5));
+}
+
+static void __init nuc980_clocksource_init(void)
+{
+	unsigned int rate = 0;
+	struct clk *clk = clk_get(NULL, "timer5");
+	struct clk *eclk = clk_get(NULL, "timer5_eclk");
+
+	BUG_ON(IS_ERR(clk));
+	BUG_ON(IS_ERR(eclk));
+
+	clk_prepare(clk);
+	clk_enable(clk);
+	clk_prepare(eclk);
+	clk_enable(eclk);
+
+	__raw_writel(0x00, REG_TIMER_CTL(TIMER5));
+
+	rate = clk_get_rate(eclk) / (PRESCALE + 1);
+
+	__raw_writel(0xffffffff, REG_TIMER_CMPR(TIMER5));
+	__raw_writel(PRESCALE, REG_TIMER_PRECNT(TIMER5));
+
+	__raw_writel(COUNTEN | PERIOD, REG_TIMER_CTL(TIMER5));
+
+	clocksource_mmio_init(REG_TIMER_DR(TIMER5),
+		"nuc980-timer5", rate, 200, 24, clocksource_mmio_readl_up);
+	sched_clock_register(read_sched_clock, 24, rate);
+}
+
+void __init nuc980_setup_default_serial_console(void)
+{
+	struct clk *clk = clk_get(NULL, "uart0");
+
+	BUG_ON(IS_ERR(clk));
+
+	clk_prepare(clk);
+	clk_enable(clk);
+
+	/* GPF11, GPF12 */
+	nuc980_mfp_set_port_f(11, 0x1);
+	nuc980_mfp_set_port_f(12, 0x1);
+}
+
+extern int nuc980_init_clocks(void);
+void __init nuc980_timer_init(void)
+{
+	nuc980_init_clocks();
+	nuc980_setup_default_serial_console();
+	nuc980_clocksource_init();
+	nuc980_clockevents_init();
+}
diff -uprN linux-4.4.194/arch/arm/Makefile NUC980-linux-4.4.194/arch/arm/Makefile
--- linux-4.4.194/arch/arm/Makefile	2019-09-20 22:12:54.000000000 -0700
+++ NUC980-linux-4.4.194/arch/arm/Makefile	2019-12-29 19:12:21.000000000 -0800
@@ -219,6 +219,7 @@ machine-$(CONFIG_ARCH_VERSATILE)	+= vers
 machine-$(CONFIG_ARCH_VEXPRESS)		+= vexpress
 machine-$(CONFIG_ARCH_VT8500)		+= vt8500
 machine-$(CONFIG_ARCH_W90X900)		+= w90x900
+machine-$(CONFIG_ARCH_NUC980)           += nuc980
 machine-$(CONFIG_ARCH_ZX)		+= zx
 machine-$(CONFIG_ARCH_ZYNQ)		+= zynq
 machine-$(CONFIG_PLAT_SPEAR)		+= spear
