Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  2 22:15:48 2023
| Host         : DESKTOP-F0HV0IG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   31          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.695        0.000                      0                  100        0.259        0.000                      0                  100        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.695        0.000                      0                  100        0.259        0.000                      0                  100        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 3.138ns (59.165%)  route 2.166ns (40.835%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.616 r  A/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.616    A/timer_reg[28]_i_1_n_6
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[29]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 3.117ns (59.002%)  route 2.166ns (40.998%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.595 r  A/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.595    A/timer_reg[28]_i_1_n_4
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[31]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 3.043ns (58.420%)  route 2.166ns (41.580%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.521 r  A/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.521    A/timer_reg[28]_i_1_n_5
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[30]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 3.027ns (58.292%)  route 2.166ns (41.708%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.505 r  A/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.505    A/timer_reg[28]_i_1_n_7
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[28]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 3.024ns (58.268%)  route 2.166ns (41.732%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.502 r  A/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.502    A/timer_reg[24]_i_1_n_6
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[25]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    A/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 3.003ns (58.098%)  route 2.166ns (41.902%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.481 r  A/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.481    A/timer_reg[24]_i_1_n_4
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[27]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    A/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 2.929ns (57.489%)  route 2.166ns (42.511%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.407 r  A/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.407    A/timer_reg[24]_i_1_n_5
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[26]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    A/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.913ns (57.355%)  route 2.166ns (42.644%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.391 r  A/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.391    A/timer_reg[24]_i_1_n_7
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[24]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    A/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 2.910ns (57.330%)  route 2.166ns (42.670%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.388 r  A/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.388    A/timer_reg[20]_i_1_n_6
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[21]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    A/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.889ns (57.153%)  route 2.166ns (42.847%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.593    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.717    A/timer1_carry_i_7_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.250    A/timer1_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    A/timer1_carry__0_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    A/timer1_carry__1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.341     8.942    A/timer1_carry__2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.066 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.066    A/timer[0]_i_6_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.598 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.367 r  A/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.367    A/timer_reg[20]_i_1_n_4
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[23]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    A/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  4.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 A/present_state_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/WL_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.000%)  route 0.158ns (43.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[5]/Q
                         net (fo=29, routed)          0.158     1.838    A/present_state[5]
    SLICE_X0Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  A/WL_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.883    A/WL_out[2]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  A/WL_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  A/WL_out_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.091     1.624    A/WL_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 A/timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.022%)  route 0.128ns (33.978%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  A/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[19]/Q
                         net (fo=3, routed)           0.128     1.787    A/timer_reg[19]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  A/timer[16]_i_2/O
                         net (fo=1, routed)           0.000     1.832    A/timer[16]_i_2_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  A/timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    A/timer_reg[16]_i_1_n_4
    SLICE_X3Y106         FDCE                                         r  A/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  A/timer_reg[19]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 A/timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[15]/Q
                         net (fo=2, routed)           0.169     1.828    A/timer_reg[15]
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  A/timer[12]_i_2/O
                         net (fo=1, routed)           0.000     1.873    A/timer[12]_i_2_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  A/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    A/timer_reg[12]_i_1_n_4
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[15]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[23]/Q
                         net (fo=2, routed)           0.170     1.828    A/timer_reg[23]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  A/timer[20]_i_2/O
                         net (fo=1, routed)           0.000     1.873    A/timer[20]_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  A/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    A/timer_reg[20]_i_1_n_4
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[23]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[27]/Q
                         net (fo=3, routed)           0.170     1.828    A/timer_reg[27]
    SLICE_X3Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  A/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.873    A/timer[24]_i_2_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  A/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    A/timer_reg[24]_i_1_n_4
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[27]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[11]/Q
                         net (fo=3, routed)           0.170     1.829    A/timer_reg[11]
    SLICE_X3Y104         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[8]_i_2/O
                         net (fo=1, routed)           0.000     1.874    A/timer[8]_i_2_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  A/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    A/timer_reg[8]_i_1_n_4
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  A/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[7]/Q
                         net (fo=3, routed)           0.170     1.829    A/timer_reg[7]
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     1.874    A/timer[4]_i_2_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  A/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    A/timer_reg[4]_i_1_n_4
    SLICE_X3Y103         FDCE                                         r  A/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  A/timer_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y103         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[31]/Q
                         net (fo=3, routed)           0.170     1.828    A/timer_reg[31]
    SLICE_X3Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  A/timer[28]_i_2/O
                         net (fo=1, routed)           0.000     1.873    A/timer[28]_i_2_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  A/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    A/timer_reg[28]_i_1_n_4
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[31]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.599     1.518    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.170     1.830    A/timer_reg[3]
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  A/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.875    A/timer[0]_i_3_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  A/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    A/timer_reg[0]_i_1_n_4
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.037    A/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  A/timer_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.105     1.623    A/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 A/timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[12]/Q
                         net (fo=3, routed)           0.167     1.826    A/timer_reg[12]
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.045     1.871 r  A/timer[12]_i_5/O
                         net (fo=1, routed)           0.000     1.871    A/timer[12]_i_5_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.941 r  A/timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.941    A/timer_reg[12]_i_1_n_7
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[12]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y108   A/EL_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y105   A/EL_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y107   A/EL_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y105   A/E_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y108   A/E_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y105   A/E_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y107    A/NL_out_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y110   A/NL_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y110    A/NL_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   A/EL_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   A/EL_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   A/EL_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   A/EL_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y107   A/EL_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y107   A/EL_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   A/E_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   A/E_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   A/E_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   A/E_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   A/EL_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   A/EL_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   A/EL_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   A/EL_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y107   A/EL_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y107   A/EL_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   A/E_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   A/E_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   A/E_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   A/E_out_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor[3]
                            (input port)
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 2.077ns (28.479%)  route 5.216ns (71.521%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  sensor[3] (IN)
                         net (fo=0)                   0.000     0.000    sensor[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  sensor_IBUF[3]_inst/O
                         net (fo=11, routed)          2.800     4.277    A/sensor_IBUF[3]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.148     4.425 f  A/next_state_reg[2]_i_12/O
                         net (fo=2, routed)           0.592     5.017    A/next_state_reg[2]_i_12_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.328     5.345 r  A/next_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.940     6.286    A/next_state_reg[1]_i_3_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.124     6.410 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.884     7.294    A/next_state_reg[1]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 2.096ns (30.167%)  route 4.852ns (69.833%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sensor_IBUF[6]_inst/O
                         net (fo=13, routed)          2.949     4.443    A/sensor_IBUF[6]
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.152     4.595 r  A/next_state_reg[3]_i_10/O
                         net (fo=1, routed)           0.578     5.173    A/next_state_reg[3]_i_10_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.326     5.499 r  A/next_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.667     6.166    A/next_state_reg[3]_i_5_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.124     6.290 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.658     6.948    A/next_state_reg[3]_i_1_n_0
    SLICE_X1Y107         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[3]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 2.077ns (31.088%)  route 4.604ns (68.912%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sensor[3] (IN)
                         net (fo=0)                   0.000     0.000    sensor[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  sensor_IBUF[3]_inst/O
                         net (fo=11, routed)          2.800     4.277    A/sensor_IBUF[3]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.148     4.425 r  A/next_state_reg[2]_i_12/O
                         net (fo=2, routed)           0.814     5.239    A/next_state_reg[2]_i_12_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.328     5.567 r  A/next_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.800     6.368    A/next_state_reg[2]_i_4_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.124     6.492 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.190     6.682    A/next_state_reg[2]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 2.094ns (31.546%)  route 4.544ns (68.454%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sensor_IBUF[6]_inst/O
                         net (fo=13, routed)          2.992     4.487    A/sensor_IBUF[6]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.150     4.637 r  A/next_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.162     4.798    A/next_state_reg[2]_i_7_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I4_O)        0.326     5.124 r  A/next_state_reg[2]_i_2/O
                         net (fo=2, routed)           1.010     6.135    A/next_state_reg[2]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     6.259 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     6.638    A/next_state_reg[0]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 1.959ns (33.212%)  route 3.940ns (66.788%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sensor_IBUF[6]_inst/O
                         net (fo=13, routed)          2.778     4.272    A/sensor_IBUF[6]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.396 r  A/next_state_reg[5]_i_5/O
                         net (fo=4, routed)           1.161     5.558    A/next_state_reg[5]_i_5_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  A/next_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     5.682    A/next_state_reg[5]_i_4_n_0
    SLICE_X0Y107         MUXF7 (Prop_muxf7_I1_O)      0.217     5.899 r  A/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.899    A/next_state_reg[5]_i_1_n_0
    SLICE_X0Y107         LDCE                                         r  A/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[3]
                            (input port)
  Destination:            A/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 2.324ns (41.208%)  route 3.316ns (58.792%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sensor[3] (IN)
                         net (fo=0)                   0.000     0.000    sensor[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  sensor_IBUF[3]_inst/O
                         net (fo=11, routed)          2.318     3.795    A/sensor_IBUF[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     3.919 r  A/next_state_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     3.919    A/next_state_reg[4]_i_7_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I0_O)      0.212     4.131 r  A/next_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.998     5.129    A/next_state_reg[4]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.299     5.428 r  A/next_state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     5.428    A/next_state_reg[4]_i_2_n_0
    SLICE_X1Y105         MUXF7 (Prop_muxf7_I0_O)      0.212     5.640 r  A/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.640    A/next_state_reg[4]_i_1_n_0
    SLICE_X1Y105         LDCE                                         r  A/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor[1]
                            (input port)
  Destination:            A/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.357ns (40.125%)  route 0.533ns (59.875%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sensor[1] (IN)
                         net (fo=0)                   0.000     0.000    sensor[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sensor_IBUF[1]_inst/O
                         net (fo=12, routed)          0.533     0.781    A/sensor_IBUF[1]
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.045     0.826 r  A/next_state_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.826    A/next_state_reg[4]_i_3_n_0
    SLICE_X1Y105         MUXF7 (Prop_muxf7_I1_O)      0.065     0.891 r  A/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.891    A/next_state_reg[4]_i_1_n_0
    SLICE_X1Y105         LDCE                                         r  A/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[0]
                            (input port)
  Destination:            A/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.355ns (34.418%)  route 0.677ns (65.582%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sensor[0] (IN)
                         net (fo=0)                   0.000     0.000    sensor[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sensor_IBUF[0]_inst/O
                         net (fo=9, routed)           0.677     0.923    A/sensor_IBUF[0]
    SLICE_X0Y107         LUT6 (Prop_lut6_I1_O)        0.045     0.968 r  A/next_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     0.968    A/next_state_reg[5]_i_4_n_0
    SLICE_X0Y107         MUXF7 (Prop_muxf7_I1_O)      0.065     1.033 r  A/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.033    A/next_state_reg[5]_i_1_n_0
    SLICE_X0Y107         LDCE                                         r  A/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[1]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.226ns  (logic 0.337ns (27.533%)  route 0.888ns (72.467%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sensor[1] (IN)
                         net (fo=0)                   0.000     0.000    sensor[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sensor_IBUF[1]_inst/O
                         net (fo=12, routed)          0.673     0.921    A/sensor_IBUF[1]
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.045     0.966 r  A/next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.099     1.064    A/next_state_reg[0]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.045     1.109 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     1.226    A/next_state_reg[0]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[2]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.273ns  (logic 0.400ns (31.470%)  route 0.872ns (68.530%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  sensor[2] (IN)
                         net (fo=0)                   0.000     0.000    sensor[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sensor_IBUF[2]_inst/O
                         net (fo=13, routed)          0.450     0.715    A/sensor_IBUF[2]
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.045     0.760 r  A/next_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.110     0.870    A/next_state_reg[2]_i_15_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.045     0.915 r  A/next_state_reg[2]_i_5/O
                         net (fo=1, routed)           0.256     1.171    A/next_state_reg[2]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.216 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.056     1.273    A/next_state_reg[2]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[0]
                            (input port)
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.442ns  (logic 0.335ns (23.256%)  route 1.107ns (76.744%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sensor[0] (IN)
                         net (fo=0)                   0.000     0.000    sensor[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sensor_IBUF[0]_inst/O
                         net (fo=9, routed)           0.730     0.976    A/sensor_IBUF[0]
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.045     1.021 r  A/next_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.050     1.071    A/next_state_reg[3]_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.116 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.326     1.442    A/next_state_reg[3]_i_1_n_0
    SLICE_X1Y107         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[2]
                            (input port)
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.447ns  (logic 0.355ns (24.564%)  route 1.092ns (75.436%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  sensor[2] (IN)
                         net (fo=0)                   0.000     0.000    sensor[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sensor_IBUF[2]_inst/O
                         net (fo=13, routed)          0.739     1.004    A/sensor_IBUF[2]
    SLICE_X5Y106         LUT6 (Prop_lut6_I4_O)        0.045     1.049 r  A/next_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.052     1.101    A/next_state_reg[1]_i_4_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I4_O)        0.045     1.146 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.301     1.447    A/next_state_reg[1]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/EL_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 4.061ns (46.906%)  route 4.597ns (53.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.630     5.232    A/clk_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  A/EL_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518     5.750 r  A/EL_out_reg[0]/Q
                         net (fo=1, routed)           4.597    10.348    EL_LED_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.543    13.891 r  EL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.891    EL_LED[0]
    E7                                                                r  EL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 3.985ns (49.403%)  route 4.081ns (50.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.628     5.230    A/clk_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  A/NL_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  A/NL_out_reg[2]/Q
                         net (fo=1, routed)           4.081     9.767    N_LED_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.529    13.296 r  N_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.296    N_LED[2]
    G1                                                                r  N_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 4.033ns (50.168%)  route 4.006ns (49.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.631     5.233    A/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  A/E_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  A/E_out_reg[0]/Q
                         net (fo=1, routed)           4.006     9.758    E_LED_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.273 r  E_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.273    E_LED[0]
    K1                                                                r  E_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.019ns  (logic 4.045ns (50.445%)  route 3.974ns (49.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.231    A/clk_IBUF_BUFG
    SLICE_X10Y110        FDSE                                         r  A/N_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDSE (Prop_fdse_C_Q)         0.518     5.749 r  A/N_out_reg[0]/Q
                         net (fo=1, routed)           3.974     9.723    NL_LED_OBUF[0]
    H2                   OBUF (Prop_obuf_I_O)         3.527    13.250 r  NL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.250    NL_LED[0]
    H2                                                                r  NL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 4.048ns (50.680%)  route 3.940ns (49.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.231    A/clk_IBUF_BUFG
    SLICE_X10Y110        FDSE                                         r  A/NL_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDSE (Prop_fdse_C_Q)         0.518     5.749 r  A/NL_out_reg[1]/Q
                         net (fo=1, routed)           3.940     9.689    N_LED_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.530    13.219 r  N_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.219    N_LED[1]
    H1                                                                r  N_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 3.978ns (49.983%)  route 3.981ns (50.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.628     5.230    A/clk_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  A/N_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  A/N_out_reg[2]/Q
                         net (fo=1, routed)           3.981     9.667    NL_LED_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         3.522    13.190 r  NL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.190    NL_LED[2]
    G2                                                                r  NL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 4.184ns (52.789%)  route 3.742ns (47.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.231    A/clk_IBUF_BUFG
    SLICE_X10Y110        FDSE                                         r  A/N_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDSE (Prop_fdse_C_Q)         0.478     5.709 r  A/N_out_reg[1]/Q
                         net (fo=1, routed)           3.742     9.451    NL_LED_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         3.706    13.157 r  NL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.157    NL_LED[1]
    G4                                                                r  NL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 4.034ns (51.075%)  route 3.865ns (48.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.630     5.232    A/clk_IBUF_BUFG
    SLICE_X10Y107        FDRE                                         r  A/EL_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518     5.750 r  A/EL_out_reg[2]/Q
                         net (fo=1, routed)           3.865     9.615    EL_LED_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.132 r  EL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.132    EL_LED[2]
    J4                                                                r  EL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.891ns  (logic 4.026ns (51.025%)  route 3.865ns (48.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.631     5.233    A/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  A/EL_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  A/EL_out_reg[1]/Q
                         net (fo=1, routed)           3.865     9.616    EL_LED_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.124 r  EL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.124    EL_LED[1]
    J3                                                                r  EL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 3.971ns (50.522%)  route 3.889ns (49.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.231    A/clk_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  A/NL_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  A/NL_out_reg[0]/Q
                         net (fo=1, routed)           3.889     9.577    N_LED_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.092 r  N_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.092    N_LED[0]
    H4                                                                r  N_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/present_state_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.249ns (60.669%)  route 0.161ns (39.331%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[5]/Q
                         net (fo=29, routed)          0.161     1.842    A/present_state[5]
    SLICE_X0Y107         MUXF7 (Prop_muxf7_S_O)       0.085     1.927 r  A/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.927    A/next_state_reg[5]_i_1_n_0
    SLICE_X0Y107         LDCE                                         r  A/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.271ns (65.828%)  route 0.141ns (34.172%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  A/present_state_reg[1]/Q
                         net (fo=57, routed)          0.141     1.822    A/present_state[1]
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.867 r  A/next_state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.867    A/next_state_reg[4]_i_2_n_0
    SLICE_X1Y105         MUXF7 (Prop_muxf7_I0_O)      0.062     1.929 r  A/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.929    A/next_state_reg[4]_i_1_n_0
    SLICE_X1Y105         LDCE                                         r  A/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.209ns (50.012%)  route 0.209ns (49.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[5]/Q
                         net (fo=29, routed)          0.153     1.833    A/present_state[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.056     1.934    A/next_state_reg[2]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.209ns (42.881%)  route 0.278ns (57.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[5]/Q
                         net (fo=29, routed)          0.162     1.842    A/present_state[5]
    SLICE_X4Y106         LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     2.004    A/next_state_reg[0]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.209ns (29.115%)  route 0.509ns (70.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[5]/Q
                         net (fo=29, routed)          0.183     1.863    A/present_state[5]
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     1.908 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.326     2.234    A/next_state_reg[3]_i_1_n_0
    SLICE_X1Y107         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.209ns (27.384%)  route 0.554ns (72.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  A/present_state_reg[4]/Q
                         net (fo=39, routed)          0.253     1.935    A/present_state[4]
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.045     1.980 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.301     2.281    A/next_state_reg[1]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/WL_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.380ns (80.228%)  route 0.340ns (19.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  A/WL_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  A/WL_out_reg[2]/Q
                         net (fo=1, routed)           0.340     1.998    WL_LED_OBUF[2]
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.237 r  WL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.237    WL_LED[2]
    F18                                                               r  WL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/W_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.397ns (80.426%)  route 0.340ns (19.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  A/W_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  A/W_out_reg[1]/Q
                         net (fo=1, routed)           0.340     1.997    W_LED_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.253 r  W_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.253    W_LED[1]
    D18                                                               r  W_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/W_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.390ns (79.722%)  route 0.353ns (20.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  A/W_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  A/W_out_reg[2]/Q
                         net (fo=1, routed)           0.353     2.011    W_LED_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         1.249     3.259 r  W_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.259    W_LED[2]
    E18                                                               r  W_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/W_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.407ns (80.534%)  route 0.340ns (19.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  A/W_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  A/W_out_reg[0]/Q
                         net (fo=1, routed)           0.340     1.996    W_LED_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.262 r  W_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.262    W_LED[0]
    C17                                                               r  W_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 1.601ns (39.670%)  route 2.434ns (60.330%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.045     3.521    A/AS[0]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.390     4.035    A/state_out[5]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 1.601ns (39.670%)  route 2.434ns (60.330%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.045     3.521    A/AS[0]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.390     4.035    A/state_out[5]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 1.601ns (39.670%)  route 2.434ns (60.330%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.045     3.521    A/AS[0]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.390     4.035    A/state_out[5]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.601ns (40.232%)  route 2.378ns (59.768%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.045     3.521    A/AS[0]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.333     3.978    A/state_out[5]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.601ns (40.232%)  route 2.378ns (59.768%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.045     3.521    A/AS[0]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.333     3.978    A/state_out[5]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.601ns (40.232%)  route 2.378ns (59.768%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.045     3.521    A/AS[0]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.333     3.978    A/state_out[5]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.477ns (37.521%)  route 2.459ns (62.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.459     3.935    A/AS[0]
    SLICE_X3Y109         FDCE                                         f  A/timer_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.477ns (37.521%)  route 2.459ns (62.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.459     3.935    A/AS[0]
    SLICE_X3Y109         FDCE                                         f  A/timer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.477ns (37.521%)  route 2.459ns (62.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.459     3.935    A/AS[0]
    SLICE_X3Y109         FDCE                                         f  A/timer_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.477ns (37.521%)  route 2.459ns (62.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.459     3.935    A/AS[0]
    SLICE_X3Y109         FDCE                                         f  A/timer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.158ns (56.001%)  route 0.124ns (43.999%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         LDCE                         0.000     0.000 r  A/next_state_reg[4]/G
    SLICE_X1Y105         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[4]/Q
                         net (fo=2, routed)           0.124     0.282    A/next_state[4]
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[4]/C

Slack:                    inf
  Source:                 A/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.158ns (55.062%)  route 0.129ns (44.938%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         LDCE                         0.000     0.000 r  A/next_state_reg[2]/G
    SLICE_X4Y106         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[2]/Q
                         net (fo=2, routed)           0.129     0.287    A/next_state[2]
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[2]/C

Slack:                    inf
  Source:                 A/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.178ns (53.451%)  route 0.155ns (46.549%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE                         0.000     0.000 r  A/next_state_reg[1]/G
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[1]/Q
                         net (fo=2, routed)           0.155     0.333    A/next_state[1]
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[1]/C

Slack:                    inf
  Source:                 A/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.158ns (46.496%)  route 0.182ns (53.504%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         LDCE                         0.000     0.000 r  A/next_state_reg[2]/G
    SLICE_X4Y106         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[2]/Q
                         net (fo=2, routed)           0.182     0.340    A/next_state[2]
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[2]/C

Slack:                    inf
  Source:                 A/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.158ns (46.437%)  route 0.182ns (53.563%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         LDCE                         0.000     0.000 r  A/next_state_reg[3]/G
    SLICE_X1Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[3]/Q
                         net (fo=2, routed)           0.182     0.340    A/next_state[3]
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[3]/C

Slack:                    inf
  Source:                 A/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.158ns (44.344%)  route 0.198ns (55.656%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         LDCE                         0.000     0.000 r  A/next_state_reg[3]/G
    SLICE_X1Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[3]/Q
                         net (fo=2, routed)           0.198     0.356    A/next_state[3]
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[3]/C

Slack:                    inf
  Source:                 A/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.158ns (42.683%)  route 0.212ns (57.317%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         LDCE                         0.000     0.000 r  A/next_state_reg[0]/G
    SLICE_X4Y106         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[0]/Q
                         net (fo=2, routed)           0.212     0.370    A/next_state[0]
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[0]/C

Slack:                    inf
  Source:                 A/next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.158ns (41.823%)  route 0.220ns (58.177%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  A/next_state_reg[5]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[5]/Q
                         net (fo=2, routed)           0.220     0.378    A/next_state[5]
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  A/state_out_reg[5]/C

Slack:                    inf
  Source:                 A/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.178ns (46.128%)  route 0.208ns (53.872%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE                         0.000     0.000 r  A/next_state_reg[1]/G
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[1]/Q
                         net (fo=2, routed)           0.208     0.386    A/next_state[1]
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[1]/C

Slack:                    inf
  Source:                 A/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.158ns (39.365%)  route 0.243ns (60.635%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         LDCE                         0.000     0.000 r  A/next_state_reg[0]/G
    SLICE_X4Y106         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[0]/Q
                         net (fo=2, routed)           0.243     0.401    A/next_state[0]
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[0]/C





