Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 25 16:13:22 2024
| Host         : SNOW-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (27)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (27)
-------------------------------
 There are 27 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.350        0.000                      0                   27        0.149        0.000                      0                   27        3.000        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         37.350        0.000                      0                   27        0.247        0.000                      0                   27       19.500        0.000                       0                    29  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       37.353        0.000                      0                   27        0.247        0.000                      0                   27       19.500        0.000                       0                    29  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         37.350        0.000                      0                   27        0.149        0.000                      0                   27  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       37.350        0.000                      0                   27        0.149        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.350ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.979ns (75.614%)  route 0.638ns (24.386%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.504 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.513    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.732 r  SevenSegmentDisplay/clkDivider_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.732    SevenSegmentDisplay/clkDivider_reg[24]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.098    38.973    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    39.082    SevenSegmentDisplay/clkDivider_reg[24]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 37.350    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.966ns (75.755%)  route 0.629ns (24.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.710 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.710    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[21]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[21]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.394ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.958ns (75.680%)  route 0.629ns (24.320%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.702 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.702    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[23]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[23]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                 37.394    

Slack (MET) :             37.470ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.882ns (74.944%)  route 0.629ns (25.056%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.626 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.626    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[22]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                 37.470    

Slack (MET) :             37.490ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.862ns (74.743%)  route 0.629ns (25.257%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.606 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.606    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[20]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[20]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                 37.490    

Slack (MET) :             37.505ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.593 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.593    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[17]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[17]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 37.505    

Slack (MET) :             37.513ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.585 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.585    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[19]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[19]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                 37.513    

Slack (MET) :             37.589ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.509    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[18]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 37.589    

Slack (MET) :             37.609ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.489 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.489    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[16]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[16]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                 37.609    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.476 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.476    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    38.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[13]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    39.099    SevenSegmentDisplay/clkDivider_reg[13]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 37.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.681%)  route 0.176ns (45.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.260    SevenSegmentDisplay/p_0_in
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.048    -0.212 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.107    -0.458    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/clkDivider_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/clkDivider_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  SevenSegmentDisplay/clkDivider_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.320    SevenSegmentDisplay/clkDivider_reg_n_0_[18]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.210 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.210    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134    -0.464    SevenSegmentDisplay/clkDivider_reg[18]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[22]/Q
                         net (fo=1, routed)           0.114    -0.321    SevenSegmentDisplay/clkDivider_reg_n_0_[22]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134    -0.465    SevenSegmentDisplay/clkDivider_reg[22]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SevenSegmentDisplay/clkDivider_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.316    SevenSegmentDisplay/clkDivider_reg_n_0_[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.460    SevenSegmentDisplay/clkDivider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/clkDivider_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.317    SevenSegmentDisplay/clkDivider_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.461    SevenSegmentDisplay/clkDivider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.328%)  route 0.176ns (45.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.260    SevenSegmentDisplay/p_0_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.215 r  SevenSegmentDisplay/currentDigit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SevenSegmentDisplay/currentDigit[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091    -0.474    SevenSegmentDisplay/currentDigit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.172 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[15]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/clkDivider_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.172 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/clkDivider_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y23     SevenSegmentDisplay/clkDivider_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.353ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.979ns (75.614%)  route 0.638ns (24.386%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.504 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.513    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.732 r  SevenSegmentDisplay/clkDivider_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.732    SevenSegmentDisplay/clkDivider_reg[24]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    39.085    SevenSegmentDisplay/clkDivider_reg[24]
  -------------------------------------------------------------------
                         required time                         39.085    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 37.353    

Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.966ns (75.755%)  route 0.629ns (24.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.710 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.710    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[21]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.099    SevenSegmentDisplay/clkDivider_reg[21]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.397ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.958ns (75.680%)  route 0.629ns (24.320%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.702 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.702    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[23]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.099    SevenSegmentDisplay/clkDivider_reg[23]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                 37.397    

Slack (MET) :             37.473ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.882ns (74.944%)  route 0.629ns (25.056%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.626 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.626    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.099    SevenSegmentDisplay/clkDivider_reg[22]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                 37.473    

Slack (MET) :             37.493ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.862ns (74.743%)  route 0.629ns (25.257%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.606 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.606    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[20]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.099    SevenSegmentDisplay/clkDivider_reg[20]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                 37.493    

Slack (MET) :             37.508ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.593 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.593    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[17]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.101    SevenSegmentDisplay/clkDivider_reg[17]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 37.508    

Slack (MET) :             37.516ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.585 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.585    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[19]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.101    SevenSegmentDisplay/clkDivider_reg[19]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                 37.516    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.509    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.101    SevenSegmentDisplay/clkDivider_reg[18]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.612ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.489 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.489    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[16]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.101    SevenSegmentDisplay/clkDivider_reg[16]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                 37.612    

Slack (MET) :             37.626ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.476 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.476    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    38.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[13]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    39.102    SevenSegmentDisplay/clkDivider_reg[13]
  -------------------------------------------------------------------
                         required time                         39.102    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 37.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.681%)  route 0.176ns (45.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.260    SevenSegmentDisplay/p_0_in
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.048    -0.212 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.107    -0.458    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/clkDivider_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/clkDivider_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  SevenSegmentDisplay/clkDivider_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.320    SevenSegmentDisplay/clkDivider_reg_n_0_[18]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.210 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.210    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134    -0.464    SevenSegmentDisplay/clkDivider_reg[18]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[22]/Q
                         net (fo=1, routed)           0.114    -0.321    SevenSegmentDisplay/clkDivider_reg_n_0_[22]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134    -0.465    SevenSegmentDisplay/clkDivider_reg[22]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SevenSegmentDisplay/clkDivider_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.316    SevenSegmentDisplay/clkDivider_reg_n_0_[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.460    SevenSegmentDisplay/clkDivider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/clkDivider_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.317    SevenSegmentDisplay/clkDivider_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.461    SevenSegmentDisplay/clkDivider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.328%)  route 0.176ns (45.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.260    SevenSegmentDisplay/p_0_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.215 r  SevenSegmentDisplay/currentDigit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SevenSegmentDisplay/currentDigit[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091    -0.474    SevenSegmentDisplay/currentDigit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.172 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[15]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/clkDivider_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.172 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/clkDivider_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y23     SevenSegmentDisplay/clkDivider_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y19     SevenSegmentDisplay/clkDivider_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y21     SevenSegmentDisplay/clkDivider_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     SevenSegmentDisplay/clkDivider_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.350ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.979ns (75.614%)  route 0.638ns (24.386%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.504 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.513    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.732 r  SevenSegmentDisplay/clkDivider_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.732    SevenSegmentDisplay/clkDivider_reg[24]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.098    38.973    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    39.082    SevenSegmentDisplay/clkDivider_reg[24]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 37.350    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.966ns (75.755%)  route 0.629ns (24.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.710 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.710    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[21]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[21]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.394ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.958ns (75.680%)  route 0.629ns (24.320%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.702 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.702    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[23]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[23]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                 37.394    

Slack (MET) :             37.470ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.882ns (74.944%)  route 0.629ns (25.056%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.626 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.626    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[22]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                 37.470    

Slack (MET) :             37.490ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.862ns (74.743%)  route 0.629ns (25.257%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.606 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.606    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[20]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[20]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                 37.490    

Slack (MET) :             37.505ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.593 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.593    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[17]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[17]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 37.505    

Slack (MET) :             37.513ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.585 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.585    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[19]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[19]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                 37.513    

Slack (MET) :             37.589ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.509    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[18]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 37.589    

Slack (MET) :             37.609ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.489 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.489    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[16]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[16]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                 37.609    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.476 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.476    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    38.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[13]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    39.099    SevenSegmentDisplay/clkDivider_reg[13]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 37.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.681%)  route 0.176ns (45.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.260    SevenSegmentDisplay/p_0_in
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.048    -0.212 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.107    -0.361    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.365    SevenSegmentDisplay/clkDivider_reg[14]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.365    SevenSegmentDisplay/clkDivider_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  SevenSegmentDisplay/clkDivider_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.320    SevenSegmentDisplay/clkDivider_reg_n_0_[18]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.210 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.210    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134    -0.367    SevenSegmentDisplay/clkDivider_reg[18]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[22]/Q
                         net (fo=1, routed)           0.114    -0.321    SevenSegmentDisplay/clkDivider_reg_n_0_[22]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134    -0.368    SevenSegmentDisplay/clkDivider_reg[22]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SevenSegmentDisplay/clkDivider_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.316    SevenSegmentDisplay/clkDivider_reg_n_0_[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.363    SevenSegmentDisplay/clkDivider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/clkDivider_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.317    SevenSegmentDisplay/clkDivider_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.364    SevenSegmentDisplay/clkDivider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.328%)  route 0.176ns (45.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.260    SevenSegmentDisplay/p_0_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.215 r  SevenSegmentDisplay/currentDigit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SevenSegmentDisplay/currentDigit[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091    -0.377    SevenSegmentDisplay/currentDigit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.172 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[15]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.365    SevenSegmentDisplay/clkDivider_reg[15]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.172 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[11]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.365    SevenSegmentDisplay/clkDivider_reg[11]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.350ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.979ns (75.614%)  route 0.638ns (24.386%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.504 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.513    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.732 r  SevenSegmentDisplay/clkDivider_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.732    SevenSegmentDisplay/clkDivider_reg[24]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.098    38.973    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    39.082    SevenSegmentDisplay/clkDivider_reg[24]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 37.350    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.966ns (75.755%)  route 0.629ns (24.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.710 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.710    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[21]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[21]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.394ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.958ns (75.680%)  route 0.629ns (24.320%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.702 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.702    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[23]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[23]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                 37.394    

Slack (MET) :             37.470ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.882ns (74.944%)  route 0.629ns (25.056%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.626 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.626    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[22]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                 37.470    

Slack (MET) :             37.490ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.862ns (74.743%)  route 0.629ns (25.257%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.387 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.387    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.606 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.606    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    38.507    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[20]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    39.096    SevenSegmentDisplay/clkDivider_reg[20]
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                 37.490    

Slack (MET) :             37.505ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.593 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.593    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[17]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[17]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 37.505    

Slack (MET) :             37.513ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.585 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.585    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[19]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[19]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                 37.513    

Slack (MET) :             37.589ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.509    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[18]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 37.589    

Slack (MET) :             37.609ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.270 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.489 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.489    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    38.509    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[16]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    39.098    SevenSegmentDisplay/clkDivider_reg[16]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                 37.609    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.626    -0.886    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  SevenSegmentDisplay/clkDivider_reg[1]/Q
                         net (fo=1, routed)           0.629     0.262    SevenSegmentDisplay/clkDivider_reg_n_0_[1]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.919 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.036 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.036    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.153 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.153    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.476 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.476    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    38.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[13]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    39.099    SevenSegmentDisplay/clkDivider_reg[13]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 37.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.681%)  route 0.176ns (45.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.260    SevenSegmentDisplay/p_0_in
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.048    -0.212 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.107    -0.361    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.365    SevenSegmentDisplay/clkDivider_reg[14]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.365    SevenSegmentDisplay/clkDivider_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  SevenSegmentDisplay/clkDivider_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.320    SevenSegmentDisplay/clkDivider_reg_n_0_[18]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.210 r  SevenSegmentDisplay/clkDivider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.210    SevenSegmentDisplay/clkDivider_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    SevenSegmentDisplay/clk_out1
    SLICE_X64Y23         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[18]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134    -0.367    SevenSegmentDisplay/clkDivider_reg[18]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[22]/Q
                         net (fo=1, routed)           0.114    -0.321    SevenSegmentDisplay/clkDivider_reg_n_0_[22]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  SevenSegmentDisplay/clkDivider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    SevenSegmentDisplay/clkDivider_reg[20]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X64Y24         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[22]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134    -0.368    SevenSegmentDisplay/clkDivider_reg[22]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SevenSegmentDisplay/clkDivider_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.316    SevenSegmentDisplay/clkDivider_reg_n_0_[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  SevenSegmentDisplay/clkDivider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    SevenSegmentDisplay/clkDivider_reg[0]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.363    SevenSegmentDisplay/clkDivider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/clkDivider_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.317    SevenSegmentDisplay/clkDivider_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  SevenSegmentDisplay/clkDivider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    SevenSegmentDisplay/clkDivider_reg[4]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[6]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.364    SevenSegmentDisplay/clkDivider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.328%)  route 0.176ns (45.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X64Y25         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SevenSegmentDisplay/clkDivider_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.260    SevenSegmentDisplay/p_0_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.215 r  SevenSegmentDisplay/currentDigit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SevenSegmentDisplay/currentDigit[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091    -0.377    SevenSegmentDisplay/currentDigit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.172 r  SevenSegmentDisplay/clkDivider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    SevenSegmentDisplay/clkDivider_reg[12]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[15]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.365    SevenSegmentDisplay/clkDivider_reg[15]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/clkDivider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SevenSegmentDisplay/clkDivider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/clkDivider_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.318    SevenSegmentDisplay/clkDivider_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.172 r  SevenSegmentDisplay/clkDivider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    SevenSegmentDisplay/clkDivider_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/clkDivider_reg[11]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.365    SevenSegmentDisplay/clkDivider_reg[11]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.193    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.457ns (61.953%)  route 2.737ns (38.047%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.690     0.215    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.327     0.542 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.047     2.590    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     6.300 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.300    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 4.111ns (57.982%)  route 2.980ns (42.018%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.882     0.444    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.568 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.098     2.666    sevenSegmentSegments_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.197 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.197    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.084ns (58.329%)  route 2.918ns (41.671%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.882     0.444    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.568 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.036     2.604    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.109 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.109    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 4.334ns (62.358%)  route 2.616ns (37.642%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.882     0.444    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.150     0.594 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.734     2.329    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     6.056 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.056    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 4.116ns (59.317%)  route 2.823ns (40.683%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.882     0.444    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.568 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.941     2.509    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.045 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.045    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.323ns (62.572%)  route 2.586ns (37.428%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.880     0.442    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.154     0.596 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.706     2.302    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     6.016 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.016    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.103ns (60.190%)  route 2.714ns (39.810%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.880     0.442    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.834     2.400    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.923 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.923    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.217ns (61.937%)  route 2.592ns (38.063%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.690     0.215    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.299     0.514 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.902     2.416    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.915 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.915    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.503ns (73.909%)  route 0.531ns (26.091%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.302    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.099    -0.203 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.361     0.158    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.276     1.435 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.435    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.451ns (70.936%)  route 0.594ns (29.064%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.302    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.099    -0.203 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.425     0.222    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.446 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.446    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.514ns (73.679%)  route 0.541ns (26.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.301    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.098    -0.203 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.370     0.167    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     1.455 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.455    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.386ns (67.390%)  route 0.671ns (32.610%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.230    -0.229    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.184 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.441     0.257    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.458 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.458    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.463ns (70.124%)  route 0.623ns (29.876%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.301    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.099    -0.202 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.453     0.251    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.488 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.488    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.433ns (67.790%)  route 0.681ns (32.210%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.301    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.099    -0.202 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.510     0.308    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.514 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.514    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.459ns (67.232%)  route 0.711ns (32.768%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.301    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.099    -0.202 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.541     0.339    sevenSegmentSegments_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.571 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.571    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.457ns (66.828%)  route 0.723ns (33.172%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.230    -0.229    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.045    -0.184 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.493     0.310    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     1.581 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.581    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.457ns (61.953%)  route 2.737ns (38.047%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.690     0.215    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.327     0.542 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.047     2.590    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     6.300 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.300    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 4.111ns (57.982%)  route 2.980ns (42.018%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.882     0.444    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.568 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.098     2.666    sevenSegmentSegments_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.197 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.197    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.084ns (58.329%)  route 2.918ns (41.671%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.882     0.444    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.568 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.036     2.604    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.109 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.109    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 4.334ns (62.358%)  route 2.616ns (37.642%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.882     0.444    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.150     0.594 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.734     2.329    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     6.056 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.056    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 4.116ns (59.317%)  route 2.823ns (40.683%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.882     0.444    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.568 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.941     2.509    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.045 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.045    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.323ns (62.572%)  route 2.586ns (37.428%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.880     0.442    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.154     0.596 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.706     2.302    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     6.016 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.016    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.103ns (60.190%)  route 2.714ns (39.810%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.880     0.442    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.834     2.400    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.923 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.923    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.217ns (61.937%)  route 2.592ns (38.063%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.690     0.215    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.299     0.514 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.902     2.416    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.915 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.915    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.503ns (73.909%)  route 0.531ns (26.091%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.302    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.099    -0.203 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.361     0.158    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.276     1.435 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.435    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.451ns (70.936%)  route 0.594ns (29.064%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.302    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.099    -0.203 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.425     0.222    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.446 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.446    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.514ns (73.679%)  route 0.541ns (26.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.301    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.098    -0.203 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.370     0.167    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     1.455 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.455    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.386ns (67.390%)  route 0.671ns (32.610%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.230    -0.229    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.184 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.441     0.257    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.458 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.458    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.463ns (70.124%)  route 0.623ns (29.876%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.301    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.099    -0.202 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.453     0.251    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.488 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.488    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.433ns (67.790%)  route 0.681ns (32.210%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.301    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.099    -0.202 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.510     0.308    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.514 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.514    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.459ns (67.232%)  route 0.711ns (32.768%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.171    -0.301    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.099    -0.202 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.541     0.339    sevenSegmentSegments_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.571 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.571    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.457ns (66.828%)  route 0.723ns (33.172%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    SevenSegmentDisplay/clk_out1
    SLICE_X65Y24         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.230    -0.229    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.045    -0.184 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.493     0.310    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     1.581 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.581    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





