// Seed: 1470766277
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout supply0 id_1;
  logic [-1 'b0 : 1] id_3;
  assign id_1 = -1 ? 1 : id_1;
endmodule
module module_1 #(
    parameter id_9 = 32'd70
) (
    output supply1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output wor id_3,
    input wire id_4,
    input wand id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri id_8
    , id_12,
    output tri0 _id_9,
    output logic id_10
);
  assign id_12 = id_8;
  logic [id_9 : -1] id_13;
  ;
  logic id_14;
  ;
  wire id_15;
  assign id_3 = id_12;
  always begin : LABEL_0
    id_10 = id_15;
  end
  module_0 modCall_1 (
      id_15,
      id_13
  );
endmodule
