

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_99_13'
================================================================
* Date:           Fri May 10 16:41:43 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_42 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.702 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_13  |        9|        9|         1|          1|          1|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 4 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr_1 = alloca i32 1"   --->   Operation 5 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_2 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_3 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_4 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_5 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_6 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_1_reload"   --->   Operation 13 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_2_reload"   --->   Operation 14 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_3_reload"   --->   Operation 15 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_4_reload"   --->   Operation 16 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_5_reload"   --->   Operation 17 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_6_reload"   --->   Operation 18 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg2_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_15_reload"   --->   Operation 19 'read' 'arg2_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg2_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_14_reload"   --->   Operation 20 'read' 'arg2_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg2_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_13_reload"   --->   Operation 21 'read' 'arg2_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg2_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_12_reload"   --->   Operation 22 'read' 'arg2_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg2_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_11_reload"   --->   Operation 23 'read' 'arg2_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg2_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_10_reload"   --->   Operation 24 'read' 'arg2_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg2_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_9_reload"   --->   Operation 25 'read' 'arg2_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_8_reload"   --->   Operation 26 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_7_reload"   --->   Operation 27 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 28 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 29 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 30 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 31 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 32 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 33 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 34 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 35 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 36 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add159355_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add159355_reload"   --->   Operation 37 'read' 'add159355_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add159_1153356_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add159_1153356_reload"   --->   Operation 38 'read' 'add159_1153356_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add159_2167357_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add159_2167357_reload"   --->   Operation 39 'read' 'add159_2167357_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add159_3358_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add159_3358_reload"   --->   Operation 40 'read' 'add159_3358_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add159_4359_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add159_4359_reload"   --->   Operation 41 'read' 'add159_4359_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add159_1117360_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add159_1117360_reload"   --->   Operation 42 'read' 'add159_1117360_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add159_1117_1361_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add159_1117_1361_reload"   --->   Operation 43 'read' 'add159_1117_1361_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add159_1117_1361_reload_read, i64 %arr_6"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add159_1117360_reload_read, i64 %arr_5"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add159_4359_reload_read, i64 %arr_4"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add159_3358_reload_read, i64 %arr_3"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add159_2167357_reload_read, i64 %arr_2"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add159_1153356_reload_read, i64 %arr_1"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add159355_reload_read, i64 %arr"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc213.6"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [d5.cpp:106]   --->   Operation 54 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln99 = icmp_eq  i4 %k_1, i4 9" [d5.cpp:99]   --->   Operation 55 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln106 = add i4 %k_1, i4 1" [d5.cpp:106]   --->   Operation 56 'add' 'add_ln106' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc213.6.split, void %for.inc246.preheader.exitStub" [d5.cpp:99]   --->   Operation 57 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%arr_load_1 = load i64 %arr" [d5.cpp:113]   --->   Operation 58 'load' 'arr_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%arr_1_load_1 = load i64 %arr_1" [d5.cpp:113]   --->   Operation 59 'load' 'arr_1_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%arr_2_load_1 = load i64 %arr_2" [d5.cpp:113]   --->   Operation 60 'load' 'arr_2_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%arr_3_load_1 = load i64 %arr_3" [d5.cpp:113]   --->   Operation 61 'load' 'arr_3_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%arr_4_load_1 = load i64 %arr_4" [d5.cpp:113]   --->   Operation 62 'load' 'arr_4_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%arr_5_load_1 = load i64 %arr_5" [d5.cpp:113]   --->   Operation 63 'load' 'arr_5_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%arr_6_load_1 = load i64 %arr_6" [d5.cpp:113]   --->   Operation 64 'load' 'arr_6_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [d5.cpp:99]   --->   Operation 65 'load' 'i_load' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d5.cpp:101]   --->   Operation 66 'specpipeline' 'specpipeline_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [d5.cpp:99]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [d5.cpp:99]   --->   Operation 68 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.48ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_load" [d5.cpp:113]   --->   Operation 69 'mux' 'tmp_s' <Predicate = (!icmp_ln99)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i32 %tmp_s" [d5.cpp:113]   --->   Operation 70 'zext' 'zext_ln113' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.77ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %k_1" [d5.cpp:113]   --->   Operation 71 'mux' 'tmp_1' <Predicate = (!icmp_ln99)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i32 %tmp_1" [d5.cpp:113]   --->   Operation 72 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 73 '%mul_ln113 = mul i64 %zext_ln113_1, i64 %zext_ln113'
ST_2 : Operation 73 [1/1] (2.10ns)   --->   "%mul_ln113 = mul i64 %zext_ln113_1, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 73 'mul' 'mul_ln113' <Predicate = (!icmp_ln99)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.08ns)   --->   "%arr_7 = add i64 %mul_ln113, i64 %arr_load_1" [d5.cpp:113]   --->   Operation 74 'add' 'arr_7' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.77ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %k_1" [d5.cpp:113]   --->   Operation 75 'mux' 'tmp_2' <Predicate = (!icmp_ln99)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i32 %tmp_2" [d5.cpp:113]   --->   Operation 76 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 77 '%mul_ln113_1 = mul i64 %zext_ln113_2, i64 %zext_ln113'
ST_2 : Operation 77 [1/1] (2.10ns)   --->   "%mul_ln113_1 = mul i64 %zext_ln113_2, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 77 'mul' 'mul_ln113_1' <Predicate = (!icmp_ln99)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.08ns)   --->   "%arr_8 = add i64 %mul_ln113_1, i64 %arr_1_load_1" [d5.cpp:113]   --->   Operation 78 'add' 'arr_8' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.77ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i4 %k_1" [d5.cpp:113]   --->   Operation 79 'mux' 'tmp_3' <Predicate = (!icmp_ln99)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i32 %tmp_3" [d5.cpp:113]   --->   Operation 80 'zext' 'zext_ln113_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 81 '%mul_ln113_2 = mul i64 %zext_ln113_3, i64 %zext_ln113'
ST_2 : Operation 81 [1/1] (2.10ns)   --->   "%mul_ln113_2 = mul i64 %zext_ln113_3, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 81 'mul' 'mul_ln113_2' <Predicate = (!icmp_ln99)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.08ns)   --->   "%arr_9 = add i64 %mul_ln113_2, i64 %arr_2_load_1" [d5.cpp:113]   --->   Operation 82 'add' 'arr_9' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.77ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i4 %k_1" [d5.cpp:113]   --->   Operation 83 'mux' 'tmp_4' <Predicate = (!icmp_ln99)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i32 %tmp_4" [d5.cpp:113]   --->   Operation 84 'zext' 'zext_ln113_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 85 '%mul_ln113_3 = mul i64 %zext_ln113_4, i64 %zext_ln113'
ST_2 : Operation 85 [1/1] (2.10ns)   --->   "%mul_ln113_3 = mul i64 %zext_ln113_4, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 85 'mul' 'mul_ln113_3' <Predicate = (!icmp_ln99)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.08ns)   --->   "%arr_10 = add i64 %mul_ln113_3, i64 %arr_3_load_1" [d5.cpp:113]   --->   Operation 86 'add' 'arr_10' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.77ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i4 %k_1" [d5.cpp:113]   --->   Operation 87 'mux' 'tmp_5' <Predicate = (!icmp_ln99)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i32 %tmp_5" [d5.cpp:113]   --->   Operation 88 'zext' 'zext_ln113_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 89 '%mul_ln113_4 = mul i64 %zext_ln113_5, i64 %zext_ln113'
ST_2 : Operation 89 [1/1] (2.10ns)   --->   "%mul_ln113_4 = mul i64 %zext_ln113_5, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 89 'mul' 'mul_ln113_4' <Predicate = (!icmp_ln99)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.08ns)   --->   "%arr_11 = add i64 %mul_ln113_4, i64 %arr_4_load_1" [d5.cpp:113]   --->   Operation 90 'add' 'arr_11' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.77ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i4 %k_1" [d5.cpp:113]   --->   Operation 91 'mux' 'tmp_6' <Predicate = (!icmp_ln99)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i32 %tmp_6" [d5.cpp:113]   --->   Operation 92 'zext' 'zext_ln113_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 93 '%mul_ln113_5 = mul i64 %zext_ln113_6, i64 %zext_ln113'
ST_2 : Operation 93 [1/1] (2.10ns)   --->   "%mul_ln113_5 = mul i64 %zext_ln113_6, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 93 'mul' 'mul_ln113_5' <Predicate = (!icmp_ln99)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.08ns)   --->   "%arr_12 = add i64 %mul_ln113_5, i64 %arr_5_load_1" [d5.cpp:113]   --->   Operation 94 'add' 'arr_12' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.77ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i4 %k_1" [d5.cpp:113]   --->   Operation 95 'mux' 'tmp_7' <Predicate = (!icmp_ln99)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i32 %tmp_7" [d5.cpp:113]   --->   Operation 96 'zext' 'zext_ln113_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 97 '%mul_ln113_6 = mul i64 %zext_ln113_7, i64 %zext_ln113'
ST_2 : Operation 97 [1/1] (2.10ns)   --->   "%mul_ln113_6 = mul i64 %zext_ln113_7, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 97 'mul' 'mul_ln113_6' <Predicate = (!icmp_ln99)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.08ns)   --->   "%arr_13 = add i64 %mul_ln113_6, i64 %arr_6_load_1" [d5.cpp:113]   --->   Operation 98 'add' 'arr_13' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.79ns)   --->   "%add_ln99 = add i4 %i_load, i4 15" [d5.cpp:99]   --->   Operation 99 'add' 'add_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln99 = store i4 %add_ln99, i4 %i" [d5.cpp:99]   --->   Operation 100 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_2 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln99 = store i4 %add_ln106, i4 %k" [d5.cpp:99]   --->   Operation 101 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln99 = store i64 %arr_13, i64 %arr_6" [d5.cpp:99]   --->   Operation 102 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln99 = store i64 %arr_12, i64 %arr_5" [d5.cpp:99]   --->   Operation 103 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln99 = store i64 %arr_11, i64 %arr_4" [d5.cpp:99]   --->   Operation 104 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln99 = store i64 %arr_10, i64 %arr_3" [d5.cpp:99]   --->   Operation 105 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln99 = store i64 %arr_9, i64 %arr_2" [d5.cpp:99]   --->   Operation 106 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_2 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln99 = store i64 %arr_8, i64 %arr_1" [d5.cpp:99]   --->   Operation 107 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln99 = store i64 %arr_7, i64 %arr" [d5.cpp:99]   --->   Operation 108 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc213.6" [d5.cpp:99]   --->   Operation 109 'br' 'br_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr"   --->   Operation 110 'load' 'arr_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%arr_1_load = load i64 %arr_1"   --->   Operation 111 'load' 'arr_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%arr_2_load = load i64 %arr_2"   --->   Operation 112 'load' 'arr_2_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%arr_3_load = load i64 %arr_3"   --->   Operation 113 'load' 'arr_3_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%arr_4_load = load i64 %arr_4"   --->   Operation 114 'load' 'arr_4_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%arr_5_load = load i64 %arr_5"   --->   Operation 115 'load' 'arr_5_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%arr_6_load = load i64 %arr_6"   --->   Operation 116 'load' 'arr_6_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add212_6354_out, i64 %arr_6_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add212_5353_out, i64 %arr_5_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add212_4352_out, i64 %arr_4_load"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add212_3351_out, i64 %arr_3_load"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add212_2350_out, i64 %arr_2_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add212_1349_out, i64 %arr_1_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add212348_out, i64 %arr_load"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [47]  (0.000 ns)
	'store' operation ('store_ln0') of constant 15 on local variable 'i' [79]  (0.427 ns)

 <State 2>: 5.702ns
The critical path consists of the following:
	'load' operation ('k', d5.cpp:106) on local variable 'k' [90]  (0.000 ns)
	'mux' operation ('tmp_7', d5.cpp:113) [132]  (0.770 ns)
	multiplexor before operation 'mul' with delay (1.317 ns)
'mul' operation ('mul_ln113_6', d5.cpp:113) [134]  (2.103 ns)
	'add' operation ('arr', d5.cpp:113) [135]  (1.085 ns)
	'store' operation ('store_ln99', d5.cpp:99) of variable 'arr', d5.cpp:113 on local variable 'arr' [139]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
