# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model fork_type
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] ins_valid outs_ready[0] outs_ready[1]
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] outs[23] outs[24] outs[25] outs[26] outs[27] outs[28] outs[29] outs[30] outs[31] outs[32] outs[33] outs_valid[0] outs_valid[1]
.names $false
.names $true
1
.names $undef
.names control.anyBlockFull.outs control.ins_ready
0 1
.names ins_valid control.anyBlockFull.outs control.backpressure
11 1
.names control.regBlock[0].regblock.keepValue control.regBlock[1].regblock.keepValue $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100
1- 1
-1 1
.names $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100 $flatten\control.\anyBlockFull.$eq$/home/ubuntu/dynamatic/data/verilog/support/logic.v:38$10_Y
0 1
.names $true $false $flatten\control.\anyBlockFull.$eq$/home/ubuntu/dynamatic/data/verilog/support/logic.v:38$10_Y control.anyBlockFull.outs
1-0 1
-11 1
.latch $flatten\control.\regBlock[0].regblock.$0\transmitValue[0:0] control.regBlock[0].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[0].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[0].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[0] $flatten\control.\regBlock[0].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[0].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[0].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[0].regblock.transmitValue control.regBlock[0].regblock.keepValue
11 1
.names control.regBlock[0].regblock.keepValue $flatten\control.\regBlock[0].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[0].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[0].regblock.transmitValue ins_valid control.regBlock[0].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[1].regblock.$0\transmitValue[0:0] control.regBlock[1].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[1].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[1].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[1] $flatten\control.\regBlock[1].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[1].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[1].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[1].regblock.transmitValue control.regBlock[1].regblock.keepValue
11 1
.names control.regBlock[1].regblock.keepValue $flatten\control.\regBlock[1].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[1].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[1].regblock.transmitValue ins_valid control.regBlock[1].regblock.outs_valid
11 1
.names rst control.rst
1 1
.names control.regBlock[0].regblock.outs_valid control.outs_valid[0]
1 1
.names control.regBlock[1].regblock.outs_valid control.outs_valid[1]
1 1
.names outs_ready[0] control.outs_ready[0]
1 1
.names outs_ready[1] control.outs_ready[1]
1 1
.names ins_valid control.ins_valid
1 1
.names clk control.clk
1 1
.names control.regBlock[0].regblock.keepValue control.blockStopArray[0]
1 1
.names control.regBlock[1].regblock.keepValue control.blockStopArray[1]
1 1
.names control.anyBlockFull.outs control.anyBlockStop
1 1
.names control.backpressure control.regBlock[1].regblock.backpressure
1 1
.names control.regBlock[1].regblock.keepValue control.regBlock[1].regblock.blockStop
1 1
.names clk control.regBlock[1].regblock.clk
1 1
.names ins_valid control.regBlock[1].regblock.ins_valid
1 1
.names outs_ready[1] control.regBlock[1].regblock.outs_ready
1 1
.names rst control.regBlock[1].regblock.rst
1 1
.names control.backpressure control.regBlock[0].regblock.backpressure
1 1
.names control.regBlock[0].regblock.keepValue control.regBlock[0].regblock.blockStop
1 1
.names clk control.regBlock[0].regblock.clk
1 1
.names ins_valid control.regBlock[0].regblock.ins_valid
1 1
.names outs_ready[0] control.regBlock[0].regblock.outs_ready
1 1
.names rst control.regBlock[0].regblock.rst
1 1
.names $false control.anyBlockFull.all_zeros[0]
1 1
.names $false control.anyBlockFull.all_zeros[1]
1 1
.names control.regBlock[0].regblock.keepValue control.anyBlockFull.ins[0]
1 1
.names control.regBlock[1].regblock.keepValue control.anyBlockFull.ins[1]
1 1
.names control.ins_ready ins_ready
1 1
.names ins[0] outs[0]
1 1
.names ins[1] outs[1]
1 1
.names ins[2] outs[2]
1 1
.names ins[3] outs[3]
1 1
.names ins[4] outs[4]
1 1
.names ins[5] outs[5]
1 1
.names ins[6] outs[6]
1 1
.names ins[7] outs[7]
1 1
.names ins[8] outs[8]
1 1
.names ins[9] outs[9]
1 1
.names ins[10] outs[10]
1 1
.names ins[11] outs[11]
1 1
.names ins[12] outs[12]
1 1
.names ins[13] outs[13]
1 1
.names ins[14] outs[14]
1 1
.names ins[15] outs[15]
1 1
.names ins[16] outs[16]
1 1
.names ins[0] outs[17]
1 1
.names ins[1] outs[18]
1 1
.names ins[2] outs[19]
1 1
.names ins[3] outs[20]
1 1
.names ins[4] outs[21]
1 1
.names ins[5] outs[22]
1 1
.names ins[6] outs[23]
1 1
.names ins[7] outs[24]
1 1
.names ins[8] outs[25]
1 1
.names ins[9] outs[26]
1 1
.names ins[10] outs[27]
1 1
.names ins[11] outs[28]
1 1
.names ins[12] outs[29]
1 1
.names ins[13] outs[30]
1 1
.names ins[14] outs[31]
1 1
.names ins[15] outs[32]
1 1
.names ins[16] outs[33]
1 1
.names control.regBlock[0].regblock.outs_valid outs_valid[0]
1 1
.names control.regBlock[1].regblock.outs_valid outs_valid[1]
1 1
.end
