==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../src/atax.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 362.887 ; gain = 0.082 ; free physical = 84507 ; free virtual = 94574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 362.887 ; gain = 0.082 ; free physical = 84507 ; free virtual = 94573
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 362.887 ; gain = 0.082 ; free physical = 84508 ; free virtual = 94575
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 362.887 ; gain = 0.082 ; free physical = 84528 ; free virtual = 94595
WARNING: [XFORM 203-105] Cannot partition array 'A' (../src/atax.c:3): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'buff_A' (../src/atax.c:6): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'buff_x' (../src/atax.c:7): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'buff_y_out' (../src/atax.c:8): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'tmp1' (../src/atax.c:9): incorrect partition factor 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 490.805 ; gain = 128.000 ; free physical = 84503 ; free virtual = 94570
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'lprd_1' (../src/atax.c:11:39) in function 'atax' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'lp3' (../src/atax.c:26:36) in function 'atax'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 490.805 ; gain = 128.000 ; free physical = 84520 ; free virtual = 94587
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'atax' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lprd_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'lp3_lp4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.58 seconds; current allocated memory: 63.303 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 63.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'atax/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'atax/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'atax/y_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'atax' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'atax_fadd_32ns_32ns_32_4_full_dsp_1' to 'atax_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'atax_fmul_32ns_32ns_32_2_max_dsp_1' to 'atax_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'atax_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'atax_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atax'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 64.913 MB.
INFO: [RTMG 210-278] Implementing memory 'atax_buff_A_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'atax_buff_x_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'atax_buff_y_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 490.805 ; gain = 128.000 ; free physical = 84540 ; free virtual = 94610
INFO: [SYSC 207-301] Generating SystemC RTL for atax.
INFO: [VHDL 208-304] Generating VHDL RTL for atax.
INFO: [VLOG 209-307] Generating Verilog RTL for atax.
INFO: [HLS 200-10] Creating and opening project '/home/linzh/hlpow_gnn/atax/hls/prj/io2_l1n1n2_l3n1p1'.
INFO: [HLS 200-10] Adding design file '../src/atax.h' to the project
INFO: [HLS 200-10] Adding design file '../src/atax.c' to the project
INFO: [HLS 200-10] Adding test bench file '../src/main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/linzh/hlpow_gnn/atax/hls/prj/io2_l1n1n2_l3n1p1/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
