{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636980933962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636980933962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 20:55:33 2021 " "Processing started: Mon Nov 15 20:55:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636980933962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636980933962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cnt10 -c cnt10 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cnt10 -c cnt10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636980933978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cnt10_6_1200mv_85c_slow.vo F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim// simulation " "Generated file cnt10_6_1200mv_85c_slow.vo in folder \"F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636980934462 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cnt10_6_1200mv_0c_slow.vo F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim// simulation " "Generated file cnt10_6_1200mv_0c_slow.vo in folder \"F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636980934494 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cnt10_min_1200mv_0c_fast.vo F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim// simulation " "Generated file cnt10_min_1200mv_0c_fast.vo in folder \"F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636980934525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cnt10.vo F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim// simulation " "Generated file cnt10.vo in folder \"F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636980934540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cnt10_6_1200mv_85c_v_slow.sdo F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim// simulation " "Generated file cnt10_6_1200mv_85c_v_slow.sdo in folder \"F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636980934572 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cnt10_6_1200mv_0c_v_slow.sdo F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim// simulation " "Generated file cnt10_6_1200mv_0c_v_slow.sdo in folder \"F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636980934603 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cnt10_min_1200mv_0c_v_fast.sdo F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim// simulation " "Generated file cnt10_min_1200mv_0c_v_fast.sdo in folder \"F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636980934619 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cnt10_v.sdo F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim// simulation " "Generated file cnt10_v.sdo in folder \"F:/FPGA_lab_mistake/lab1_mistake/lab1_mistake16/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636980934650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636980934744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 20:55:34 2021 " "Processing ended: Mon Nov 15 20:55:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636980934744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636980934744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636980934744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636980934744 ""}
