.16-bit load/store instruction mapping in RV32I
[#insn_remapping_16bit_rv32_a]
[width="100%",options=header]
|==============================================================================
2+|Encoding    5+| Supported Extensions
|[15:13]|[1:0]   |*Zca*   |*Zcf*    |*Zcd*|*Zcmp/ Zcmt*|*Zclsd*
|111    |00      | N/A    | C.FSW   | N/A | N/A        |   C.SD
|011    |00      | N/A    | C.FLW   | N/A | N/A        |   C.LD
|111    |10      | N/A    | C.FSWSP | N/A | N/A        |   C.SDSP
|011    |10      | N/A    | C.FLWSP | N/A | N/A        |   C.LDSP

|101    |00      | N/A    | N/A     | C.FSD    | reserved       | N/A
|001    |00      | N/A    | N/A     | C.FLD    | reserved       | N/A
|101    |10      | N/A    | N/A     | C.FSDSP  | <<Zcmp,Zcmp>>/ <<Zcmt,Zcmt>> | N/A
|001    |10      | N/A    | N/A     | C.FLDSP  | reserved       | N/A
|==============================================================================

.16-bit load/store instruction mapping in {cheri_base32_ext_name}
[#insn_remapping_16bit_rv32_b]
[width="100%",options=header]
|==============================================================================
2+|Encoding    3+| Supported Extensions
|[15:13]|[1:0]   |*Zca*   |*Zcd*|*Zcmp/ Zcmt*
|111    |00    3+| <<C_STORE_CAP>>
|111    |10    3+| <<C_STORE_CAP_SP>>
|011    |10    3+| <<C_LOAD_CAP_SP>>
|011    |00    3+| <<C_LOAD_CAP>>

|101    |00      | N/A    | C.FSD    | reserved
|001    |00      | N/A    | C.FLD    | reserved
|101    |10      | N/A    | C.FSDSP  | <<Zcmp_CHERI>>/ <<Zcmt_CHERI>>
|001    |10      | N/A    | C.FLDSP  | reserved
|==============================================================================

NOTE: Zcf and Zclsd are incompatible with {cheri_base32_ext_name}.
