
===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 132 unannotated drivers.
 cbx_1__8_.cbx_1__8_.mux_bottom_ipin_0.mux_l2_in_3__362/HI
 cbx_1__8_.cbx_1__8_.mux_bottom_ipin_1.mux_l2_in_3__363/HI
 cbx_1__8_.cbx_1__8_.mux_bottom_ipin_2.mux_l2_in_3__364/HI
 cbx_1__8_.cbx_1__8_.mux_bottom_ipin_3.mux_l2_in_3__365/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_0.mux_l2_in_3__366/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_1.mux_l2_in_3__367/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_10.mux_l2_in_3__368/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_11.mux_l2_in_3__369/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_12.mux_l2_in_3__370/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_13.mux_l2_in_3__239/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_14.mux_l2_in_3__240/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_15.mux_l2_in_3__241/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_2.mux_l2_in_3__242/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_3.mux_l2_in_3__243/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_4.mux_l2_in_3__244/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_5.mux_l2_in_3__245/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_6.mux_l2_in_3__246/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_7.mux_l2_in_3__247/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_8.mux_l2_in_3__248/HI
 cbx_1__8_.cbx_1__8_.mux_top_ipin_9.mux_l2_in_3__249/HI
 cby_1__8_.mux_right_ipin_0.mux_l2_in_3__250/HI
 cby_1__8_.mux_right_ipin_1.mux_l2_in_3__251/HI
 cby_1__8_.mux_right_ipin_10.mux_l2_in_3__252/HI
 cby_1__8_.mux_right_ipin_11.mux_l2_in_3__253/HI
 cby_1__8_.mux_right_ipin_12.mux_l2_in_3__254/HI
 cby_1__8_.mux_right_ipin_13.mux_l2_in_3__255/HI
 cby_1__8_.mux_right_ipin_14.mux_l2_in_3__256/HI
 cby_1__8_.mux_right_ipin_15.mux_l2_in_3__257/HI
 cby_1__8_.mux_right_ipin_2.mux_l2_in_3__258/HI
 cby_1__8_.mux_right_ipin_3.mux_l2_in_3__259/HI
 cby_1__8_.mux_right_ipin_4.mux_l2_in_3__260/HI
 cby_1__8_.mux_right_ipin_5.mux_l2_in_3__261/HI
 cby_1__8_.mux_right_ipin_6.mux_l2_in_3__262/HI
 cby_1__8_.mux_right_ipin_7.mux_l2_in_3__263/HI
 cby_1__8_.mux_right_ipin_8.mux_l2_in_3__264/HI
 cby_1__8_.mux_right_ipin_9.mux_l2_in_3__265/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__266/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__267/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__268/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__269/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__270/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__271/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__272/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__273/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__274/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__275/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__276/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__277/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__278/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__279/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__280/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__281/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__282/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__283/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__284/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__285/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__286/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__287/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__288/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__289/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__290/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__291/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__292/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__293/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__294/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__295/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__296/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__297/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__298/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__299/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__300/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__301/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__302/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__303/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__304/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__305/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__306/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__307/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__308/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__309/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__310/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__311/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__312/HI
 grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__313/HI
 sb_1__8_.mux_bottom_track_1.mux_l2_in_1__314/HI
 sb_1__8_.mux_bottom_track_11.mux_l2_in_1__315/HI
 sb_1__8_.mux_bottom_track_13.mux_l2_in_1__316/HI
 sb_1__8_.mux_bottom_track_15.mux_l2_in_1__317/HI
 sb_1__8_.mux_bottom_track_17.mux_l2_in_1__318/HI
 sb_1__8_.mux_bottom_track_19.mux_l2_in_1__319/HI
 sb_1__8_.mux_bottom_track_21.mux_l1_in_1__320/HI
 sb_1__8_.mux_bottom_track_23.mux_l1_in_1__321/HI
 sb_1__8_.mux_bottom_track_25.mux_l1_in_1__322/HI
 sb_1__8_.mux_bottom_track_27.mux_l1_in_1__323/HI
 sb_1__8_.mux_bottom_track_29.mux_l2_in_0__324/HI
 sb_1__8_.mux_bottom_track_3.mux_l2_in_1__325/HI
 sb_1__8_.mux_bottom_track_31.mux_l2_in_0__326/HI
 sb_1__8_.mux_bottom_track_33.mux_l2_in_0__327/HI
 sb_1__8_.mux_bottom_track_35.mux_l2_in_0__328/HI
 sb_1__8_.mux_bottom_track_37.mux_l2_in_1__329/HI
 sb_1__8_.mux_bottom_track_39.mux_l2_in_0__330/HI
 sb_1__8_.mux_bottom_track_41.mux_l2_in_0__331/HI
 sb_1__8_.mux_bottom_track_43.mux_l2_in_0__332/HI
 sb_1__8_.mux_bottom_track_45.mux_l2_in_0__333/HI
 sb_1__8_.mux_bottom_track_47.mux_l2_in_0__334/HI
 sb_1__8_.mux_bottom_track_49.mux_l2_in_0__335/HI
 sb_1__8_.mux_bottom_track_5.mux_l2_in_1__336/HI
 sb_1__8_.mux_bottom_track_51.mux_l2_in_0__337/HI
 sb_1__8_.mux_bottom_track_7.mux_l2_in_1__338/HI
 sb_1__8_.mux_bottom_track_9.mux_l2_in_1__339/HI
 sb_1__8_.mux_left_track_1.mux_l2_in_3__340/HI
 sb_1__8_.mux_left_track_11.mux_l2_in_3__341/HI
 sb_1__8_.mux_left_track_13.mux_l1_in_3__342/HI
 sb_1__8_.mux_left_track_21.mux_l1_in_3__343/HI
 sb_1__8_.mux_left_track_29.mux_l1_in_3__344/HI
 sb_1__8_.mux_left_track_3.mux_l2_in_3__345/HI
 sb_1__8_.mux_left_track_37.mux_l2_in_1__346/HI
 sb_1__8_.mux_left_track_45.mux_l2_in_1__347/HI
 sb_1__8_.mux_left_track_5.mux_l2_in_3__348/HI
 sb_1__8_.mux_left_track_53.mux_l2_in_1__349/HI
 sb_1__8_.mux_left_track_7.mux_l2_in_3__350/HI
 sb_1__8_.mux_right_track_0.mux_l2_in_3__351/HI
 sb_1__8_.mux_right_track_10.mux_l2_in_3__352/HI
 sb_1__8_.mux_right_track_12.mux_l1_in_3__353/HI
 sb_1__8_.mux_right_track_2.mux_l2_in_3__354/HI
 sb_1__8_.mux_right_track_20.mux_l1_in_3__355/HI
 sb_1__8_.mux_right_track_28.mux_l1_in_3__356/HI
 sb_1__8_.mux_right_track_36.mux_l2_in_1__357/HI
 sb_1__8_.mux_right_track_4.mux_l2_in_3__358/HI
 sb_1__8_.mux_right_track_44.mux_l2_in_1__359/HI
 sb_1__8_.mux_right_track_52.mux_l2_in_1__360/HI
 sb_1__8_.mux_right_track_6.mux_l2_in_3__361/HI
Found 0 partially unannotated drivers.
parastic_annotation_check
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 10.27

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.20
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk0
Latency      CRPR       Skew
sb_1__8_.mem_left_track_1.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   3.77
grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK ^
   0.37      0.00       3.39

Clock prog_clk
Latency      CRPR       Skew
sb_1__8_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   0.77
sb_1__8_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_1_/CLK ^
   0.65     -0.03       0.08

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.27e-04   1.25e-05   6.19e-09   2.39e-04  41.8%
Combinational          1.70e-04   1.63e-04   1.56e-08   3.33e-04  58.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.97e-04   1.76e-04   2.18e-08   5.73e-04 100.0%
                          69.3%      30.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 31892 u^2 50% utilization.
area_report_end
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing SDF to /home/hosni/OpenFPGA/clear/openlane/top_tile/runs/23_03_20_05_52/results/routing/mca/process_corner_nom/top_tile.sdf...
Writing timing model to /home/hosni/OpenFPGA/clear/openlane/top_tile/runs/23_03_20_05_52/results/routing/mca/process_corner_nom/top_tile.lib...

