// Seed: 739778386
module module_0 ();
  id_1 :
  assert property (@(posedge id_1) 1 ^ id_1)
  else $display;
  assign id_1 = id_1;
  assign module_1.type_13 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri id_2
    , id_4
);
  wire id_5;
  reg id_6;
  logic [7:0] id_7 = id_7;
  assign id_7[1] = 1;
  wire id_8;
  tri1 id_9;
  always_latch force id_0 = id_6;
  assign id_4 = id_5;
  module_0 modCall_1 ();
  wire module_1;
  assign id_9 = 1;
endmodule
