GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
68d67566bc7e58def1a76b61a58ee0dc  /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/transpose
Extracting PTX file and ptxas options    1: transpose.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/transpose
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/transpose
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/transpose
Running md5sum using "md5sum /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/transpose "
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/transpose
Extracting specific PTX file named transpose.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z22transposeCoarseGrainedPfS_ii : hostFun 0x0x55a755a038b2, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing transpose.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z4copyPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13copySharedMemPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13copySharedMemPfS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14transposeNaivePfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18transposeCoalescedPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18transposeCoalescedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24transposeNoBankConflictsPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24transposeNoBankConflictsPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17transposeDiagonalPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17transposeDiagonalPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20transposeFineGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20transposeFineGrainedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22transposeCoarseGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22transposeCoarseGrainedPfS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file transpose.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from transpose.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z22transposeCoarseGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z20transposeFineGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z17transposeDiagonalPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z24transposeNoBankConflictsPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z18transposeCoalescedPfS_ii' : regs=10, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z14transposeNaivePfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z13copySharedMemPfS_ii' : regs=9, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z4copyPfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: __cudaRegisterFunction _Z20transposeFineGrainedPfS_ii : hostFun 0x0x55a755a03718, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17transposeDiagonalPfS_ii : hostFun 0x0x55a755a0357e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24transposeNoBankConflictsPfS_ii : hostFun 0x0x55a755a033e4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18transposeCoalescedPfS_ii : hostFun 0x0x55a755a0324a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14transposeNaivePfS_ii : hostFun 0x0x55a755a030b0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13copySharedMemPfS_ii : hostFun 0x0x55a755a02f16, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4copyPfS_ii : hostFun 0x0x55a755a02d7c, fat_cubin_handle = 1
Transpose Starting...

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
GPU Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 " with compute capability 7.0

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 "
> SM Capability 7.0 detected:
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> [GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 ] has 20 MP(s) x 192 (Cores/MP) = 3840 (Cores)
> Compute performance scaling factor = 1.00
> MatrixSize X = 32
> MatrixSize Y = 32

Matrix size: 32x32 (2x2 tiles), tile size: 16x16, block size: 16x16

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a02d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4copyPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4copyPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4copyPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1294
gpu_sim_insn = 20480
gpu_ipc =      15.8269
gpu_tot_sim_cycle = 1294
gpu_tot_sim_insn = 20480
gpu_tot_ipc =      15.8269
gpu_tot_issued_cta = 4
gpu_occupancy = 12.2849% 
gpu_tot_occupancy = 12.2849% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       0.1082
partiton_level_parallism_total  =       0.1082
partiton_level_parallism_util =       2.0000
partiton_level_parallism_util_total  =       2.0000
L2_BW  =      10.2548 GB/Sec
L2_BW_total  =      10.2548 GB/Sec
gpu_total_sim_rate=20480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 320
	L1I_total_cache_misses = 64
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 96
	L1C_total_cache_misses = 96
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 96
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 92
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 96
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 320

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 20480
gpgpu_n_tot_w_icount = 640
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62	W0_Idle:6382	W0_Scoreboard:3204	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:640
single_issue_nums: WS0:224	WS1:224	
dual_issue_nums: WS0:48	WS1:48	
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4608 {72:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4608 {72:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
maxmflatency = 297 
max_icnt2mem_latency = 13 
maxmrqlatency = 52 
max_icnt2sh_latency = 30 
averagemflatency = 148 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 18 
mrq_lat_table:20 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	81 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	80 	29 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        113        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        101       100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        101       102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        101       100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        102       103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        100        99    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        100       101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        100       101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2161 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03977
n_activity=264 dram_eff=0.3333
bk0: 16a 2057i bk1: 12a 2078i bk2: 0a 2210i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039765 
total_CMD = 2213 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 2018 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2161 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.003615 
CoL_Bus_Util = 0.019883 
Either_Row_CoL_Bus_Util = 0.023498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.211026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.211026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2120i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.210574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.210574
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2120i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.110709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.110709
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2121i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.175328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.175328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2120i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.136918
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2116i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.153638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.153638
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2116i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.160868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.160868
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2116i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.156801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.156801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 3, Miss_rate = 0.250, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 140
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=308
icnt_total_pkts_simt_to_mem=268
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.95
	minimum = 6
	maximum = 53
Network latency average = 12.2464
	minimum = 6
	maximum = 53
Slowest packet = 104
Flit latency average = 12.9462
	minimum = 6
	maximum = 51
Slowest flit = 176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00234899
	minimum = 0 (at node 4)
	maximum = 0.0146812 (at node 0)
Accepted packet rate average = 0.00234899
	minimum = 0 (at node 4)
	maximum = 0.0146812 (at node 0)
Injected flit rate average = 0.00483221
	minimum = 0 (at node 4)
	maximum = 0.028104 (at node 0)
Accepted flit rate average= 0.00483221
	minimum = 0 (at node 4)
	maximum = 0.0322987 (at node 0)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.95 (1 samples)
	minimum = 6 (1 samples)
	maximum = 53 (1 samples)
Network latency average = 12.2464 (1 samples)
	minimum = 6 (1 samples)
	maximum = 53 (1 samples)
Flit latency average = 12.9462 (1 samples)
	minimum = 6 (1 samples)
	maximum = 51 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00234899 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0146812 (1 samples)
Accepted packet rate average = 0.00234899 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0146812 (1 samples)
Injected flit rate average = 0.00483221 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.028104 (1 samples)
Accepted flit rate average = 0.00483221 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0322987 (1 samples)
Injected packet size average = 2.05714 (1 samples)
Accepted packet size average = 2.05714 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 20480 (inst/sec)
gpgpu_simulation_rate = 1294 (cycle/sec)
gpgpu_silicon_slowdown = 1241885x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a02d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 771
gpu_sim_insn = 20480
gpu_ipc =      26.5629
gpu_tot_sim_cycle = 2065
gpu_tot_sim_insn = 40960
gpu_tot_ipc =      19.8354
gpu_tot_issued_cta = 8
gpu_occupancy = 12.2526% 
gpu_tot_occupancy = 12.2728% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       0.1816
partiton_level_parallism_total  =       0.1356
partiton_level_parallism_util =       1.7500
partiton_level_parallism_util_total  =       1.8667
L2_BW  =      17.2111 GB/Sec
L2_BW_total  =      12.8521 GB/Sec
gpu_total_sim_rate=40960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 640
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192
	L1C_total_cache_misses = 192
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 184
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 40960
gpgpu_n_tot_w_icount = 1280
gpgpu_n_stall_shd_mem = 130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:126	W0_Idle:9688	W0_Scoreboard:5400	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1280
single_issue_nums: WS0:448	WS1:448	
dual_issue_nums: WS0:96	WS1:96	
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9216 {72:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 128 {8:16,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9216 {72:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 2176 {136:16,}
maxmflatency = 297 
max_icnt2mem_latency = 13 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 203 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 17 
mrq_lat_table:20 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	213 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	196 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	168 	45 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        184       139    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        169       166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        167       169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        171       166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        169       172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        172       166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        170       172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        170       172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3479 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02492
n_activity=264 dram_eff=0.3333
bk0: 16a 3375i bk1: 12a 3396i bk2: 0a 3528i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024922 
total_CMD = 3531 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 3336 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3479 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.002266 
CoL_Bus_Util = 0.012461 
Either_Row_CoL_Bus_Util = 0.014727 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.132257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.132257
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3438i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.131974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.131974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3438i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0693854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3439i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.109884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.109884
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3438i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0858114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3434i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.09629
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3434i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.100821
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3434i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0982724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 3, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 280
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.1250
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=616
icnt_total_pkts_simt_to_mem=536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.475
	minimum = 6
	maximum = 55
Network latency average = 11.55
	minimum = 6
	maximum = 55
Slowest packet = 378
Flit latency average = 11.908
	minimum = 6
	maximum = 53
Slowest flit = 734
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394366
	minimum = 0 (at node 0)
	maximum = 0.0246479 (at node 4)
Accepted packet rate average = 0.00394366
	minimum = 0 (at node 0)
	maximum = 0.0246479 (at node 4)
Injected flit rate average = 0.00811268
	minimum = 0 (at node 0)
	maximum = 0.0471831 (at node 4)
Accepted flit rate average= 0.00811268
	minimum = 0 (at node 0)
	maximum = 0.0542254 (at node 4)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7125 (2 samples)
	minimum = 6 (2 samples)
	maximum = 54 (2 samples)
Network latency average = 11.8982 (2 samples)
	minimum = 6 (2 samples)
	maximum = 54 (2 samples)
Flit latency average = 12.4271 (2 samples)
	minimum = 6 (2 samples)
	maximum = 52 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00314633 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0196645 (2 samples)
Accepted packet rate average = 0.00314633 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0196645 (2 samples)
Injected flit rate average = 0.00647245 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0376436 (2 samples)
Accepted flit rate average = 0.00647245 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.043262 (2 samples)
Injected packet size average = 2.05714 (2 samples)
Accepted packet size average = 2.05714 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 40960 (inst/sec)
gpgpu_simulation_rate = 2065 (cycle/sec)
gpgpu_silicon_slowdown = 778208x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose simple copy       , Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a02f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13copySharedMemPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (transpose.1.sm_30.ptx:94) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (transpose.1.sm_30.ptx:100) cvta.to.global.u64 %rd2, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a8 (transpose.1.sm_30.ptx:106) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (transpose.1.sm_30.ptx:112) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13copySharedMemPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13copySharedMemPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1236
gpu_sim_insn = 35840
gpu_ipc =      28.9968
gpu_tot_sim_cycle = 3301
gpu_tot_sim_insn = 76800
gpu_tot_ipc =      23.2657
gpu_tot_issued_cta = 12
gpu_occupancy = 12.3402% 
gpu_tot_occupancy = 12.2982% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 25
partiton_level_parallism =       0.1165
partiton_level_parallism_total  =       0.1284
partiton_level_parallism_util =       1.8947
partiton_level_parallism_util_total  =       1.8761
L2_BW  =      11.0428 GB/Sec
L2_BW_total  =      12.1746 GB/Sec
gpu_total_sim_rate=76800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1248
	L1I_total_cache_misses = 224
	L1I_total_cache_miss_rate = 0.1795
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 320
	L1C_total_cache_misses = 320
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 308
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 224
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 196
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1248

Total_core_cache_fail_stats:
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 78848
gpgpu_n_tot_w_icount = 2464
gpgpu_n_stall_shd_mem = 224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 12
gpgpu_n_load_insn  = 3072
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 2048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:239	W0_Idle:15791	W0_Scoreboard:7908	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2464
single_issue_nums: WS0:976	WS1:976	
dual_issue_nums: WS0:128	WS1:128	
traffic_breakdown_coretomem[CONST_ACC_R] = 96 {8:12,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13824 {72:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 224 {8:28,}
traffic_breakdown_memtocore[CONST_ACC_R] = 864 {72:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13824 {72:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 3808 {136:28,}
maxmflatency = 297 
max_icnt2mem_latency = 14 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 164 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 10 
mrq_lat_table:22 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	345 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	292 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	257 	73 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        254       192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        188       185    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        236       236    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        238       234    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        238       241    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        242       237    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        239       242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        240       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5645 n_nop=5593 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01559
n_activity=264 dram_eff=0.3333
bk0: 16a 5489i bk1: 12a 5510i bk2: 0a 5642i bk3: 0a 5645i bk4: 0a 5645i bk5: 0a 5645i bk6: 0a 5645i bk7: 0a 5645i bk8: 0a 5645i bk9: 0a 5645i bk10: 0a 5645i bk11: 0a 5645i bk12: 0a 5645i bk13: 0a 5645i bk14: 0a 5645i bk15: 0a 5646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015589 
total_CMD = 5645 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 5450 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5645 
n_nop = 5593 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.001417 
CoL_Bus_Util = 0.007795 
Either_Row_CoL_Bus_Util = 0.009212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0827281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5645 n_nop=5599 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01417
n_activity=224 dram_eff=0.3571
bk0: 12a 5522i bk1: 12a 5510i bk2: 0a 5642i bk3: 0a 5644i bk4: 0a 5644i bk5: 0a 5644i bk6: 0a 5645i bk7: 0a 5645i bk8: 0a 5645i bk9: 0a 5645i bk10: 0a 5645i bk11: 0a 5645i bk12: 0a 5646i bk13: 0a 5646i bk14: 0a 5646i bk15: 0a 5647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014172 
total_CMD = 5645 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 5470 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5645 
n_nop = 5599 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.001063 
CoL_Bus_Util = 0.007086 
Either_Row_CoL_Bus_Util = 0.008149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0825509
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5645 n_nop=5611 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01134
n_activity=120 dram_eff=0.5333
bk0: 8a 5552i bk1: 8a 5541i bk2: 0a 5643i bk3: 0a 5645i bk4: 0a 5645i bk5: 0a 5645i bk6: 0a 5645i bk7: 0a 5645i bk8: 0a 5645i bk9: 0a 5645i bk10: 0a 5645i bk11: 0a 5645i bk12: 0a 5645i bk13: 0a 5645i bk14: 0a 5645i bk15: 0a 5646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011337 
total_CMD = 5645 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5534 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5645 
n_nop = 5611 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000354 
CoL_Bus_Util = 0.005669 
Either_Row_CoL_Bus_Util = 0.006023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0434012
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5645 n_nop=5611 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01134
n_activity=120 dram_eff=0.5333
bk0: 8a 5553i bk1: 8a 5541i bk2: 0a 5643i bk3: 0a 5645i bk4: 0a 5645i bk5: 0a 5645i bk6: 0a 5645i bk7: 0a 5645i bk8: 0a 5645i bk9: 0a 5645i bk10: 0a 5645i bk11: 0a 5645i bk12: 0a 5645i bk13: 0a 5645i bk14: 0a 5645i bk15: 0a 5646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011337 
total_CMD = 5645 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5534 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5645 
n_nop = 5611 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000354 
CoL_Bus_Util = 0.005669 
Either_Row_CoL_Bus_Util = 0.006023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0687334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5645 n_nop=5611 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01134
n_activity=120 dram_eff=0.5333
bk0: 8a 5552i bk1: 8a 5541i bk2: 0a 5643i bk3: 0a 5645i bk4: 0a 5645i bk5: 0a 5645i bk6: 0a 5645i bk7: 0a 5645i bk8: 0a 5645i bk9: 0a 5645i bk10: 0a 5645i bk11: 0a 5645i bk12: 0a 5645i bk13: 0a 5645i bk14: 0a 5645i bk15: 0a 5646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011337 
total_CMD = 5645 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5534 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5645 
n_nop = 5611 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000354 
CoL_Bus_Util = 0.005669 
Either_Row_CoL_Bus_Util = 0.006023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0536758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5645 n_nop=5611 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01134
n_activity=120 dram_eff=0.5333
bk0: 8a 5548i bk1: 8a 5541i bk2: 0a 5643i bk3: 0a 5645i bk4: 0a 5645i bk5: 0a 5645i bk6: 0a 5645i bk7: 0a 5645i bk8: 0a 5645i bk9: 0a 5645i bk10: 0a 5645i bk11: 0a 5645i bk12: 0a 5645i bk13: 0a 5645i bk14: 0a 5645i bk15: 0a 5646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011337 
total_CMD = 5645 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5534 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5645 
n_nop = 5611 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000354 
CoL_Bus_Util = 0.005669 
Either_Row_CoL_Bus_Util = 0.006023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0602303
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5645 n_nop=5611 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01134
n_activity=120 dram_eff=0.5333
bk0: 8a 5548i bk1: 8a 5541i bk2: 0a 5643i bk3: 0a 5645i bk4: 0a 5645i bk5: 0a 5645i bk6: 0a 5645i bk7: 0a 5645i bk8: 0a 5645i bk9: 0a 5645i bk10: 0a 5645i bk11: 0a 5645i bk12: 0a 5645i bk13: 0a 5645i bk14: 0a 5645i bk15: 0a 5646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011337 
total_CMD = 5645 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5534 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5645 
n_nop = 5611 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000354 
CoL_Bus_Util = 0.005669 
Either_Row_CoL_Bus_Util = 0.006023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0630647
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5645 n_nop=5611 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01134
n_activity=120 dram_eff=0.5333
bk0: 8a 5548i bk1: 8a 5541i bk2: 0a 5643i bk3: 0a 5645i bk4: 0a 5645i bk5: 0a 5645i bk6: 0a 5645i bk7: 0a 5645i bk8: 0a 5645i bk9: 0a 5645i bk10: 0a 5645i bk11: 0a 5645i bk12: 0a 5645i bk13: 0a 5645i bk14: 0a 5645i bk15: 0a 5646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011337 
total_CMD = 5645 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5534 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5645 
n_nop = 5611 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000354 
CoL_Bus_Util = 0.005669 
Either_Row_CoL_Bus_Util = 0.006023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0614703

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 4, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 36, Miss = 3, Miss_rate = 0.083, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 3, Miss_rate = 0.107, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 28, Miss = 3, Miss_rate = 0.107, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 424
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0873
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=944
icnt_total_pkts_simt_to_mem=808
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3854
	minimum = 6
	maximum = 54
Network latency average = 11.191
	minimum = 6
	maximum = 54
Slowest packet = 698
Flit latency average = 11.4817
	minimum = 6
	maximum = 52
Slowest flit = 1422
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00252964
	minimum = 0 (at node 0)
	maximum = 0.0158103 (at node 8)
Accepted packet rate average = 0.00252964
	minimum = 0 (at node 0)
	maximum = 0.0158103 (at node 8)
Injected flit rate average = 0.00527009
	minimum = 0 (at node 0)
	maximum = 0.0298639 (at node 8)
Accepted flit rate average= 0.00527009
	minimum = 0 (at node 0)
	maximum = 0.0360123 (at node 8)
Injected packet length average = 2.08333
Accepted packet length average = 2.08333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6035 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54 (3 samples)
Network latency average = 11.6625 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54 (3 samples)
Flit latency average = 12.1119 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00294077 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0183798 (3 samples)
Accepted packet rate average = 0.00294077 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0183798 (3 samples)
Injected flit rate average = 0.00607166 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0350503 (3 samples)
Accepted flit rate average = 0.00607166 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0408454 (3 samples)
Injected packet size average = 2.06465 (3 samples)
Accepted packet size average = 2.06465 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 76800 (inst/sec)
gpgpu_simulation_rate = 3301 (cycle/sec)
gpgpu_silicon_slowdown = 486822x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a02f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 981
gpu_sim_insn = 35840
gpu_ipc =      36.5341
gpu_tot_sim_cycle = 4282
gpu_tot_sim_insn = 112640
gpu_tot_ipc =      26.3055
gpu_tot_issued_cta = 16
gpu_occupancy = 12.3007% 
gpu_tot_occupancy = 12.2988% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 25
partiton_level_parallism =       0.1468
partiton_level_parallism_total  =       0.1326
partiton_level_parallism_util =       1.8947
partiton_level_parallism_util_total  =       1.8808
L2_BW  =      13.9132 GB/Sec
L2_BW_total  =      12.5729 GB/Sec
gpu_total_sim_rate=112640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1856
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.1724
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 448
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 432
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1856

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 116736
gpgpu_n_tot_w_icount = 3648
gpgpu_n_stall_shd_mem = 315
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 16
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:353	W0_Idle:19854	W0_Scoreboard:10411	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3648
single_issue_nums: WS0:1504	WS1:1504	
dual_issue_nums: WS0:160	WS1:160	
traffic_breakdown_coretomem[CONST_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1152 {72:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 297 
max_icnt2mem_latency = 14 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 159 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 11 
mrq_lat_table:22 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	477 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	385 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	345 	108 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        323       249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        241       238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        303       304    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        306       302    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        305       309    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        310       306    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        308       312    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        309       313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7323 n_nop=7271 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01202
n_activity=264 dram_eff=0.3333
bk0: 16a 7167i bk1: 12a 7188i bk2: 0a 7320i bk3: 0a 7323i bk4: 0a 7323i bk5: 0a 7323i bk6: 0a 7323i bk7: 0a 7323i bk8: 0a 7323i bk9: 0a 7323i bk10: 0a 7323i bk11: 0a 7323i bk12: 0a 7323i bk13: 0a 7323i bk14: 0a 7323i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012017 
total_CMD = 7323 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 7128 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7323 
n_nop = 7271 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.001092 
CoL_Bus_Util = 0.006008 
Either_Row_CoL_Bus_Util = 0.007101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0637717
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7323 n_nop=7277 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01092
n_activity=224 dram_eff=0.3571
bk0: 12a 7200i bk1: 12a 7188i bk2: 0a 7320i bk3: 0a 7322i bk4: 0a 7322i bk5: 0a 7322i bk6: 0a 7323i bk7: 0a 7323i bk8: 0a 7323i bk9: 0a 7323i bk10: 0a 7323i bk11: 0a 7323i bk12: 0a 7324i bk13: 0a 7324i bk14: 0a 7324i bk15: 0a 7325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010924 
total_CMD = 7323 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 7148 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7323 
n_nop = 7277 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000819 
CoL_Bus_Util = 0.005462 
Either_Row_CoL_Bus_Util = 0.006282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0636351
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7323 n_nop=7289 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00874
n_activity=120 dram_eff=0.5333
bk0: 8a 7230i bk1: 8a 7219i bk2: 0a 7321i bk3: 0a 7323i bk4: 0a 7323i bk5: 0a 7323i bk6: 0a 7323i bk7: 0a 7323i bk8: 0a 7323i bk9: 0a 7323i bk10: 0a 7323i bk11: 0a 7323i bk12: 0a 7323i bk13: 0a 7323i bk14: 0a 7323i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008740 
total_CMD = 7323 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7212 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7323 
n_nop = 7289 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.004370 
Either_Row_CoL_Bus_Util = 0.004643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0334562
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7323 n_nop=7289 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00874
n_activity=120 dram_eff=0.5333
bk0: 8a 7231i bk1: 8a 7219i bk2: 0a 7321i bk3: 0a 7323i bk4: 0a 7323i bk5: 0a 7323i bk6: 0a 7323i bk7: 0a 7323i bk8: 0a 7323i bk9: 0a 7323i bk10: 0a 7323i bk11: 0a 7323i bk12: 0a 7323i bk13: 0a 7323i bk14: 0a 7323i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008740 
total_CMD = 7323 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7212 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7323 
n_nop = 7289 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.004370 
Either_Row_CoL_Bus_Util = 0.004643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0529837
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7323 n_nop=7289 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00874
n_activity=120 dram_eff=0.5333
bk0: 8a 7230i bk1: 8a 7219i bk2: 0a 7321i bk3: 0a 7323i bk4: 0a 7323i bk5: 0a 7323i bk6: 0a 7323i bk7: 0a 7323i bk8: 0a 7323i bk9: 0a 7323i bk10: 0a 7323i bk11: 0a 7323i bk12: 0a 7323i bk13: 0a 7323i bk14: 0a 7323i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008740 
total_CMD = 7323 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7212 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7323 
n_nop = 7289 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.004370 
Either_Row_CoL_Bus_Util = 0.004643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0413765
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7323 n_nop=7289 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00874
n_activity=120 dram_eff=0.5333
bk0: 8a 7226i bk1: 8a 7219i bk2: 0a 7321i bk3: 0a 7323i bk4: 0a 7323i bk5: 0a 7323i bk6: 0a 7323i bk7: 0a 7323i bk8: 0a 7323i bk9: 0a 7323i bk10: 0a 7323i bk11: 0a 7323i bk12: 0a 7323i bk13: 0a 7323i bk14: 0a 7323i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008740 
total_CMD = 7323 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7212 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7323 
n_nop = 7289 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.004370 
Either_Row_CoL_Bus_Util = 0.004643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0464291
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7323 n_nop=7289 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00874
n_activity=120 dram_eff=0.5333
bk0: 8a 7226i bk1: 8a 7219i bk2: 0a 7321i bk3: 0a 7323i bk4: 0a 7323i bk5: 0a 7323i bk6: 0a 7323i bk7: 0a 7323i bk8: 0a 7323i bk9: 0a 7323i bk10: 0a 7323i bk11: 0a 7323i bk12: 0a 7323i bk13: 0a 7323i bk14: 0a 7323i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008740 
total_CMD = 7323 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7212 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7323 
n_nop = 7289 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.004370 
Either_Row_CoL_Bus_Util = 0.004643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.048614
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7323 n_nop=7289 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00874
n_activity=120 dram_eff=0.5333
bk0: 8a 7226i bk1: 8a 7219i bk2: 0a 7321i bk3: 0a 7323i bk4: 0a 7323i bk5: 0a 7323i bk6: 0a 7323i bk7: 0a 7323i bk8: 0a 7323i bk9: 0a 7323i bk10: 0a 7323i bk11: 0a 7323i bk12: 0a 7323i bk13: 0a 7323i bk14: 0a 7323i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008740 
total_CMD = 7323 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7212 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7323 
n_nop = 7289 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.004370 
Either_Row_CoL_Bus_Util = 0.004643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.047385

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 3, Miss_rate = 0.062, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 3, Miss_rate = 0.075, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 3, Miss_rate = 0.075, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 568
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0651
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1272
icnt_total_pkts_simt_to_mem=1080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8646
	minimum = 6
	maximum = 52
Network latency average = 10.5556
	minimum = 6
	maximum = 52
Slowest packet = 957
Flit latency average = 10.6667
	minimum = 6
	maximum = 50
Slowest flit = 1941
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0031876
	minimum = 0 (at node 0)
	maximum = 0.0199225 (at node 12)
Accepted packet rate average = 0.0031876
	minimum = 0 (at node 0)
	maximum = 0.0199225 (at node 12)
Injected flit rate average = 0.00664084
	minimum = 0 (at node 0)
	maximum = 0.0376314 (at node 12)
Accepted flit rate average= 0.00664084
	minimum = 0 (at node 0)
	maximum = 0.0453791 (at node 12)
Injected packet length average = 2.08333
Accepted packet length average = 2.08333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4187 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.5 (4 samples)
Network latency average = 11.3857 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.5 (4 samples)
Flit latency average = 11.7506 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00300248 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0187655 (4 samples)
Accepted packet rate average = 0.00300248 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0187655 (4 samples)
Injected flit rate average = 0.00621396 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0356956 (4 samples)
Accepted flit rate average = 0.00621396 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0419788 (4 samples)
Injected packet size average = 2.06961 (4 samples)
Accepted packet size average = 2.06961 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 112640 (inst/sec)
gpgpu_simulation_rate = 4282 (cycle/sec)
gpgpu_silicon_slowdown = 375291x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose shared memory copy, Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14transposeNaivePfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14transposeNaivePfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14transposeNaivePfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 983
gpu_sim_insn = 23552
gpu_ipc =      23.9593
gpu_tot_sim_cycle = 5265
gpu_tot_sim_insn = 136192
gpu_tot_ipc =      25.8674
gpu_tot_issued_cta = 20
gpu_occupancy = 11.3317% 
gpu_tot_occupancy = 12.1178% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 32
partiton_level_parallism =       0.5982
partiton_level_parallism_total  =       0.2196
partiton_level_parallism_util =       2.2615
partiton_level_parallism_util_total  =       2.0569
L2_BW  =      56.6968 GB/Sec
L2_BW_total  =      20.8111 GB/Sec
gpu_total_sim_rate=136192

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2240
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1714
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 576
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2240

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 140288
gpgpu_n_tot_w_icount = 4384
gpgpu_n_stall_shd_mem = 1107
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 5120
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:433	W0_Idle:25453	W0_Scoreboard:11844	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4384
single_issue_nums: WS0:1840	WS1:1840	
dual_issue_nums: WS0:176	WS1:176	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38912 {40:512,72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23040 {72:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 154 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 13 
mrq_lat_table:23 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1057 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	482 	674 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	878 	143 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        557       499    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        492       488    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        493       617    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        619       616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        620       625    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        622       618    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        621       625    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        621       626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9004 n_nop=8952 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009773
n_activity=264 dram_eff=0.3333
bk0: 16a 8848i bk1: 12a 8869i bk2: 0a 9001i bk3: 0a 9004i bk4: 0a 9004i bk5: 0a 9004i bk6: 0a 9004i bk7: 0a 9004i bk8: 0a 9004i bk9: 0a 9004i bk10: 0a 9004i bk11: 0a 9004i bk12: 0a 9004i bk13: 0a 9004i bk14: 0a 9004i bk15: 0a 9005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009773 
total_CMD = 9004 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 8809 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9004 
n_nop = 8952 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000888 
CoL_Bus_Util = 0.004887 
Either_Row_CoL_Bus_Util = 0.005775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0518658
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9004 n_nop=8958 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008885
n_activity=224 dram_eff=0.3571
bk0: 12a 8881i bk1: 12a 8869i bk2: 0a 9001i bk3: 0a 9003i bk4: 0a 9003i bk5: 0a 9003i bk6: 0a 9004i bk7: 0a 9004i bk8: 0a 9004i bk9: 0a 9004i bk10: 0a 9004i bk11: 0a 9004i bk12: 0a 9005i bk13: 0a 9005i bk14: 0a 9005i bk15: 0a 9006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008885 
total_CMD = 9004 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 8829 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9004 
n_nop = 8958 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000666 
CoL_Bus_Util = 0.004442 
Either_Row_CoL_Bus_Util = 0.005109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0517548
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9004 n_nop=8964 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007996
n_activity=172 dram_eff=0.4186
bk0: 12a 8881i bk1: 8a 8899i bk2: 0a 9001i bk3: 0a 9003i bk4: 0a 9003i bk5: 0a 9003i bk6: 0a 9004i bk7: 0a 9004i bk8: 0a 9004i bk9: 0a 9004i bk10: 0a 9004i bk11: 0a 9004i bk12: 0a 9005i bk13: 0a 9005i bk14: 0a 9005i bk15: 0a 9006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.702128
Bank_Level_Parallism_Col = 1.748031
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.488189
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007996 
total_CMD = 9004 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 8861 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9004 
n_nop = 8964 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.003998 
Either_Row_CoL_Bus_Util = 0.004442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0272101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9004 n_nop=8970 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007108
n_activity=120 dram_eff=0.5333
bk0: 8a 8912i bk1: 8a 8900i bk2: 0a 9002i bk3: 0a 9004i bk4: 0a 9004i bk5: 0a 9004i bk6: 0a 9004i bk7: 0a 9004i bk8: 0a 9004i bk9: 0a 9004i bk10: 0a 9004i bk11: 0a 9004i bk12: 0a 9004i bk13: 0a 9004i bk14: 0a 9004i bk15: 0a 9005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007108 
total_CMD = 9004 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8893 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9004 
n_nop = 8970 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.003554 
Either_Row_CoL_Bus_Util = 0.003776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.043092
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9004 n_nop=8970 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007108
n_activity=120 dram_eff=0.5333
bk0: 8a 8911i bk1: 8a 8900i bk2: 0a 9002i bk3: 0a 9004i bk4: 0a 9004i bk5: 0a 9004i bk6: 0a 9004i bk7: 0a 9004i bk8: 0a 9004i bk9: 0a 9004i bk10: 0a 9004i bk11: 0a 9004i bk12: 0a 9004i bk13: 0a 9004i bk14: 0a 9004i bk15: 0a 9005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007108 
total_CMD = 9004 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8893 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9004 
n_nop = 8970 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.003554 
Either_Row_CoL_Bus_Util = 0.003776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0336517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9004 n_nop=8970 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007108
n_activity=120 dram_eff=0.5333
bk0: 8a 8907i bk1: 8a 8900i bk2: 0a 9002i bk3: 0a 9004i bk4: 0a 9004i bk5: 0a 9004i bk6: 0a 9004i bk7: 0a 9004i bk8: 0a 9004i bk9: 0a 9004i bk10: 0a 9004i bk11: 0a 9004i bk12: 0a 9004i bk13: 0a 9004i bk14: 0a 9004i bk15: 0a 9005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007108 
total_CMD = 9004 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8893 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9004 
n_nop = 8970 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.003554 
Either_Row_CoL_Bus_Util = 0.003776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.037761
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9004 n_nop=8970 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007108
n_activity=120 dram_eff=0.5333
bk0: 8a 8907i bk1: 8a 8900i bk2: 0a 9002i bk3: 0a 9004i bk4: 0a 9004i bk5: 0a 9004i bk6: 0a 9004i bk7: 0a 9004i bk8: 0a 9004i bk9: 0a 9004i bk10: 0a 9004i bk11: 0a 9004i bk12: 0a 9004i bk13: 0a 9004i bk14: 0a 9004i bk15: 0a 9005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007108 
total_CMD = 9004 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8893 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9004 
n_nop = 8970 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.003554 
Either_Row_CoL_Bus_Util = 0.003776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.039538
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9004 n_nop=8970 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007108
n_activity=120 dram_eff=0.5333
bk0: 8a 8907i bk1: 8a 8900i bk2: 0a 9002i bk3: 0a 9004i bk4: 0a 9004i bk5: 0a 9004i bk6: 0a 9004i bk7: 0a 9004i bk8: 0a 9004i bk9: 0a 9004i bk10: 0a 9004i bk11: 0a 9004i bk12: 0a 9004i bk13: 0a 9004i bk14: 0a 9004i bk15: 0a 9005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007108 
total_CMD = 9004 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8893 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9004 
n_nop = 8970 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.003554 
Either_Row_CoL_Bus_Util = 0.003776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0385384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96, Miss = 4, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 3, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 76, Miss = 3, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 80, Miss = 3, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 72, Miss = 3, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1156
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0329
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2028
icnt_total_pkts_simt_to_mem=2180
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.3827
	minimum = 6
	maximum = 47
Network latency average = 10.1335
	minimum = 6
	maximum = 47
Slowest packet = 1227
Flit latency average = 10.8066
	minimum = 6
	maximum = 45
Slowest flit = 2489
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0129873
	minimum = 0 (at node 0)
	maximum = 0.0811706 (at node 16)
Accepted packet rate average = 0.0129873
	minimum = 0 (at node 0)
	maximum = 0.0811706 (at node 16)
Injected flit rate average = 0.020497
	minimum = 0 (at node 0)
	maximum = 0.15185 (at node 16)
Accepted flit rate average= 0.020497
	minimum = 0 (at node 0)
	maximum = 0.104362 (at node 16)
Injected packet length average = 1.57823
Accepted packet length average = 1.57823
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8115 (5 samples)
	minimum = 6 (5 samples)
	maximum = 52.2 (5 samples)
Network latency average = 11.1353 (5 samples)
	minimum = 6 (5 samples)
	maximum = 52.2 (5 samples)
Flit latency average = 11.5618 (5 samples)
	minimum = 6 (5 samples)
	maximum = 50.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00499944 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0312465 (5 samples)
Accepted packet rate average = 0.00499944 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0312465 (5 samples)
Injected flit rate average = 0.00907056 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0589264 (5 samples)
Accepted flit rate average = 0.00907056 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0544555 (5 samples)
Injected packet size average = 1.81431 (5 samples)
Accepted packet size average = 1.81431 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 136192 (inst/sec)
gpgpu_simulation_rate = 5265 (cycle/sec)
gpgpu_silicon_slowdown = 305223x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 855
gpu_sim_insn = 23552
gpu_ipc =      27.5462
gpu_tot_sim_cycle = 6120
gpu_tot_sim_insn = 159744
gpu_tot_ipc =      26.1020
gpu_tot_issued_cta = 24
gpu_occupancy = 11.1534% 
gpu_tot_occupancy = 11.9831% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 32
partiton_level_parallism =       0.6830
partiton_level_parallism_total  =       0.2843
partiton_level_parallism_util =       2.2636
partiton_level_parallism_util_total  =       2.1220
L2_BW  =      64.7414 GB/Sec
L2_BW_total  =      26.9484 GB/Sec
gpu_total_sim_rate=79872

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2624
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.1707
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 704
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.8182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2176
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2624

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 163840
gpgpu_n_tot_w_icount = 5120
gpgpu_n_stall_shd_mem = 1899
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 1280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:505	W0_Idle:29984	W0_Scoreboard:13319	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5120
single_issue_nums: WS0:2176	WS1:2176	
dual_issue_nums: WS0:192	WS1:192	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59392 {40:1024,72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27648 {72:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10240 {8:1280,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 33 
averagemflatency = 146 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 8 
mrq_lat_table:23 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1633 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	575 	1165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1406 	183 	91 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        770       750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        743       738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        743       930    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        932       929    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        932       938    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        935       932    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        934       935    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        935       940    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10466 n_nop=10414 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008408
n_activity=264 dram_eff=0.3333
bk0: 16a 10310i bk1: 12a 10331i bk2: 0a 10463i bk3: 0a 10466i bk4: 0a 10466i bk5: 0a 10466i bk6: 0a 10466i bk7: 0a 10466i bk8: 0a 10466i bk9: 0a 10466i bk10: 0a 10466i bk11: 0a 10466i bk12: 0a 10466i bk13: 0a 10466i bk14: 0a 10466i bk15: 0a 10467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008408 
total_CMD = 10466 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 10271 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10466 
n_nop = 10414 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.004204 
Either_Row_CoL_Bus_Util = 0.004968 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0446207
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10466 n_nop=10420 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007644
n_activity=224 dram_eff=0.3571
bk0: 12a 10343i bk1: 12a 10331i bk2: 0a 10463i bk3: 0a 10465i bk4: 0a 10465i bk5: 0a 10465i bk6: 0a 10466i bk7: 0a 10466i bk8: 0a 10466i bk9: 0a 10466i bk10: 0a 10466i bk11: 0a 10466i bk12: 0a 10467i bk13: 0a 10467i bk14: 0a 10467i bk15: 0a 10468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007644 
total_CMD = 10466 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 10291 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10466 
n_nop = 10420 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.003822 
Either_Row_CoL_Bus_Util = 0.004395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0445251
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10466 n_nop=10426 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006879
n_activity=172 dram_eff=0.4186
bk0: 12a 10343i bk1: 8a 10361i bk2: 0a 10463i bk3: 0a 10465i bk4: 0a 10465i bk5: 0a 10465i bk6: 0a 10466i bk7: 0a 10466i bk8: 0a 10466i bk9: 0a 10466i bk10: 0a 10466i bk11: 0a 10466i bk12: 0a 10467i bk13: 0a 10467i bk14: 0a 10467i bk15: 0a 10468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.702128
Bank_Level_Parallism_Col = 1.748031
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.488189
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006879 
total_CMD = 10466 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 10323 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10466 
n_nop = 10426 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.003440 
Either_Row_CoL_Bus_Util = 0.003822 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0234091
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10466 n_nop=10432 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006115
n_activity=120 dram_eff=0.5333
bk0: 8a 10374i bk1: 8a 10362i bk2: 0a 10464i bk3: 0a 10466i bk4: 0a 10466i bk5: 0a 10466i bk6: 0a 10466i bk7: 0a 10466i bk8: 0a 10466i bk9: 0a 10466i bk10: 0a 10466i bk11: 0a 10466i bk12: 0a 10466i bk13: 0a 10466i bk14: 0a 10466i bk15: 0a 10467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006115 
total_CMD = 10466 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10355 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10466 
n_nop = 10432 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.003058 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0370724
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10466 n_nop=10432 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006115
n_activity=120 dram_eff=0.5333
bk0: 8a 10373i bk1: 8a 10362i bk2: 0a 10464i bk3: 0a 10466i bk4: 0a 10466i bk5: 0a 10466i bk6: 0a 10466i bk7: 0a 10466i bk8: 0a 10466i bk9: 0a 10466i bk10: 0a 10466i bk11: 0a 10466i bk12: 0a 10466i bk13: 0a 10466i bk14: 0a 10466i bk15: 0a 10467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006115 
total_CMD = 10466 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10355 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10466 
n_nop = 10432 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.003058 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0289509
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10466 n_nop=10432 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006115
n_activity=120 dram_eff=0.5333
bk0: 8a 10369i bk1: 8a 10362i bk2: 0a 10464i bk3: 0a 10466i bk4: 0a 10466i bk5: 0a 10466i bk6: 0a 10466i bk7: 0a 10466i bk8: 0a 10466i bk9: 0a 10466i bk10: 0a 10466i bk11: 0a 10466i bk12: 0a 10466i bk13: 0a 10466i bk14: 0a 10466i bk15: 0a 10467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006115 
total_CMD = 10466 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10355 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10466 
n_nop = 10432 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.003058 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0324861
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10466 n_nop=10432 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006115
n_activity=120 dram_eff=0.5333
bk0: 8a 10369i bk1: 8a 10362i bk2: 0a 10464i bk3: 0a 10466i bk4: 0a 10466i bk5: 0a 10466i bk6: 0a 10466i bk7: 0a 10466i bk8: 0a 10466i bk9: 0a 10466i bk10: 0a 10466i bk11: 0a 10466i bk12: 0a 10466i bk13: 0a 10466i bk14: 0a 10466i bk15: 0a 10467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006115 
total_CMD = 10466 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10355 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10466 
n_nop = 10432 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.003058 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0340149
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10466 n_nop=10432 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006115
n_activity=120 dram_eff=0.5333
bk0: 8a 10369i bk1: 8a 10362i bk2: 0a 10464i bk3: 0a 10466i bk4: 0a 10466i bk5: 0a 10466i bk6: 0a 10466i bk7: 0a 10466i bk8: 0a 10466i bk9: 0a 10466i bk10: 0a 10466i bk11: 0a 10466i bk12: 0a 10466i bk13: 0a 10466i bk14: 0a 10466i bk15: 0a 10467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006115 
total_CMD = 10466 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10355 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10466 
n_nop = 10432 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.003058 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.033155

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132, Miss = 4, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 3, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 3, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1740
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2772
icnt_total_pkts_simt_to_mem=3276
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.4281
	minimum = 6
	maximum = 59
Network latency average = 10.155
	minimum = 6
	maximum = 59
Slowest packet = 2401
Flit latency average = 10.856
	minimum = 6
	maximum = 57
Slowest flit = 4347
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0148317
	minimum = 0 (at node 4)
	maximum = 0.0926984 (at node 0)
Accepted packet rate average = 0.0148317
	minimum = 0 (at node 4)
	maximum = 0.0926984 (at node 0)
Injected flit rate average = 0.0233651
	minimum = 0 (at node 4)
	maximum = 0.173968 (at node 0)
Accepted flit rate average= 0.0233651
	minimum = 0 (at node 4)
	maximum = 0.118095 (at node 0)
Injected packet length average = 1.57534
Accepted packet length average = 1.57534
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.081 (6 samples)
	minimum = 6 (6 samples)
	maximum = 53.3333 (6 samples)
Network latency average = 10.9719 (6 samples)
	minimum = 6 (6 samples)
	maximum = 53.3333 (6 samples)
Flit latency average = 11.4442 (6 samples)
	minimum = 6 (6 samples)
	maximum = 51.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00663816 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0414885 (6 samples)
Accepted packet rate average = 0.00663816 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0414885 (6 samples)
Injected flit rate average = 0.011453 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0781001 (6 samples)
Accepted flit rate average = 0.011453 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0650621 (6 samples)
Injected packet size average = 1.72532 (6 samples)
Accepted packet size average = 1.72532 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 79872 (inst/sec)
gpgpu_simulation_rate = 3060 (cycle/sec)
gpgpu_silicon_slowdown = 525163x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose naive             , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a0324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z18transposeCoalescedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z18transposeCoalescedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1277
gpu_sim_insn = 37888
gpu_ipc =      29.6695
gpu_tot_sim_cycle = 7397
gpu_tot_sim_insn = 197632
gpu_tot_ipc =      26.7179
gpu_tot_issued_cta = 28
gpu_occupancy = 12.3462% 
gpu_tot_occupancy = 12.0459% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 52
partiton_level_parallism =       0.1096
partiton_level_parallism_total  =       0.2542
partiton_level_parallism_util =       1.8182
partiton_level_parallism_util_total  =       2.0959
L2_BW  =      10.3914 GB/Sec
L2_BW_total  =      24.0900 GB/Sec
gpu_total_sim_rate=98816

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3232
	L1I_total_cache_misses = 544
	L1I_total_cache_miss_rate = 0.1683
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 832
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.6923
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3232

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 201728
gpgpu_n_tot_w_icount = 6304
gpgpu_n_stall_shd_mem = 2228
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 448
gpgpu_n_mem_write_global = 1344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 7168
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 6144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 224
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:582	W0_Idle:37290	W0_Scoreboard:14980	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6304
single_issue_nums: WS0:2704	WS1:2704	
dual_issue_nums: WS0:224	WS1:224	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3584 {8:448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64000 {40:1024,72:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32256 {72:448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10752 {8:1344,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 33 
averagemflatency = 143 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:26 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1761 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	661 	1219 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1479 	212 	117 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        815       802    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        797       791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        797       799    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        801       799    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1002      1009    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1005      1002    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1005      1007    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1007      1013    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12650 n_nop=12598 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006957
n_activity=264 dram_eff=0.3333
bk0: 16a 12494i bk1: 12a 12515i bk2: 0a 12647i bk3: 0a 12650i bk4: 0a 12650i bk5: 0a 12650i bk6: 0a 12650i bk7: 0a 12650i bk8: 0a 12650i bk9: 0a 12650i bk10: 0a 12650i bk11: 0a 12650i bk12: 0a 12650i bk13: 0a 12650i bk14: 0a 12650i bk15: 0a 12651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006957 
total_CMD = 12650 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 12455 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12650 
n_nop = 12598 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000632 
CoL_Bus_Util = 0.003478 
Either_Row_CoL_Bus_Util = 0.004111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.036917
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12650 n_nop=12604 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006324
n_activity=224 dram_eff=0.3571
bk0: 12a 12527i bk1: 12a 12515i bk2: 0a 12647i bk3: 0a 12649i bk4: 0a 12649i bk5: 0a 12649i bk6: 0a 12650i bk7: 0a 12650i bk8: 0a 12650i bk9: 0a 12650i bk10: 0a 12650i bk11: 0a 12650i bk12: 0a 12651i bk13: 0a 12651i bk14: 0a 12651i bk15: 0a 12652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006324 
total_CMD = 12650 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 12475 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12650 
n_nop = 12604 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000474 
CoL_Bus_Util = 0.003162 
Either_Row_CoL_Bus_Util = 0.003636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0368379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12650 n_nop=12604 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006324
n_activity=224 dram_eff=0.3571
bk0: 12a 12527i bk1: 12a 12515i bk2: 0a 12647i bk3: 0a 12649i bk4: 0a 12649i bk5: 0a 12649i bk6: 0a 12650i bk7: 0a 12650i bk8: 0a 12650i bk9: 0a 12650i bk10: 0a 12650i bk11: 0a 12650i bk12: 0a 12651i bk13: 0a 12651i bk14: 0a 12651i bk15: 0a 12652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006324 
total_CMD = 12650 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 12475 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12650 
n_nop = 12604 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000474 
CoL_Bus_Util = 0.003162 
Either_Row_CoL_Bus_Util = 0.003636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0193676
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12650 n_nop=12604 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006324
n_activity=224 dram_eff=0.3571
bk0: 12a 12528i bk1: 12a 12515i bk2: 0a 12647i bk3: 0a 12649i bk4: 0a 12649i bk5: 0a 12649i bk6: 0a 12650i bk7: 0a 12650i bk8: 0a 12650i bk9: 0a 12650i bk10: 0a 12650i bk11: 0a 12650i bk12: 0a 12651i bk13: 0a 12651i bk14: 0a 12651i bk15: 0a 12652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006324 
total_CMD = 12650 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 12475 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12650 
n_nop = 12604 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000474 
CoL_Bus_Util = 0.003162 
Either_Row_CoL_Bus_Util = 0.003636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0306719
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12650 n_nop=12616 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005059
n_activity=120 dram_eff=0.5333
bk0: 8a 12557i bk1: 8a 12546i bk2: 0a 12648i bk3: 0a 12650i bk4: 0a 12650i bk5: 0a 12650i bk6: 0a 12650i bk7: 0a 12650i bk8: 0a 12650i bk9: 0a 12650i bk10: 0a 12650i bk11: 0a 12650i bk12: 0a 12650i bk13: 0a 12650i bk14: 0a 12650i bk15: 0a 12651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005059 
total_CMD = 12650 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12539 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12650 
n_nop = 12616 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.002530 
Either_Row_CoL_Bus_Util = 0.002688 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0239526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12650 n_nop=12616 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005059
n_activity=120 dram_eff=0.5333
bk0: 8a 12553i bk1: 8a 12546i bk2: 0a 12648i bk3: 0a 12650i bk4: 0a 12650i bk5: 0a 12650i bk6: 0a 12650i bk7: 0a 12650i bk8: 0a 12650i bk9: 0a 12650i bk10: 0a 12650i bk11: 0a 12650i bk12: 0a 12650i bk13: 0a 12650i bk14: 0a 12650i bk15: 0a 12651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005059 
total_CMD = 12650 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12539 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12650 
n_nop = 12616 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.002530 
Either_Row_CoL_Bus_Util = 0.002688 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0268775
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12650 n_nop=12616 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005059
n_activity=120 dram_eff=0.5333
bk0: 8a 12553i bk1: 8a 12546i bk2: 0a 12648i bk3: 0a 12650i bk4: 0a 12650i bk5: 0a 12650i bk6: 0a 12650i bk7: 0a 12650i bk8: 0a 12650i bk9: 0a 12650i bk10: 0a 12650i bk11: 0a 12650i bk12: 0a 12650i bk13: 0a 12650i bk14: 0a 12650i bk15: 0a 12651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005059 
total_CMD = 12650 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12539 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12650 
n_nop = 12616 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.002530 
Either_Row_CoL_Bus_Util = 0.002688 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0281423
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12650 n_nop=12616 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005059
n_activity=120 dram_eff=0.5333
bk0: 8a 12553i bk1: 8a 12546i bk2: 0a 12648i bk3: 0a 12650i bk4: 0a 12650i bk5: 0a 12650i bk6: 0a 12650i bk7: 0a 12650i bk8: 0a 12650i bk9: 0a 12650i bk10: 0a 12650i bk11: 0a 12650i bk12: 0a 12650i bk13: 0a 12650i bk14: 0a 12650i bk15: 0a 12651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005059 
total_CMD = 12650 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12539 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12650 
n_nop = 12616 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.002530 
Either_Row_CoL_Bus_Util = 0.002688 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0274308

========= L2 cache stats =========
L2_cache_bank[0]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 116, Miss = 3, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 116, Miss = 3, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 116, Miss = 3, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1880
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1344
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 68
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3088
icnt_total_pkts_simt_to_mem=3544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0214
	minimum = 6
	maximum = 52
Network latency average = 12.3571
	minimum = 6
	maximum = 52
Slowest packet = 3616
Flit latency average = 12.8664
	minimum = 6
	maximum = 50
Slowest flit = 6328
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00238095
	minimum = 0 (at node 0)
	maximum = 0.014881 (at node 4)
Accepted packet rate average = 0.00238095
	minimum = 0 (at node 0)
	maximum = 0.014881 (at node 4)
Injected flit rate average = 0.00496599
	minimum = 0 (at node 0)
	maximum = 0.0284864 (at node 4)
Accepted flit rate average= 0.00496599
	minimum = 0 (at node 0)
	maximum = 0.0335884 (at node 4)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.2153 (7 samples)
	minimum = 6 (7 samples)
	maximum = 53.1429 (7 samples)
Network latency average = 11.1698 (7 samples)
	minimum = 6 (7 samples)
	maximum = 53.1429 (7 samples)
Flit latency average = 11.6474 (7 samples)
	minimum = 6 (7 samples)
	maximum = 51.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00602999 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0376874 (7 samples)
Accepted packet rate average = 0.00602999 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0376874 (7 samples)
Injected flit rate average = 0.0105263 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0710124 (7 samples)
Accepted flit rate average = 0.0105263 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0605659 (7 samples)
Injected packet size average = 1.74565 (7 samples)
Accepted packet size average = 1.74565 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 98816 (inst/sec)
gpgpu_simulation_rate = 3698 (cycle/sec)
gpgpu_silicon_slowdown = 434559x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a0324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 901
gpu_sim_insn = 37888
gpu_ipc =      42.0511
gpu_tot_sim_cycle = 8298
gpu_tot_sim_insn = 235520
gpu_tot_ipc =      28.3827
gpu_tot_issued_cta = 32
gpu_occupancy = 12.2824% 
gpu_tot_occupancy = 12.0716% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 52
partiton_level_parallism =       0.1554
partiton_level_parallism_total  =       0.2434
partiton_level_parallism_util =       1.8421
partiton_level_parallism_util_total  =       2.0761
L2_BW  =      14.7278 GB/Sec
L2_BW_total  =      23.0735 GB/Sec
gpu_total_sim_rate=117760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3840
	L1I_total_cache_misses = 640
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 960
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.6000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 560
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3840

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 239616
gpgpu_n_tot_w_icount = 7488
gpgpu_n_stall_shd_mem = 2556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 1408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1408
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:654	W0_Idle:41583	W0_Scoreboard:16627	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7488
single_issue_nums: WS0:3232	WS1:3232	
dual_issue_nums: WS0:256	WS1:256	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68608 {40:1024,72:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11264 {8:1408,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 33 
averagemflatency = 143 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:26 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1889 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	747 	1273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1555 	235 	146 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        861       858    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        854       844    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        855       852    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        855       854    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1073      1080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1073      1072    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1077      1080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1077      1083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14191 n_nop=14139 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006201
n_activity=264 dram_eff=0.3333
bk0: 16a 14035i bk1: 12a 14056i bk2: 0a 14188i bk3: 0a 14191i bk4: 0a 14191i bk5: 0a 14191i bk6: 0a 14191i bk7: 0a 14191i bk8: 0a 14191i bk9: 0a 14191i bk10: 0a 14191i bk11: 0a 14191i bk12: 0a 14191i bk13: 0a 14191i bk14: 0a 14191i bk15: 0a 14192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006201 
total_CMD = 14191 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 13996 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14191 
n_nop = 14139 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.003101 
Either_Row_CoL_Bus_Util = 0.003664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0329082
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14191 n_nop=14145 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005637
n_activity=224 dram_eff=0.3571
bk0: 12a 14068i bk1: 12a 14056i bk2: 0a 14188i bk3: 0a 14190i bk4: 0a 14190i bk5: 0a 14190i bk6: 0a 14191i bk7: 0a 14191i bk8: 0a 14191i bk9: 0a 14191i bk10: 0a 14191i bk11: 0a 14191i bk12: 0a 14192i bk13: 0a 14192i bk14: 0a 14192i bk15: 0a 14193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005637 
total_CMD = 14191 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 14016 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14191 
n_nop = 14145 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000423 
CoL_Bus_Util = 0.002819 
Either_Row_CoL_Bus_Util = 0.003241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0328377
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14191 n_nop=14145 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005637
n_activity=224 dram_eff=0.3571
bk0: 12a 14068i bk1: 12a 14056i bk2: 0a 14188i bk3: 0a 14190i bk4: 0a 14190i bk5: 0a 14190i bk6: 0a 14191i bk7: 0a 14191i bk8: 0a 14191i bk9: 0a 14191i bk10: 0a 14191i bk11: 0a 14191i bk12: 0a 14192i bk13: 0a 14192i bk14: 0a 14192i bk15: 0a 14193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005637 
total_CMD = 14191 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 14016 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14191 
n_nop = 14145 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000423 
CoL_Bus_Util = 0.002819 
Either_Row_CoL_Bus_Util = 0.003241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0172645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14191 n_nop=14145 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005637
n_activity=224 dram_eff=0.3571
bk0: 12a 14069i bk1: 12a 14056i bk2: 0a 14188i bk3: 0a 14190i bk4: 0a 14190i bk5: 0a 14190i bk6: 0a 14191i bk7: 0a 14191i bk8: 0a 14191i bk9: 0a 14191i bk10: 0a 14191i bk11: 0a 14191i bk12: 0a 14192i bk13: 0a 14192i bk14: 0a 14192i bk15: 0a 14193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005637 
total_CMD = 14191 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 14016 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14191 
n_nop = 14145 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000423 
CoL_Bus_Util = 0.002819 
Either_Row_CoL_Bus_Util = 0.003241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0273413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14191 n_nop=14157 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00451
n_activity=120 dram_eff=0.5333
bk0: 8a 14098i bk1: 8a 14087i bk2: 0a 14189i bk3: 0a 14191i bk4: 0a 14191i bk5: 0a 14191i bk6: 0a 14191i bk7: 0a 14191i bk8: 0a 14191i bk9: 0a 14191i bk10: 0a 14191i bk11: 0a 14191i bk12: 0a 14191i bk13: 0a 14191i bk14: 0a 14191i bk15: 0a 14192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004510 
total_CMD = 14191 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14080 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14191 
n_nop = 14157 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.002255 
Either_Row_CoL_Bus_Util = 0.002396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0213516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14191 n_nop=14157 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00451
n_activity=120 dram_eff=0.5333
bk0: 8a 14094i bk1: 8a 14087i bk2: 0a 14189i bk3: 0a 14191i bk4: 0a 14191i bk5: 0a 14191i bk6: 0a 14191i bk7: 0a 14191i bk8: 0a 14191i bk9: 0a 14191i bk10: 0a 14191i bk11: 0a 14191i bk12: 0a 14191i bk13: 0a 14191i bk14: 0a 14191i bk15: 0a 14192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004510 
total_CMD = 14191 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14080 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14191 
n_nop = 14157 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.002255 
Either_Row_CoL_Bus_Util = 0.002396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0239588
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14191 n_nop=14157 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00451
n_activity=120 dram_eff=0.5333
bk0: 8a 14094i bk1: 8a 14087i bk2: 0a 14189i bk3: 0a 14191i bk4: 0a 14191i bk5: 0a 14191i bk6: 0a 14191i bk7: 0a 14191i bk8: 0a 14191i bk9: 0a 14191i bk10: 0a 14191i bk11: 0a 14191i bk12: 0a 14191i bk13: 0a 14191i bk14: 0a 14191i bk15: 0a 14192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004510 
total_CMD = 14191 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14080 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14191 
n_nop = 14157 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.002255 
Either_Row_CoL_Bus_Util = 0.002396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0250863
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14191 n_nop=14157 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00451
n_activity=120 dram_eff=0.5333
bk0: 8a 14094i bk1: 8a 14087i bk2: 0a 14189i bk3: 0a 14191i bk4: 0a 14191i bk5: 0a 14191i bk6: 0a 14191i bk7: 0a 14191i bk8: 0a 14191i bk9: 0a 14191i bk10: 0a 14191i bk11: 0a 14191i bk12: 0a 14191i bk13: 0a 14191i bk14: 0a 14191i bk15: 0a 14192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004510 
total_CMD = 14191 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14080 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14191 
n_nop = 14157 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.002255 
Either_Row_CoL_Bus_Util = 0.002396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0244521

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 4, Miss_rate = 0.027, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2020
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3404
icnt_total_pkts_simt_to_mem=3812
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.2143
	minimum = 6
	maximum = 52
Network latency average = 12.7643
	minimum = 6
	maximum = 52
Slowest packet = 3880
Flit latency average = 13.4195
	minimum = 6
	maximum = 50
Slowest flit = 6864
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00337553
	minimum = 0 (at node 0)
	maximum = 0.021097 (at node 8)
Accepted packet rate average = 0.00337553
	minimum = 0 (at node 0)
	maximum = 0.021097 (at node 8)
Injected flit rate average = 0.00704039
	minimum = 0 (at node 0)
	maximum = 0.0403858 (at node 8)
Accepted flit rate average= 0.00704039
	minimum = 0 (at node 0)
	maximum = 0.047619 (at node 8)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3402 (8 samples)
	minimum = 6 (8 samples)
	maximum = 53 (8 samples)
Network latency average = 11.3691 (8 samples)
	minimum = 6 (8 samples)
	maximum = 53 (8 samples)
Flit latency average = 11.8689 (8 samples)
	minimum = 6 (8 samples)
	maximum = 51 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00569818 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0356136 (8 samples)
Accepted packet rate average = 0.00569818 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0356136 (8 samples)
Injected flit rate average = 0.0100905 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0671841 (8 samples)
Accepted flit rate average = 0.0100905 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0589475 (8 samples)
Injected packet size average = 1.77083 (8 samples)
Accepted packet size average = 1.77083 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 117760 (inst/sec)
gpgpu_simulation_rate = 4149 (cycle/sec)
gpgpu_silicon_slowdown = 387322x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coalesced         , Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z24transposeNoBankConflictsPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z24transposeNoBankConflictsPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 1132
gpu_sim_insn = 35840
gpu_ipc =      31.6608
gpu_tot_sim_cycle = 9430
gpu_tot_sim_insn = 271360
gpu_tot_ipc =      28.7762
gpu_tot_issued_cta = 36
gpu_occupancy = 12.3260% 
gpu_tot_occupancy = 12.1022% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 65
partiton_level_parallism =       0.1237
partiton_level_parallism_total  =       0.2291
partiton_level_parallism_util =       2.0588
partiton_level_parallism_util_total  =       2.0749
L2_BW  =      11.7224 GB/Sec
L2_BW_total  =      21.7109 GB/Sec
gpu_total_sim_rate=135680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4416
	L1I_total_cache_misses = 736
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1088
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.5294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4416

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 275456
gpgpu_n_tot_w_icount = 8608
gpgpu_n_stall_shd_mem = 2732
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 1472
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 10240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 512
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:732	W0_Idle:47895	W0_Scoreboard:18171	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8608
single_issue_nums: WS0:3760	WS1:3760	
dual_issue_nums: WS0:272	WS1:272	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73216 {40:1024,72:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 736 {8:92,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41472 {72:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11776 {8:1472,}
traffic_breakdown_memtocore[INST_ACC_R] = 12512 {136:92,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 33 
averagemflatency = 143 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:28 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2017 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	833 	1327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1631 	258 	175 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        906       911    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        907       898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        909       908    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        912       908    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        914       921    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1144      1143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1148      1152    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1149      1156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16127 n_nop=16075 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005457
n_activity=264 dram_eff=0.3333
bk0: 16a 15971i bk1: 12a 15992i bk2: 0a 16124i bk3: 0a 16127i bk4: 0a 16127i bk5: 0a 16127i bk6: 0a 16127i bk7: 0a 16127i bk8: 0a 16127i bk9: 0a 16127i bk10: 0a 16127i bk11: 0a 16127i bk12: 0a 16127i bk13: 0a 16127i bk14: 0a 16127i bk15: 0a 16128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005457 
total_CMD = 16127 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 15932 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16127 
n_nop = 16075 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000496 
CoL_Bus_Util = 0.002728 
Either_Row_CoL_Bus_Util = 0.003224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0289576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16127 n_nop=16081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=224 dram_eff=0.3571
bk0: 12a 16004i bk1: 12a 15992i bk2: 0a 16124i bk3: 0a 16126i bk4: 0a 16126i bk5: 0a 16126i bk6: 0a 16127i bk7: 0a 16127i bk8: 0a 16127i bk9: 0a 16127i bk10: 0a 16127i bk11: 0a 16127i bk12: 0a 16128i bk13: 0a 16128i bk14: 0a 16128i bk15: 0a 16129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 16127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 15952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16127 
n_nop = 16081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.002480 
Either_Row_CoL_Bus_Util = 0.002852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0288956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16127 n_nop=16081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=224 dram_eff=0.3571
bk0: 12a 16004i bk1: 12a 15992i bk2: 0a 16124i bk3: 0a 16126i bk4: 0a 16126i bk5: 0a 16126i bk6: 0a 16127i bk7: 0a 16127i bk8: 0a 16127i bk9: 0a 16127i bk10: 0a 16127i bk11: 0a 16127i bk12: 0a 16128i bk13: 0a 16128i bk14: 0a 16128i bk15: 0a 16129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 16127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 15952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16127 
n_nop = 16081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.002480 
Either_Row_CoL_Bus_Util = 0.002852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0151919
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16127 n_nop=16081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=224 dram_eff=0.3571
bk0: 12a 16005i bk1: 12a 15992i bk2: 0a 16124i bk3: 0a 16126i bk4: 0a 16126i bk5: 0a 16126i bk6: 0a 16127i bk7: 0a 16127i bk8: 0a 16127i bk9: 0a 16127i bk10: 0a 16127i bk11: 0a 16127i bk12: 0a 16128i bk13: 0a 16128i bk14: 0a 16128i bk15: 0a 16129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 16127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 15952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16127 
n_nop = 16081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.002480 
Either_Row_CoL_Bus_Util = 0.002852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.024059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16127 n_nop=16081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=224 dram_eff=0.3571
bk0: 12a 16004i bk1: 12a 15992i bk2: 0a 16124i bk3: 0a 16126i bk4: 0a 16126i bk5: 0a 16126i bk6: 0a 16127i bk7: 0a 16127i bk8: 0a 16127i bk9: 0a 16127i bk10: 0a 16127i bk11: 0a 16127i bk12: 0a 16128i bk13: 0a 16128i bk14: 0a 16128i bk15: 0a 16129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 16127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 15952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16127 
n_nop = 16081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.002480 
Either_Row_CoL_Bus_Util = 0.002852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0187884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16127 n_nop=16093 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003969
n_activity=120 dram_eff=0.5333
bk0: 8a 16030i bk1: 8a 16023i bk2: 0a 16125i bk3: 0a 16127i bk4: 0a 16127i bk5: 0a 16127i bk6: 0a 16127i bk7: 0a 16127i bk8: 0a 16127i bk9: 0a 16127i bk10: 0a 16127i bk11: 0a 16127i bk12: 0a 16127i bk13: 0a 16127i bk14: 0a 16127i bk15: 0a 16128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003969 
total_CMD = 16127 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16016 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16127 
n_nop = 16093 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.001984 
Either_Row_CoL_Bus_Util = 0.002108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0210827
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16127 n_nop=16093 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003969
n_activity=120 dram_eff=0.5333
bk0: 8a 16030i bk1: 8a 16023i bk2: 0a 16125i bk3: 0a 16127i bk4: 0a 16127i bk5: 0a 16127i bk6: 0a 16127i bk7: 0a 16127i bk8: 0a 16127i bk9: 0a 16127i bk10: 0a 16127i bk11: 0a 16127i bk12: 0a 16127i bk13: 0a 16127i bk14: 0a 16127i bk15: 0a 16128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003969 
total_CMD = 16127 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16016 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16127 
n_nop = 16093 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.001984 
Either_Row_CoL_Bus_Util = 0.002108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0220748
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16127 n_nop=16093 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003969
n_activity=120 dram_eff=0.5333
bk0: 8a 16030i bk1: 8a 16023i bk2: 0a 16125i bk3: 0a 16127i bk4: 0a 16127i bk5: 0a 16127i bk6: 0a 16127i bk7: 0a 16127i bk8: 0a 16127i bk9: 0a 16127i bk10: 0a 16127i bk11: 0a 16127i bk12: 0a 16127i bk13: 0a 16127i bk14: 0a 16127i bk15: 0a 16128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003969 
total_CMD = 16127 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16016 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16127 
n_nop = 16093 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.001984 
Either_Row_CoL_Bus_Util = 0.002108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0215167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 4, Miss_rate = 0.026, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 132, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 132, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2160
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 92
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3720
icnt_total_pkts_simt_to_mem=4080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9321
	minimum = 6
	maximum = 44
Network latency average = 12.1964
	minimum = 6
	maximum = 41
Slowest packet = 4178
Flit latency average = 12.6507
	minimum = 6
	maximum = 39
Slowest flit = 7502
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00268585
	minimum = 0 (at node 0)
	maximum = 0.0167866 (at node 12)
Accepted packet rate average = 0.00268585
	minimum = 0 (at node 0)
	maximum = 0.0167866 (at node 12)
Injected flit rate average = 0.00560192
	minimum = 0 (at node 0)
	maximum = 0.0321343 (at node 12)
Accepted flit rate average= 0.00560192
	minimum = 0 (at node 0)
	maximum = 0.0378897 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.406 (9 samples)
	minimum = 6 (9 samples)
	maximum = 52 (9 samples)
Network latency average = 11.461 (9 samples)
	minimum = 6 (9 samples)
	maximum = 51.6667 (9 samples)
Flit latency average = 11.9557 (9 samples)
	minimum = 6 (9 samples)
	maximum = 49.6667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00536348 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0335217 (9 samples)
Accepted packet rate average = 0.00536348 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0335217 (9 samples)
Injected flit rate average = 0.0095918 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0632897 (9 samples)
Accepted flit rate average = 0.0095918 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0566078 (9 samples)
Injected packet size average = 1.78835 (9 samples)
Accepted packet size average = 1.78835 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 135680 (inst/sec)
gpgpu_simulation_rate = 4715 (cycle/sec)
gpgpu_silicon_slowdown = 340827x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 887
gpu_sim_insn = 35840
gpu_ipc =      40.4059
gpu_tot_sim_cycle = 10317
gpu_tot_sim_insn = 307200
gpu_tot_ipc =      29.7761
gpu_tot_issued_cta = 40
gpu_occupancy = 12.2816% 
gpu_tot_occupancy = 12.1176% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 65
partiton_level_parallism =       0.1578
partiton_level_parallism_total  =       0.2229
partiton_level_parallism_util =       1.7500
partiton_level_parallism_util_total  =       2.0517
L2_BW  =      14.9603 GB/Sec
L2_BW_total  =      21.1305 GB/Sec
gpu_total_sim_rate=102400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4992
	L1I_total_cache_misses = 832
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1216
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.4737
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4160
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 832
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 728
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4992

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 311296
gpgpu_n_tot_w_icount = 9728
gpgpu_n_stall_shd_mem = 2903
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 10240
gpgpu_n_shmem_insn = 12288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 576
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1536
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:806	W0_Idle:52195	W0_Scoreboard:19729	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9728
single_issue_nums: WS0:4288	WS1:4288	
dual_issue_nums: WS0:288	WS1:288	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77824 {40:1024,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 832 {8:104,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46080 {72:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_memtocore[INST_ACC_R] = 14144 {136:104,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 7 
mrq_lat_table:28 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2145 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	918 	1382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1709 	286 	195 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        951       964    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        965       952    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        964       962    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        966       961    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        970       977    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1214      1214    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1219      1223    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1220      1227    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17644 n_nop=17592 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004988
n_activity=264 dram_eff=0.3333
bk0: 16a 17488i bk1: 12a 17509i bk2: 0a 17641i bk3: 0a 17644i bk4: 0a 17644i bk5: 0a 17644i bk6: 0a 17644i bk7: 0a 17644i bk8: 0a 17644i bk9: 0a 17644i bk10: 0a 17644i bk11: 0a 17644i bk12: 0a 17644i bk13: 0a 17644i bk14: 0a 17644i bk15: 0a 17645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004988 
total_CMD = 17644 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 17449 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17644 
n_nop = 17592 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000453 
CoL_Bus_Util = 0.002494 
Either_Row_CoL_Bus_Util = 0.002947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0264679
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17644 n_nop=17598 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004534
n_activity=224 dram_eff=0.3571
bk0: 12a 17521i bk1: 12a 17509i bk2: 0a 17641i bk3: 0a 17643i bk4: 0a 17643i bk5: 0a 17643i bk6: 0a 17644i bk7: 0a 17644i bk8: 0a 17644i bk9: 0a 17644i bk10: 0a 17644i bk11: 0a 17644i bk12: 0a 17645i bk13: 0a 17645i bk14: 0a 17645i bk15: 0a 17646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004534 
total_CMD = 17644 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 17469 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17644 
n_nop = 17598 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.002267 
Either_Row_CoL_Bus_Util = 0.002607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0264112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17644 n_nop=17598 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004534
n_activity=224 dram_eff=0.3571
bk0: 12a 17521i bk1: 12a 17509i bk2: 0a 17641i bk3: 0a 17643i bk4: 0a 17643i bk5: 0a 17643i bk6: 0a 17644i bk7: 0a 17644i bk8: 0a 17644i bk9: 0a 17644i bk10: 0a 17644i bk11: 0a 17644i bk12: 0a 17645i bk13: 0a 17645i bk14: 0a 17645i bk15: 0a 17646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004534 
total_CMD = 17644 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 17469 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17644 
n_nop = 17598 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.002267 
Either_Row_CoL_Bus_Util = 0.002607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0138857
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17644 n_nop=17598 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004534
n_activity=224 dram_eff=0.3571
bk0: 12a 17522i bk1: 12a 17509i bk2: 0a 17641i bk3: 0a 17643i bk4: 0a 17643i bk5: 0a 17643i bk6: 0a 17644i bk7: 0a 17644i bk8: 0a 17644i bk9: 0a 17644i bk10: 0a 17644i bk11: 0a 17644i bk12: 0a 17645i bk13: 0a 17645i bk14: 0a 17645i bk15: 0a 17646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004534 
total_CMD = 17644 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 17469 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17644 
n_nop = 17598 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.002267 
Either_Row_CoL_Bus_Util = 0.002607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0219905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17644 n_nop=17598 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004534
n_activity=224 dram_eff=0.3571
bk0: 12a 17521i bk1: 12a 17509i bk2: 0a 17641i bk3: 0a 17643i bk4: 0a 17643i bk5: 0a 17643i bk6: 0a 17644i bk7: 0a 17644i bk8: 0a 17644i bk9: 0a 17644i bk10: 0a 17644i bk11: 0a 17644i bk12: 0a 17645i bk13: 0a 17645i bk14: 0a 17645i bk15: 0a 17646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004534 
total_CMD = 17644 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 17469 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17644 
n_nop = 17598 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.002267 
Either_Row_CoL_Bus_Util = 0.002607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.017173
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17644 n_nop=17610 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003627
n_activity=120 dram_eff=0.5333
bk0: 8a 17547i bk1: 8a 17540i bk2: 0a 17642i bk3: 0a 17644i bk4: 0a 17644i bk5: 0a 17644i bk6: 0a 17644i bk7: 0a 17644i bk8: 0a 17644i bk9: 0a 17644i bk10: 0a 17644i bk11: 0a 17644i bk12: 0a 17644i bk13: 0a 17644i bk14: 0a 17644i bk15: 0a 17645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003627 
total_CMD = 17644 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17533 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17644 
n_nop = 17610 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001814 
Either_Row_CoL_Bus_Util = 0.001927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01927
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17644 n_nop=17610 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003627
n_activity=120 dram_eff=0.5333
bk0: 8a 17547i bk1: 8a 17540i bk2: 0a 17642i bk3: 0a 17644i bk4: 0a 17644i bk5: 0a 17644i bk6: 0a 17644i bk7: 0a 17644i bk8: 0a 17644i bk9: 0a 17644i bk10: 0a 17644i bk11: 0a 17644i bk12: 0a 17644i bk13: 0a 17644i bk14: 0a 17644i bk15: 0a 17645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003627 
total_CMD = 17644 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17533 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17644 
n_nop = 17610 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001814 
Either_Row_CoL_Bus_Util = 0.001927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0201768
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17644 n_nop=17610 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003627
n_activity=120 dram_eff=0.5333
bk0: 8a 17547i bk1: 8a 17540i bk2: 0a 17642i bk3: 0a 17644i bk4: 0a 17644i bk5: 0a 17644i bk6: 0a 17644i bk7: 0a 17644i bk8: 0a 17644i bk9: 0a 17644i bk10: 0a 17644i bk11: 0a 17644i bk12: 0a 17644i bk13: 0a 17644i bk14: 0a 17644i bk15: 0a 17645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003627 
total_CMD = 17644 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17533 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17644 
n_nop = 17610 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001814 
Either_Row_CoL_Bus_Util = 0.001927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0196667

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164, Miss = 4, Miss_rate = 0.024, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2300
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0187
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 104
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4036
icnt_total_pkts_simt_to_mem=4348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.5571
	minimum = 6
	maximum = 64
Network latency average = 12.1321
	minimum = 6
	maximum = 64
Slowest packet = 4435
Flit latency average = 12.589
	minimum = 6
	maximum = 62
Slowest flit = 8017
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00342717
	minimum = 0 (at node 0)
	maximum = 0.0214198 (at node 16)
Accepted packet rate average = 0.00342717
	minimum = 0 (at node 0)
	maximum = 0.0214198 (at node 16)
Injected flit rate average = 0.0071481
	minimum = 0 (at node 0)
	maximum = 0.0410037 (at node 16)
Accepted flit rate average= 0.0071481
	minimum = 0 (at node 0)
	maximum = 0.0483476 (at node 16)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4211 (10 samples)
	minimum = 6 (10 samples)
	maximum = 53.2 (10 samples)
Network latency average = 11.5281 (10 samples)
	minimum = 6 (10 samples)
	maximum = 52.9 (10 samples)
Flit latency average = 12.0191 (10 samples)
	minimum = 6 (10 samples)
	maximum = 50.9 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00516985 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0323115 (10 samples)
Accepted packet rate average = 0.00516985 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0323115 (10 samples)
Injected flit rate average = 0.00934743 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0610611 (10 samples)
Accepted flit rate average = 0.00934743 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0557818 (10 samples)
Injected packet size average = 1.80807 (10 samples)
Accepted packet size average = 1.80807 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 102400 (inst/sec)
gpgpu_simulation_rate = 3439 (cycle/sec)
gpgpu_silicon_slowdown = 467287x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose optimized         , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22transposeCoarseGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22transposeCoarseGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 1248
gpu_sim_insn = 32768
gpu_ipc =      26.2564
gpu_tot_sim_cycle = 11565
gpu_tot_sim_insn = 339968
gpu_tot_ipc =      29.3963
gpu_tot_issued_cta = 44
gpu_occupancy = 12.3462% 
gpu_tot_occupancy = 12.1424% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 86
partiton_level_parallism =       0.1122
partiton_level_parallism_total  =       0.2110
partiton_level_parallism_util =       2.1875
partiton_level_parallism_util_total  =       2.0591
L2_BW  =      10.6328 GB/Sec
L2_BW_total  =      19.9977 GB/Sec
gpu_total_sim_rate=113322

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5504
	L1I_total_cache_misses = 928
	L1I_total_cache_miss_rate = 0.1686
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1344
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.4286
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4576
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 928
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 812
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5504

Total_core_cache_fail_stats:
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 82, 81, 
gpgpu_n_tot_thrd_icount = 344064
gpgpu_n_tot_w_icount = 10752
gpgpu_n_stall_shd_mem = 3075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 704
gpgpu_n_mem_write_global = 1600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 11264
gpgpu_n_shmem_insn = 14336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 43008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:886	W0_Idle:59602	W0_Scoreboard:21230	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
single_issue_nums: WS0:4728	WS1:4736	
dual_issue_nums: WS0:324	WS1:320	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5632 {8:704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82432 {40:1024,72:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 928 {8:116,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50688 {72:704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12800 {8:1600,}
traffic_breakdown_memtocore[INST_ACC_R] = 15776 {136:116,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 6 
mrq_lat_table:31 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2273 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1003 	1437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1789 	314 	212 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        854      1018    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1025      1006    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1018      1018    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1022      1014    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1025      1033    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1283      1284    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1288      1293    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1034      1038    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19778 n_nop=19720 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004854
n_activity=316 dram_eff=0.3038
bk0: 20a 19592i bk1: 12a 19642i bk2: 0a 19774i bk3: 0a 19777i bk4: 0a 19777i bk5: 0a 19777i bk6: 0a 19778i bk7: 0a 19778i bk8: 0a 19778i bk9: 0a 19778i bk10: 0a 19778i bk11: 0a 19778i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004854 
total_CMD = 19778 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 19551 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19778 
n_nop = 19720 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000506 
CoL_Bus_Util = 0.002427 
Either_Row_CoL_Bus_Util = 0.002933 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0236121
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19778 n_nop=19732 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004045
n_activity=224 dram_eff=0.3571
bk0: 12a 19655i bk1: 12a 19643i bk2: 0a 19775i bk3: 0a 19777i bk4: 0a 19777i bk5: 0a 19777i bk6: 0a 19778i bk7: 0a 19778i bk8: 0a 19778i bk9: 0a 19778i bk10: 0a 19778i bk11: 0a 19778i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004045 
total_CMD = 19778 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19603 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19778 
n_nop = 19732 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.002022 
Either_Row_CoL_Bus_Util = 0.002326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0235615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19778 n_nop=19732 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004045
n_activity=224 dram_eff=0.3571
bk0: 12a 19655i bk1: 12a 19643i bk2: 0a 19775i bk3: 0a 19777i bk4: 0a 19777i bk5: 0a 19777i bk6: 0a 19778i bk7: 0a 19778i bk8: 0a 19778i bk9: 0a 19778i bk10: 0a 19778i bk11: 0a 19778i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004045 
total_CMD = 19778 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19603 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19778 
n_nop = 19732 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.002022 
Either_Row_CoL_Bus_Util = 0.002326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0123875
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19778 n_nop=19732 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004045
n_activity=224 dram_eff=0.3571
bk0: 12a 19656i bk1: 12a 19643i bk2: 0a 19775i bk3: 0a 19777i bk4: 0a 19777i bk5: 0a 19777i bk6: 0a 19778i bk7: 0a 19778i bk8: 0a 19778i bk9: 0a 19778i bk10: 0a 19778i bk11: 0a 19778i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004045 
total_CMD = 19778 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19603 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19778 
n_nop = 19732 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.002022 
Either_Row_CoL_Bus_Util = 0.002326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0196178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19778 n_nop=19732 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004045
n_activity=224 dram_eff=0.3571
bk0: 12a 19655i bk1: 12a 19643i bk2: 0a 19775i bk3: 0a 19777i bk4: 0a 19777i bk5: 0a 19777i bk6: 0a 19778i bk7: 0a 19778i bk8: 0a 19778i bk9: 0a 19778i bk10: 0a 19778i bk11: 0a 19778i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004045 
total_CMD = 19778 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19603 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19778 
n_nop = 19732 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.002022 
Either_Row_CoL_Bus_Util = 0.002326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153201
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19778 n_nop=19744 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003236
n_activity=120 dram_eff=0.5333
bk0: 8a 19681i bk1: 8a 19674i bk2: 0a 19776i bk3: 0a 19778i bk4: 0a 19778i bk5: 0a 19778i bk6: 0a 19778i bk7: 0a 19778i bk8: 0a 19778i bk9: 0a 19778i bk10: 0a 19778i bk11: 0a 19778i bk12: 0a 19778i bk13: 0a 19778i bk14: 0a 19778i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003236 
total_CMD = 19778 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 19667 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19778 
n_nop = 19744 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.001618 
Either_Row_CoL_Bus_Util = 0.001719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0171908
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19778 n_nop=19744 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003236
n_activity=120 dram_eff=0.5333
bk0: 8a 19681i bk1: 8a 19674i bk2: 0a 19776i bk3: 0a 19778i bk4: 0a 19778i bk5: 0a 19778i bk6: 0a 19778i bk7: 0a 19778i bk8: 0a 19778i bk9: 0a 19778i bk10: 0a 19778i bk11: 0a 19778i bk12: 0a 19778i bk13: 0a 19778i bk14: 0a 19778i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003236 
total_CMD = 19778 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 19667 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19778 
n_nop = 19744 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.001618 
Either_Row_CoL_Bus_Util = 0.001719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0179998
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19778 n_nop=19732 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004045
n_activity=224 dram_eff=0.3571
bk0: 12a 19651i bk1: 12a 19643i bk2: 0a 19775i bk3: 0a 19777i bk4: 0a 19777i bk5: 0a 19777i bk6: 0a 19778i bk7: 0a 19778i bk8: 0a 19778i bk9: 0a 19778i bk10: 0a 19778i bk11: 0a 19778i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004045 
total_CMD = 19778 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19603 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19778 
n_nop = 19732 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.002022 
Either_Row_CoL_Bus_Util = 0.002326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0175447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 176, Miss = 5, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 144, Miss = 2, Miss_rate = 0.014, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 144, Miss = 2, Miss_rate = 0.014, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 144, Miss = 2, Miss_rate = 0.014, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 144, Miss = 2, Miss_rate = 0.014, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 148, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 148, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 2440
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0189
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 116
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4352
icnt_total_pkts_simt_to_mem=4616
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.6929
	minimum = 6
	maximum = 63
Network latency average = 11.9464
	minimum = 6
	maximum = 62
Slowest packet = 4694
Flit latency average = 12.2688
	minimum = 6
	maximum = 60
Slowest flit = 8538
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00243584
	minimum = 0 (at node 4)
	maximum = 0.015224 (at node 0)
Accepted packet rate average = 0.00243584
	minimum = 0 (at node 4)
	maximum = 0.015224 (at node 0)
Injected flit rate average = 0.00508047
	minimum = 0 (at node 4)
	maximum = 0.0291431 (at node 0)
Accepted flit rate average= 0.00508047
	minimum = 0 (at node 4)
	maximum = 0.0343628 (at node 0)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4458 (11 samples)
	minimum = 6 (11 samples)
	maximum = 54.0909 (11 samples)
Network latency average = 11.5662 (11 samples)
	minimum = 6 (11 samples)
	maximum = 53.7273 (11 samples)
Flit latency average = 12.0418 (11 samples)
	minimum = 6 (11 samples)
	maximum = 51.7273 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0049213 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0307581 (11 samples)
Accepted packet rate average = 0.0049213 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0307581 (11 samples)
Injected flit rate average = 0.00895952 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0581594 (11 samples)
Accepted flit rate average = 0.00895952 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0538346 (11 samples)
Injected packet size average = 1.82056 (11 samples)
Accepted packet size average = 1.82056 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 113322 (inst/sec)
gpgpu_simulation_rate = 3855 (cycle/sec)
gpgpu_silicon_slowdown = 416861x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 864
gpu_sim_insn = 32768
gpu_ipc =      37.9259
gpu_tot_sim_cycle = 12429
gpu_tot_sim_insn = 372736
gpu_tot_ipc =      29.9892
gpu_tot_issued_cta = 48
gpu_occupancy = 12.2697% 
gpu_tot_occupancy = 12.1512% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 86
partiton_level_parallism =       0.1620
partiton_level_parallism_total  =       0.2076
partiton_level_parallism_util =       1.6667
partiton_level_parallism_util_total  =       2.0331
L2_BW  =      15.3585 GB/Sec
L2_BW_total  =      19.6752 GB/Sec
gpu_total_sim_rate=124245

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6016
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.1702
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1472
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3913
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4992
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 896
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1472
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6016

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 82, 81, 
gpgpu_n_tot_thrd_icount = 376832
gpgpu_n_tot_w_icount = 11776
gpgpu_n_stall_shd_mem = 3244
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 1664
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 47104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:956	W0_Idle:63905	W0_Scoreboard:22747	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11776
single_issue_nums: WS0:5174	WS1:5178	
dual_issue_nums: WS0:357	WS1:355	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 87040 {40:1024,72:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 1024 {8:128,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13312 {8:1664,}
traffic_breakdown_memtocore[INST_ACC_R] = 17408 {136:128,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:31 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2401 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1088 	1492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1868 	342 	230 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        896      1071    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1079      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1075      1072    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1076      1069    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1079      1088    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1353      1355    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1357      1364    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1090      1094    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21255 n_nop=21197 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004517
n_activity=316 dram_eff=0.3038
bk0: 20a 21069i bk1: 12a 21119i bk2: 0a 21251i bk3: 0a 21254i bk4: 0a 21254i bk5: 0a 21254i bk6: 0a 21255i bk7: 0a 21255i bk8: 0a 21255i bk9: 0a 21255i bk10: 0a 21255i bk11: 0a 21255i bk12: 0a 21256i bk13: 0a 21256i bk14: 0a 21256i bk15: 0a 21257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004517 
total_CMD = 21255 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 21028 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21255 
n_nop = 21197 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000470 
CoL_Bus_Util = 0.002258 
Either_Row_CoL_Bus_Util = 0.002729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0219713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21255 n_nop=21209 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003764
n_activity=224 dram_eff=0.3571
bk0: 12a 21132i bk1: 12a 21120i bk2: 0a 21252i bk3: 0a 21254i bk4: 0a 21254i bk5: 0a 21254i bk6: 0a 21255i bk7: 0a 21255i bk8: 0a 21255i bk9: 0a 21255i bk10: 0a 21255i bk11: 0a 21255i bk12: 0a 21256i bk13: 0a 21256i bk14: 0a 21256i bk15: 0a 21257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003764 
total_CMD = 21255 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21080 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21255 
n_nop = 21209 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.001882 
Either_Row_CoL_Bus_Util = 0.002164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0219243
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21255 n_nop=21209 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003764
n_activity=224 dram_eff=0.3571
bk0: 12a 21132i bk1: 12a 21120i bk2: 0a 21252i bk3: 0a 21254i bk4: 0a 21254i bk5: 0a 21254i bk6: 0a 21255i bk7: 0a 21255i bk8: 0a 21255i bk9: 0a 21255i bk10: 0a 21255i bk11: 0a 21255i bk12: 0a 21256i bk13: 0a 21256i bk14: 0a 21256i bk15: 0a 21257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003764 
total_CMD = 21255 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21080 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21255 
n_nop = 21209 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.001882 
Either_Row_CoL_Bus_Util = 0.002164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0115267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21255 n_nop=21209 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003764
n_activity=224 dram_eff=0.3571
bk0: 12a 21133i bk1: 12a 21120i bk2: 0a 21252i bk3: 0a 21254i bk4: 0a 21254i bk5: 0a 21254i bk6: 0a 21255i bk7: 0a 21255i bk8: 0a 21255i bk9: 0a 21255i bk10: 0a 21255i bk11: 0a 21255i bk12: 0a 21256i bk13: 0a 21256i bk14: 0a 21256i bk15: 0a 21257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003764 
total_CMD = 21255 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21080 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21255 
n_nop = 21209 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.001882 
Either_Row_CoL_Bus_Util = 0.002164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0182545
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21255 n_nop=21209 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003764
n_activity=224 dram_eff=0.3571
bk0: 12a 21132i bk1: 12a 21120i bk2: 0a 21252i bk3: 0a 21254i bk4: 0a 21254i bk5: 0a 21254i bk6: 0a 21255i bk7: 0a 21255i bk8: 0a 21255i bk9: 0a 21255i bk10: 0a 21255i bk11: 0a 21255i bk12: 0a 21256i bk13: 0a 21256i bk14: 0a 21256i bk15: 0a 21257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003764 
total_CMD = 21255 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21080 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21255 
n_nop = 21209 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.001882 
Either_Row_CoL_Bus_Util = 0.002164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0142555
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21255 n_nop=21221 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003011
n_activity=120 dram_eff=0.5333
bk0: 8a 21158i bk1: 8a 21151i bk2: 0a 21253i bk3: 0a 21255i bk4: 0a 21255i bk5: 0a 21255i bk6: 0a 21255i bk7: 0a 21255i bk8: 0a 21255i bk9: 0a 21255i bk10: 0a 21255i bk11: 0a 21255i bk12: 0a 21255i bk13: 0a 21255i bk14: 0a 21255i bk15: 0a 21256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003011 
total_CMD = 21255 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21144 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21255 
n_nop = 21221 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.001506 
Either_Row_CoL_Bus_Util = 0.001600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0159962
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21255 n_nop=21221 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003011
n_activity=120 dram_eff=0.5333
bk0: 8a 21158i bk1: 8a 21151i bk2: 0a 21253i bk3: 0a 21255i bk4: 0a 21255i bk5: 0a 21255i bk6: 0a 21255i bk7: 0a 21255i bk8: 0a 21255i bk9: 0a 21255i bk10: 0a 21255i bk11: 0a 21255i bk12: 0a 21255i bk13: 0a 21255i bk14: 0a 21255i bk15: 0a 21256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003011 
total_CMD = 21255 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21144 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21255 
n_nop = 21221 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.001506 
Either_Row_CoL_Bus_Util = 0.001600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.016749
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21255 n_nop=21209 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003764
n_activity=224 dram_eff=0.3571
bk0: 12a 21128i bk1: 12a 21120i bk2: 0a 21252i bk3: 0a 21254i bk4: 0a 21254i bk5: 0a 21254i bk6: 0a 21255i bk7: 0a 21255i bk8: 0a 21255i bk9: 0a 21255i bk10: 0a 21255i bk11: 0a 21255i bk12: 0a 21256i bk13: 0a 21256i bk14: 0a 21256i bk15: 0a 21257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003764 
total_CMD = 21255 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21080 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21255 
n_nop = 21209 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.001882 
Either_Row_CoL_Bus_Util = 0.002164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0163256

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188, Miss = 5, Miss_rate = 0.027, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 152, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 152, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 152, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 2580
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0178
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 76
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1664
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 128
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4668
icnt_total_pkts_simt_to_mem=4884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.2964
	minimum = 6
	maximum = 63
Network latency average = 11.8107
	minimum = 6
	maximum = 63
Slowest packet = 4975
Flit latency average = 12.125
	minimum = 6
	maximum = 61
Slowest flit = 9125
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0035198
	minimum = 0 (at node 0)
	maximum = 0.0219987 (at node 4)
Accepted packet rate average = 0.0035198
	minimum = 0 (at node 0)
	maximum = 0.0219987 (at node 4)
Injected flit rate average = 0.00734129
	minimum = 0 (at node 0)
	maximum = 0.0421119 (at node 4)
Accepted flit rate average= 0.00734129
	minimum = 0 (at node 0)
	maximum = 0.0496543 (at node 4)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4333 (12 samples)
	minimum = 6 (12 samples)
	maximum = 54.8333 (12 samples)
Network latency average = 11.5865 (12 samples)
	minimum = 6 (12 samples)
	maximum = 54.5 (12 samples)
Flit latency average = 12.0487 (12 samples)
	minimum = 6 (12 samples)
	maximum = 52.5 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00480451 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0300282 (12 samples)
Accepted packet rate average = 0.00480451 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0300282 (12 samples)
Injected flit rate average = 0.00882467 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0568221 (12 samples)
Accepted flit rate average = 0.00882467 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0534862 (12 samples)
Injected packet size average = 1.83675 (12 samples)
Accepted packet size average = 1.83675 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 124245 (inst/sec)
gpgpu_simulation_rate = 4143 (cycle/sec)
gpgpu_silicon_slowdown = 387883x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coarse-grained    , Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a03718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z20transposeFineGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20transposeFineGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 1118
gpu_sim_insn = 30720
gpu_ipc =      27.4776
gpu_tot_sim_cycle = 13547
gpu_tot_sim_insn = 403456
gpu_tot_ipc =      29.7819
gpu_tot_issued_cta = 52
gpu_occupancy = 12.3237% 
gpu_tot_occupancy = 12.1654% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 99
partiton_level_parallism =       0.1252
partiton_level_parallism_total  =       0.2008
partiton_level_parallism_util =       1.9178
partiton_level_parallism_util_total  =       2.0268
L2_BW  =      11.8692 GB/Sec
L2_BW_total  =      19.0310 GB/Sec
gpu_total_sim_rate=134485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6496
	L1I_total_cache_misses = 1120
	L1I_total_cache_miss_rate = 0.1724
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1568
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3673
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 980
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6496

Total_core_cache_fail_stats:
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 82, 81, 
gpgpu_n_tot_thrd_icount = 407552
gpgpu_n_tot_w_icount = 12736
gpgpu_n_stall_shd_mem = 3417
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 832
gpgpu_n_mem_write_global = 1728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 13312
gpgpu_n_store_insn = 13312
gpgpu_n_shmem_insn = 18432
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 50176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 768
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1034	W0_Idle:70347	W0_Scoreboard:24283	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12736
single_issue_nums: WS0:5526	WS1:5530	
dual_issue_nums: WS0:421	WS1:419	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6656 {8:832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 91648 {40:1024,72:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59904 {72:832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13824 {8:1728,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:33 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2529 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1174 	1546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1941 	375 	252 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        934      1124    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1133      1113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1129      1127    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1132      1126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1135      1144    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1423      1426    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1142      1148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1147      1152    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23167 n_nop=23109 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004144
n_activity=316 dram_eff=0.3038
bk0: 20a 22981i bk1: 12a 23031i bk2: 0a 23163i bk3: 0a 23166i bk4: 0a 23166i bk5: 0a 23166i bk6: 0a 23167i bk7: 0a 23167i bk8: 0a 23167i bk9: 0a 23167i bk10: 0a 23167i bk11: 0a 23167i bk12: 0a 23168i bk13: 0a 23168i bk14: 0a 23168i bk15: 0a 23169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004144 
total_CMD = 23167 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 22940 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23167 
n_nop = 23109 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000432 
CoL_Bus_Util = 0.002072 
Either_Row_CoL_Bus_Util = 0.002504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.020158
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23167 n_nop=23121 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003453
n_activity=224 dram_eff=0.3571
bk0: 12a 23044i bk1: 12a 23032i bk2: 0a 23164i bk3: 0a 23166i bk4: 0a 23166i bk5: 0a 23166i bk6: 0a 23167i bk7: 0a 23167i bk8: 0a 23167i bk9: 0a 23167i bk10: 0a 23167i bk11: 0a 23167i bk12: 0a 23168i bk13: 0a 23168i bk14: 0a 23168i bk15: 0a 23169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003453 
total_CMD = 23167 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 22992 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23167 
n_nop = 23121 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.001727 
Either_Row_CoL_Bus_Util = 0.001986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0201148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23167 n_nop=23121 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003453
n_activity=224 dram_eff=0.3571
bk0: 12a 23044i bk1: 12a 23032i bk2: 0a 23164i bk3: 0a 23166i bk4: 0a 23166i bk5: 0a 23166i bk6: 0a 23167i bk7: 0a 23167i bk8: 0a 23167i bk9: 0a 23167i bk10: 0a 23167i bk11: 0a 23167i bk12: 0a 23168i bk13: 0a 23168i bk14: 0a 23168i bk15: 0a 23169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003453 
total_CMD = 23167 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 22992 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23167 
n_nop = 23121 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.001727 
Either_Row_CoL_Bus_Util = 0.001986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0105754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23167 n_nop=23121 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003453
n_activity=224 dram_eff=0.3571
bk0: 12a 23045i bk1: 12a 23032i bk2: 0a 23164i bk3: 0a 23166i bk4: 0a 23166i bk5: 0a 23166i bk6: 0a 23167i bk7: 0a 23167i bk8: 0a 23167i bk9: 0a 23167i bk10: 0a 23167i bk11: 0a 23167i bk12: 0a 23168i bk13: 0a 23168i bk14: 0a 23168i bk15: 0a 23169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003453 
total_CMD = 23167 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 22992 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23167 
n_nop = 23121 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.001727 
Either_Row_CoL_Bus_Util = 0.001986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.016748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23167 n_nop=23121 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003453
n_activity=224 dram_eff=0.3571
bk0: 12a 23044i bk1: 12a 23032i bk2: 0a 23164i bk3: 0a 23166i bk4: 0a 23166i bk5: 0a 23166i bk6: 0a 23167i bk7: 0a 23167i bk8: 0a 23167i bk9: 0a 23167i bk10: 0a 23167i bk11: 0a 23167i bk12: 0a 23168i bk13: 0a 23168i bk14: 0a 23168i bk15: 0a 23169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003453 
total_CMD = 23167 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 22992 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23167 
n_nop = 23121 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.001727 
Either_Row_CoL_Bus_Util = 0.001986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0130789
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23167 n_nop=23133 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002763
n_activity=120 dram_eff=0.5333
bk0: 8a 23070i bk1: 8a 23063i bk2: 0a 23165i bk3: 0a 23167i bk4: 0a 23167i bk5: 0a 23167i bk6: 0a 23167i bk7: 0a 23167i bk8: 0a 23167i bk9: 0a 23167i bk10: 0a 23167i bk11: 0a 23167i bk12: 0a 23167i bk13: 0a 23167i bk14: 0a 23167i bk15: 0a 23168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002763 
total_CMD = 23167 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 23056 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23167 
n_nop = 23133 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.001381 
Either_Row_CoL_Bus_Util = 0.001468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014676
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23167 n_nop=23121 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003453
n_activity=224 dram_eff=0.3571
bk0: 12a 23040i bk1: 12a 23032i bk2: 0a 23164i bk3: 0a 23166i bk4: 0a 23166i bk5: 0a 23166i bk6: 0a 23167i bk7: 0a 23167i bk8: 0a 23167i bk9: 0a 23167i bk10: 0a 23167i bk11: 0a 23167i bk12: 0a 23168i bk13: 0a 23168i bk14: 0a 23168i bk15: 0a 23169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003453 
total_CMD = 23167 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 22992 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23167 
n_nop = 23121 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.001727 
Either_Row_CoL_Bus_Util = 0.001986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0153667
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23167 n_nop=23121 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003453
n_activity=224 dram_eff=0.3571
bk0: 12a 23040i bk1: 12a 23032i bk2: 0a 23164i bk3: 0a 23166i bk4: 0a 23166i bk5: 0a 23166i bk6: 0a 23167i bk7: 0a 23167i bk8: 0a 23167i bk9: 0a 23167i bk10: 0a 23167i bk11: 0a 23167i bk12: 0a 23168i bk13: 0a 23168i bk14: 0a 23168i bk15: 0a 23169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003453 
total_CMD = 23167 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 22992 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23167 
n_nop = 23121 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.001727 
Either_Row_CoL_Bus_Util = 0.001986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0149782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196, Miss = 5, Miss_rate = 0.026, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 164, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 164, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 172, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 2720
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0176
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1728
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 140
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4984
icnt_total_pkts_simt_to_mem=5152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7571
	minimum = 6
	maximum = 44
Network latency average = 12.225
	minimum = 6
	maximum = 44
Slowest packet = 5268
Flit latency average = 12.6233
	minimum = 6
	maximum = 42
Slowest flit = 9748
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00271977
	minimum = 0 (at node 0)
	maximum = 0.0169985 (at node 8)
Accepted packet rate average = 0.00271977
	minimum = 0 (at node 0)
	maximum = 0.0169985 (at node 8)
Injected flit rate average = 0.00567266
	minimum = 0 (at node 0)
	maximum = 0.0325401 (at node 8)
Accepted flit rate average= 0.00567266
	minimum = 0 (at node 0)
	maximum = 0.0383681 (at node 8)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4582 (13 samples)
	minimum = 6 (13 samples)
	maximum = 54 (13 samples)
Network latency average = 11.6357 (13 samples)
	minimum = 6 (13 samples)
	maximum = 53.6923 (13 samples)
Flit latency average = 12.0929 (13 samples)
	minimum = 6 (13 samples)
	maximum = 51.6923 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00464414 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0290259 (13 samples)
Accepted packet rate average = 0.00464414 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0290259 (13 samples)
Injected flit rate average = 0.00858221 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0549543 (13 samples)
Accepted flit rate average = 0.00858221 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0523233 (13 samples)
Injected packet size average = 1.84796 (13 samples)
Accepted packet size average = 1.84796 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 134485 (inst/sec)
gpgpu_simulation_rate = 4515 (cycle/sec)
gpgpu_silicon_slowdown = 355924x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a03718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 865
gpu_sim_insn = 30720
gpu_ipc =      35.5145
gpu_tot_sim_cycle = 14412
gpu_tot_sim_insn = 434176
gpu_tot_ipc =      30.1260
gpu_tot_issued_cta = 56
gpu_occupancy = 12.2739% 
gpu_tot_occupancy = 12.1719% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 99
partiton_level_parallism =       0.1618
partiton_level_parallism_total  =       0.1984
partiton_level_parallism_util =       1.6471
partiton_level_parallism_util_total  =       2.0042
L2_BW  =      15.3408 GB/Sec
L2_BW_total  =      18.8095 GB/Sec
gpu_total_sim_rate=108544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6976
	L1I_total_cache_misses = 1216
	L1I_total_cache_miss_rate = 0.1743
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1664
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3462
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5760
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1216
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1064
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1664
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6976

Total_core_cache_fail_stats:
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 82, 81, 
gpgpu_n_tot_thrd_icount = 438272
gpgpu_n_tot_w_icount = 13696
gpgpu_n_stall_shd_mem = 3587
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 1792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 14336
gpgpu_n_shmem_insn = 20480
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 53248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1792
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1107	W0_Idle:74775	W0_Scoreboard:25800	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13696
single_issue_nums: WS0:5878	WS1:5882	
dual_issue_nums: WS0:485	WS1:483	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 96256 {40:1024,72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 1216 {8:152,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64512 {72:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14336 {8:1792,}
traffic_breakdown_memtocore[INST_ACC_R] = 20672 {136:152,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:33 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2657 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1259 	1601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2018 	406 	272 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        974      1178    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1186      1166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1184      1181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1187      1181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1190      1200    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1494      1498    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1198      1204    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1204      1210    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24646 n_nop=24588 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003895
n_activity=316 dram_eff=0.3038
bk0: 20a 24460i bk1: 12a 24510i bk2: 0a 24642i bk3: 0a 24645i bk4: 0a 24645i bk5: 0a 24645i bk6: 0a 24646i bk7: 0a 24646i bk8: 0a 24646i bk9: 0a 24646i bk10: 0a 24646i bk11: 0a 24646i bk12: 0a 24647i bk13: 0a 24647i bk14: 0a 24647i bk15: 0a 24648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003895 
total_CMD = 24646 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 24419 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24646 
n_nop = 24588 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000406 
CoL_Bus_Util = 0.001948 
Either_Row_CoL_Bus_Util = 0.002353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0189483
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24646 n_nop=24600 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003246
n_activity=224 dram_eff=0.3571
bk0: 12a 24523i bk1: 12a 24511i bk2: 0a 24643i bk3: 0a 24645i bk4: 0a 24645i bk5: 0a 24645i bk6: 0a 24646i bk7: 0a 24646i bk8: 0a 24646i bk9: 0a 24646i bk10: 0a 24646i bk11: 0a 24646i bk12: 0a 24647i bk13: 0a 24647i bk14: 0a 24647i bk15: 0a 24648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003246 
total_CMD = 24646 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24471 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24646 
n_nop = 24600 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.001623 
Either_Row_CoL_Bus_Util = 0.001866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0189077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24646 n_nop=24600 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003246
n_activity=224 dram_eff=0.3571
bk0: 12a 24523i bk1: 12a 24511i bk2: 0a 24643i bk3: 0a 24645i bk4: 0a 24645i bk5: 0a 24645i bk6: 0a 24646i bk7: 0a 24646i bk8: 0a 24646i bk9: 0a 24646i bk10: 0a 24646i bk11: 0a 24646i bk12: 0a 24647i bk13: 0a 24647i bk14: 0a 24647i bk15: 0a 24648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003246 
total_CMD = 24646 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24471 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24646 
n_nop = 24600 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.001623 
Either_Row_CoL_Bus_Util = 0.001866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00994076
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24646 n_nop=24600 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003246
n_activity=224 dram_eff=0.3571
bk0: 12a 24524i bk1: 12a 24511i bk2: 0a 24643i bk3: 0a 24645i bk4: 0a 24645i bk5: 0a 24645i bk6: 0a 24646i bk7: 0a 24646i bk8: 0a 24646i bk9: 0a 24646i bk10: 0a 24646i bk11: 0a 24646i bk12: 0a 24647i bk13: 0a 24647i bk14: 0a 24647i bk15: 0a 24648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003246 
total_CMD = 24646 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24471 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24646 
n_nop = 24600 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.001623 
Either_Row_CoL_Bus_Util = 0.001866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0157429
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24646 n_nop=24600 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003246
n_activity=224 dram_eff=0.3571
bk0: 12a 24523i bk1: 12a 24511i bk2: 0a 24643i bk3: 0a 24645i bk4: 0a 24645i bk5: 0a 24645i bk6: 0a 24646i bk7: 0a 24646i bk8: 0a 24646i bk9: 0a 24646i bk10: 0a 24646i bk11: 0a 24646i bk12: 0a 24647i bk13: 0a 24647i bk14: 0a 24647i bk15: 0a 24648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003246 
total_CMD = 24646 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24471 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24646 
n_nop = 24600 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.001623 
Either_Row_CoL_Bus_Util = 0.001866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122941
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24646 n_nop=24612 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002597
n_activity=120 dram_eff=0.5333
bk0: 8a 24549i bk1: 8a 24542i bk2: 0a 24644i bk3: 0a 24646i bk4: 0a 24646i bk5: 0a 24646i bk6: 0a 24646i bk7: 0a 24646i bk8: 0a 24646i bk9: 0a 24646i bk10: 0a 24646i bk11: 0a 24646i bk12: 0a 24646i bk13: 0a 24646i bk14: 0a 24646i bk15: 0a 24647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002597 
total_CMD = 24646 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 24535 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24646 
n_nop = 24612 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.001298 
Either_Row_CoL_Bus_Util = 0.001380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0137953
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24646 n_nop=24600 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003246
n_activity=224 dram_eff=0.3571
bk0: 12a 24519i bk1: 12a 24511i bk2: 0a 24643i bk3: 0a 24645i bk4: 0a 24645i bk5: 0a 24645i bk6: 0a 24646i bk7: 0a 24646i bk8: 0a 24646i bk9: 0a 24646i bk10: 0a 24646i bk11: 0a 24646i bk12: 0a 24647i bk13: 0a 24647i bk14: 0a 24647i bk15: 0a 24648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003246 
total_CMD = 24646 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24471 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24646 
n_nop = 24600 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.001623 
Either_Row_CoL_Bus_Util = 0.001866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0144445
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24646 n_nop=24600 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003246
n_activity=224 dram_eff=0.3571
bk0: 12a 24519i bk1: 12a 24511i bk2: 0a 24643i bk3: 0a 24645i bk4: 0a 24645i bk5: 0a 24645i bk6: 0a 24646i bk7: 0a 24646i bk8: 0a 24646i bk9: 0a 24646i bk10: 0a 24646i bk11: 0a 24646i bk12: 0a 24647i bk13: 0a 24647i bk14: 0a 24647i bk15: 0a 24648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003246 
total_CMD = 24646 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24471 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24646 
n_nop = 24600 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.001623 
Either_Row_CoL_Bus_Util = 0.001866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0140794

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204, Miss = 5, Miss_rate = 0.025, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 168, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 2860
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 152
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5300
icnt_total_pkts_simt_to_mem=5420
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.2786
	minimum = 6
	maximum = 49
Network latency average = 11.9071
	minimum = 6
	maximum = 46
Slowest packet = 5570
Flit latency average = 12.3288
	minimum = 6
	maximum = 44
Slowest flit = 10425
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00351538
	minimum = 0 (at node 0)
	maximum = 0.0219711 (at node 12)
Accepted packet rate average = 0.00351538
	minimum = 0 (at node 0)
	maximum = 0.0219711 (at node 12)
Injected flit rate average = 0.00733208
	minimum = 0 (at node 0)
	maximum = 0.042059 (at node 12)
Accepted flit rate average= 0.00733208
	minimum = 0 (at node 0)
	maximum = 0.049592 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4454 (14 samples)
	minimum = 6 (14 samples)
	maximum = 53.6429 (14 samples)
Network latency average = 11.6551 (14 samples)
	minimum = 6 (14 samples)
	maximum = 53.1429 (14 samples)
Flit latency average = 12.1098 (14 samples)
	minimum = 6 (14 samples)
	maximum = 51.1429 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00456352 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.028522 (14 samples)
Accepted packet rate average = 0.00456352 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.028522 (14 samples)
Injected flit rate average = 0.00849291 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0540332 (14 samples)
Accepted flit rate average = 0.00849291 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0521282 (14 samples)
Injected packet size average = 1.86105 (14 samples)
Accepted packet size average = 1.86105 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 108544 (inst/sec)
gpgpu_simulation_rate = 3603 (cycle/sec)
gpgpu_silicon_slowdown = 446017x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose fine-grained      , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a0357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z17transposeDiagonalPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x500 (transpose.1.sm_30.ptx:280) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x508 (transpose.1.sm_30.ptx:281) bra.uni BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (transpose.1.sm_30.ptx:288) mad.lo.s32 %r15, %r3, %r2, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x518 (transpose.1.sm_30.ptx:285) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17transposeDiagonalPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 1323
gpu_sim_insn = 41984
gpu_ipc =      31.7339
gpu_tot_sim_cycle = 15735
gpu_tot_sim_insn = 476160
gpu_tot_ipc =      30.2612
gpu_tot_issued_cta = 60
gpu_occupancy = 12.3436% 
gpu_tot_occupancy = 12.1864% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 112
partiton_level_parallism =       0.1058
partiton_level_parallism_total  =       0.1907
partiton_level_parallism_util =       1.9178
partiton_level_parallism_util_total  =       2.0000
L2_BW  =      10.0301 GB/Sec
L2_BW_total  =      18.0713 GB/Sec
gpu_total_sim_rate=119040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7680
	L1I_total_cache_misses = 1312
	L1I_total_cache_miss_rate = 0.1708
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3214
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6368
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1312
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1148
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7680

Total_core_cache_fail_stats:
ctas_completed 60, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 82, 81, 
gpgpu_n_tot_thrd_icount = 480256
gpgpu_n_tot_w_icount = 15008
gpgpu_n_stall_shd_mem = 3764
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 960
gpgpu_n_mem_write_global = 1856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 15360
gpgpu_n_shmem_insn = 22528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1203	W0_Idle:80922	W0_Scoreboard:28857	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15008
single_issue_nums: WS0:6438	WS1:6442	
dual_issue_nums: WS0:533	WS1:531	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7680 {8:960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 100864 {40:1024,72:832,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69120 {72:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14848 {8:1856,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2785 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1344 	1653 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2113 	408 	303 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1014      1230    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1243      1219    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1241      1235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1245      1235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1248      1255    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1253      1253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1256      1259    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1261      1264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26909 n_nop=26851 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003568
n_activity=316 dram_eff=0.3038
bk0: 20a 26723i bk1: 12a 26773i bk2: 0a 26905i bk3: 0a 26908i bk4: 0a 26908i bk5: 0a 26908i bk6: 0a 26909i bk7: 0a 26909i bk8: 0a 26909i bk9: 0a 26909i bk10: 0a 26909i bk11: 0a 26909i bk12: 0a 26910i bk13: 0a 26910i bk14: 0a 26910i bk15: 0a 26911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003568 
total_CMD = 26909 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 26682 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26909 
n_nop = 26851 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.001784 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0173548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26909 n_nop=26863 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002973
n_activity=224 dram_eff=0.3571
bk0: 12a 26786i bk1: 12a 26774i bk2: 0a 26906i bk3: 0a 26908i bk4: 0a 26908i bk5: 0a 26908i bk6: 0a 26909i bk7: 0a 26909i bk8: 0a 26909i bk9: 0a 26909i bk10: 0a 26909i bk11: 0a 26909i bk12: 0a 26910i bk13: 0a 26910i bk14: 0a 26910i bk15: 0a 26911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002973 
total_CMD = 26909 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26734 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26909 
n_nop = 26863 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000223 
CoL_Bus_Util = 0.001486 
Either_Row_CoL_Bus_Util = 0.001709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0173176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26909 n_nop=26863 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002973
n_activity=224 dram_eff=0.3571
bk0: 12a 26786i bk1: 12a 26774i bk2: 0a 26906i bk3: 0a 26908i bk4: 0a 26908i bk5: 0a 26908i bk6: 0a 26909i bk7: 0a 26909i bk8: 0a 26909i bk9: 0a 26909i bk10: 0a 26909i bk11: 0a 26909i bk12: 0a 26910i bk13: 0a 26910i bk14: 0a 26910i bk15: 0a 26911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002973 
total_CMD = 26909 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26734 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26909 
n_nop = 26863 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000223 
CoL_Bus_Util = 0.001486 
Either_Row_CoL_Bus_Util = 0.001709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00910476
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26909 n_nop=26863 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002973
n_activity=224 dram_eff=0.3571
bk0: 12a 26787i bk1: 12a 26774i bk2: 0a 26906i bk3: 0a 26908i bk4: 0a 26908i bk5: 0a 26908i bk6: 0a 26909i bk7: 0a 26909i bk8: 0a 26909i bk9: 0a 26909i bk10: 0a 26909i bk11: 0a 26909i bk12: 0a 26910i bk13: 0a 26910i bk14: 0a 26910i bk15: 0a 26911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002973 
total_CMD = 26909 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26734 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26909 
n_nop = 26863 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000223 
CoL_Bus_Util = 0.001486 
Either_Row_CoL_Bus_Util = 0.001709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.014419
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26909 n_nop=26863 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002973
n_activity=224 dram_eff=0.3571
bk0: 12a 26786i bk1: 12a 26774i bk2: 0a 26906i bk3: 0a 26908i bk4: 0a 26908i bk5: 0a 26908i bk6: 0a 26909i bk7: 0a 26909i bk8: 0a 26909i bk9: 0a 26909i bk10: 0a 26909i bk11: 0a 26909i bk12: 0a 26910i bk13: 0a 26910i bk14: 0a 26910i bk15: 0a 26911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002973 
total_CMD = 26909 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26734 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26909 
n_nop = 26863 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000223 
CoL_Bus_Util = 0.001486 
Either_Row_CoL_Bus_Util = 0.001709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26909 n_nop=26863 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002973
n_activity=224 dram_eff=0.3571
bk0: 12a 26782i bk1: 12a 26774i bk2: 0a 26906i bk3: 0a 26908i bk4: 0a 26908i bk5: 0a 26908i bk6: 0a 26909i bk7: 0a 26909i bk8: 0a 26909i bk9: 0a 26909i bk10: 0a 26909i bk11: 0a 26909i bk12: 0a 26910i bk13: 0a 26910i bk14: 0a 26910i bk15: 0a 26911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002973 
total_CMD = 26909 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26734 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26909 
n_nop = 26863 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000223 
CoL_Bus_Util = 0.001486 
Either_Row_CoL_Bus_Util = 0.001709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126352
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26909 n_nop=26863 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002973
n_activity=224 dram_eff=0.3571
bk0: 12a 26782i bk1: 12a 26774i bk2: 0a 26906i bk3: 0a 26908i bk4: 0a 26908i bk5: 0a 26908i bk6: 0a 26909i bk7: 0a 26909i bk8: 0a 26909i bk9: 0a 26909i bk10: 0a 26909i bk11: 0a 26909i bk12: 0a 26910i bk13: 0a 26910i bk14: 0a 26910i bk15: 0a 26911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002973 
total_CMD = 26909 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26734 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26909 
n_nop = 26863 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000223 
CoL_Bus_Util = 0.001486 
Either_Row_CoL_Bus_Util = 0.001709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0132298
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26909 n_nop=26863 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002973
n_activity=224 dram_eff=0.3571
bk0: 12a 26782i bk1: 12a 26774i bk2: 0a 26906i bk3: 0a 26908i bk4: 0a 26908i bk5: 0a 26908i bk6: 0a 26909i bk7: 0a 26909i bk8: 0a 26909i bk9: 0a 26909i bk10: 0a 26909i bk11: 0a 26909i bk12: 0a 26910i bk13: 0a 26910i bk14: 0a 26910i bk15: 0a 26911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002973 
total_CMD = 26909 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26734 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26909 
n_nop = 26863 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000223 
CoL_Bus_Util = 0.001486 
Either_Row_CoL_Bus_Util = 0.001709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0128953

========= L2 cache stats =========
L2_cache_bank[0]: Access = 212, Miss = 5, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 180, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 180, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 188, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 3000
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1856
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5616
icnt_total_pkts_simt_to_mem=5688
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9893
	minimum = 6
	maximum = 48
Network latency average = 12.0321
	minimum = 6
	maximum = 48
Slowest packet = 5852
Flit latency average = 12.4075
	minimum = 6
	maximum = 46
Slowest flit = 10988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00229791
	minimum = 0 (at node 0)
	maximum = 0.0143619 (at node 16)
Accepted packet rate average = 0.00229791
	minimum = 0 (at node 0)
	maximum = 0.0143619 (at node 16)
Injected flit rate average = 0.00479278
	minimum = 0 (at node 0)
	maximum = 0.0274928 (at node 16)
Accepted flit rate average= 0.00479278
	minimum = 0 (at node 0)
	maximum = 0.0324169 (at node 16)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4817 (15 samples)
	minimum = 6 (15 samples)
	maximum = 53.2667 (15 samples)
Network latency average = 11.6802 (15 samples)
	minimum = 6 (15 samples)
	maximum = 52.8 (15 samples)
Flit latency average = 12.1296 (15 samples)
	minimum = 6 (15 samples)
	maximum = 50.8 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.00441248 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.027578 (15 samples)
Accepted packet rate average = 0.00441248 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.027578 (15 samples)
Injected flit rate average = 0.00824624 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0522638 (15 samples)
Accepted flit rate average = 0.00824624 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0508141 (15 samples)
Injected packet size average = 1.86885 (15 samples)
Accepted packet size average = 1.86885 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 119040 (inst/sec)
gpgpu_simulation_rate = 3933 (cycle/sec)
gpgpu_silicon_slowdown = 408593x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd97a8f100..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd97a8f0f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a755a0357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1197
gpu_sim_insn = 41984
gpu_ipc =      35.0744
gpu_tot_sim_cycle = 16932
gpu_tot_sim_insn = 518144
gpu_tot_ipc =      30.6015
gpu_tot_issued_cta = 64
gpu_occupancy = 12.3390% 
gpu_tot_occupancy = 12.1972% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 112
partiton_level_parallism =       0.1203
partiton_level_parallism_total  =       0.1857
partiton_level_parallism_util =       1.7349
partiton_level_parallism_util_total  =       1.9861
L2_BW  =      11.4026 GB/Sec
L2_BW_total  =      17.5999 GB/Sec
gpu_total_sim_rate=129536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8384
	L1I_total_cache_misses = 1440
	L1I_total_cache_miss_rate = 0.1718
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1920
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8384

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 125, 125, 125, 125, 125, 126, 125, 
gpgpu_n_tot_thrd_icount = 522240
gpgpu_n_tot_w_icount = 16320
gpgpu_n_stall_shd_mem = 3932
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 960
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1295	W0_Idle:86078	W0_Scoreboard:31893	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16320
single_issue_nums: WS0:6998	WS1:7002	
dual_issue_nums: WS0:581	WS1:579	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 105472 {40:1024,72:896,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15360 {8:1920,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 36 
averagemflatency = 141 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2913 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1434 	1707 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2185 	444 	323 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1052      1283    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1297      1273    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1296      1290    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1300      1290    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1305      1312    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1309      1310    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1313      1317    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1316      1318    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28956 n_nop=28898 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003315
n_activity=316 dram_eff=0.3038
bk0: 20a 28770i bk1: 12a 28820i bk2: 0a 28952i bk3: 0a 28955i bk4: 0a 28955i bk5: 0a 28955i bk6: 0a 28956i bk7: 0a 28956i bk8: 0a 28956i bk9: 0a 28956i bk10: 0a 28956i bk11: 0a 28956i bk12: 0a 28957i bk13: 0a 28957i bk14: 0a 28957i bk15: 0a 28958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003315 
total_CMD = 28956 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 28729 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28956 
n_nop = 28898 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000345 
CoL_Bus_Util = 0.001658 
Either_Row_CoL_Bus_Util = 0.002003 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0161279
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28956 n_nop=28910 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002763
n_activity=224 dram_eff=0.3571
bk0: 12a 28833i bk1: 12a 28821i bk2: 0a 28953i bk3: 0a 28955i bk4: 0a 28955i bk5: 0a 28955i bk6: 0a 28956i bk7: 0a 28956i bk8: 0a 28956i bk9: 0a 28956i bk10: 0a 28956i bk11: 0a 28956i bk12: 0a 28957i bk13: 0a 28957i bk14: 0a 28957i bk15: 0a 28958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002763 
total_CMD = 28956 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28781 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28956 
n_nop = 28910 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.001381 
Either_Row_CoL_Bus_Util = 0.001589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0160934
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28956 n_nop=28910 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002763
n_activity=224 dram_eff=0.3571
bk0: 12a 28833i bk1: 12a 28821i bk2: 0a 28953i bk3: 0a 28955i bk4: 0a 28955i bk5: 0a 28955i bk6: 0a 28956i bk7: 0a 28956i bk8: 0a 28956i bk9: 0a 28956i bk10: 0a 28956i bk11: 0a 28956i bk12: 0a 28957i bk13: 0a 28957i bk14: 0a 28957i bk15: 0a 28958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002763 
total_CMD = 28956 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28781 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28956 
n_nop = 28910 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.001381 
Either_Row_CoL_Bus_Util = 0.001589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00846111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28956 n_nop=28910 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002763
n_activity=224 dram_eff=0.3571
bk0: 12a 28834i bk1: 12a 28821i bk2: 0a 28953i bk3: 0a 28955i bk4: 0a 28955i bk5: 0a 28955i bk6: 0a 28956i bk7: 0a 28956i bk8: 0a 28956i bk9: 0a 28956i bk10: 0a 28956i bk11: 0a 28956i bk12: 0a 28957i bk13: 0a 28957i bk14: 0a 28957i bk15: 0a 28958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002763 
total_CMD = 28956 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28781 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28956 
n_nop = 28910 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.001381 
Either_Row_CoL_Bus_Util = 0.001589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0133996
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28956 n_nop=28910 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002763
n_activity=224 dram_eff=0.3571
bk0: 12a 28833i bk1: 12a 28821i bk2: 0a 28953i bk3: 0a 28955i bk4: 0a 28955i bk5: 0a 28955i bk6: 0a 28956i bk7: 0a 28956i bk8: 0a 28956i bk9: 0a 28956i bk10: 0a 28956i bk11: 0a 28956i bk12: 0a 28957i bk13: 0a 28957i bk14: 0a 28957i bk15: 0a 28958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002763 
total_CMD = 28956 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28781 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28956 
n_nop = 28910 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.001381 
Either_Row_CoL_Bus_Util = 0.001589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0104642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28956 n_nop=28910 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002763
n_activity=224 dram_eff=0.3571
bk0: 12a 28829i bk1: 12a 28821i bk2: 0a 28953i bk3: 0a 28955i bk4: 0a 28955i bk5: 0a 28955i bk6: 0a 28956i bk7: 0a 28956i bk8: 0a 28956i bk9: 0a 28956i bk10: 0a 28956i bk11: 0a 28956i bk12: 0a 28957i bk13: 0a 28957i bk14: 0a 28957i bk15: 0a 28958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002763 
total_CMD = 28956 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28781 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28956 
n_nop = 28910 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.001381 
Either_Row_CoL_Bus_Util = 0.001589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.011742
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28956 n_nop=28910 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002763
n_activity=224 dram_eff=0.3571
bk0: 12a 28829i bk1: 12a 28821i bk2: 0a 28953i bk3: 0a 28955i bk4: 0a 28955i bk5: 0a 28955i bk6: 0a 28956i bk7: 0a 28956i bk8: 0a 28956i bk9: 0a 28956i bk10: 0a 28956i bk11: 0a 28956i bk12: 0a 28957i bk13: 0a 28957i bk14: 0a 28957i bk15: 0a 28958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002763 
total_CMD = 28956 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28781 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28956 
n_nop = 28910 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.001381 
Either_Row_CoL_Bus_Util = 0.001589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0122945
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28956 n_nop=28910 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002763
n_activity=224 dram_eff=0.3571
bk0: 12a 28829i bk1: 12a 28821i bk2: 0a 28953i bk3: 0a 28955i bk4: 0a 28955i bk5: 0a 28955i bk6: 0a 28956i bk7: 0a 28956i bk8: 0a 28956i bk9: 0a 28956i bk10: 0a 28956i bk11: 0a 28956i bk12: 0a 28957i bk13: 0a 28957i bk14: 0a 28957i bk15: 0a 28958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002763 
total_CMD = 28956 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28781 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28956 
n_nop = 28910 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.001381 
Either_Row_CoL_Bus_Util = 0.001589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0119837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 5, Miss_rate = 0.023, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 196, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 3144
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 112
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5952
icnt_total_pkts_simt_to_mem=5960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.0243
	minimum = 6
	maximum = 44
Network latency average = 11.7153
	minimum = 6
	maximum = 44
Slowest packet = 6110
Flit latency average = 12
	minimum = 6
	maximum = 42
Slowest flit = 11506
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00261224
	minimum = 0 (at node 4)
	maximum = 0.0163265 (at node 0)
Accepted packet rate average = 0.00261224
	minimum = 0 (at node 4)
	maximum = 0.0163265 (at node 0)
Injected flit rate average = 0.00551474
	minimum = 0 (at node 4)
	maximum = 0.030839 (at node 0)
Accepted flit rate average= 0.00551474
	minimum = 0 (at node 4)
	maximum = 0.0380952 (at node 0)
Injected packet length average = 2.11111
Accepted packet length average = 2.11111
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4531 (16 samples)
	minimum = 6 (16 samples)
	maximum = 52.6875 (16 samples)
Network latency average = 11.6824 (16 samples)
	minimum = 6 (16 samples)
	maximum = 52.25 (16 samples)
Flit latency average = 12.1215 (16 samples)
	minimum = 6 (16 samples)
	maximum = 50.25 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00429996 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0268748 (16 samples)
Accepted packet rate average = 0.00429996 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0268748 (16 samples)
Injected flit rate average = 0.00807552 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0509248 (16 samples)
Accepted flit rate average = 0.00807552 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0500192 (16 samples)
Injected packet size average = 1.87804 (16 samples)
Accepted packet size average = 1.87804 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 129536 (inst/sec)
gpgpu_simulation_rate = 4233 (cycle/sec)
gpgpu_silicon_slowdown = 379636x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose diagonal          , Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
Test passed
GPGPU-Sim: *** exit detected ***
