static void\r\nF_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nint V_4 ;\r\nif ( NULL == V_2 )\r\nreturn;\r\nF_2 ( V_5 L_1 , V_2 -> V_6 ) ;\r\nfor ( V_4 = V_3 ; V_4 ; -- V_4 ) F_2 ( L_2 ) ;\r\nF_2 ( V_5 L_3 , V_2 ,\r\n( long ) V_2 -> V_7 , ( long ) V_2 -> V_8 , V_2 -> V_9 ) ;\r\nF_1 ( V_2 -> V_10 , V_3 + 2 ) ;\r\nF_1 ( V_2 -> V_11 , V_3 ) ;\r\n}\r\nstatic int F_3 ( T_1 V_12 , T_1 V_13 , struct V_14 * V_3 )\r\n{\r\nT_1 V_15 = V_3 -> V_16 . V_17 -> V_18 ;\r\nT_1 V_19 = V_3 -> V_16 . V_17 -> V_20 ;\r\nif ( ( V_12 < V_15 ) ||\r\n( V_12 > V_19 ) ||\r\n( ( V_12 - V_15 ) >= V_21 ) ) {\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic unsigned int\r\nF_4 ( struct V_14 * V_3 , T_2 V_22 , T_1 V_23 , T_2 V_24 )\r\n{\r\nT_2 V_25 = ~ 0U ;\r\nint error = 0 ;\r\nT_2 V_26 = 0 ;\r\nT_2 V_27 = 0 ;\r\nT_2 V_28 = 0 ;\r\nF_5 ( V_3 , V_22 ) ;\r\nF_6 ( V_3 , V_22 ) ;\r\nF_7 ( V_3 , V_3 -> V_16 . V_29 , V_22 , error ) ;\r\nif ( ! error ) {\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nF_8 ( V_3 , V_22 | V_23 ) ;\r\nswitch ( V_24 ) {\r\ncase 1 : V_25 = ( T_2 ) F_9 ( V_30 + ( V_23 & 3 ) ) ; break;\r\ncase 2 : V_25 = ( T_2 ) F_10 ( V_30 + ( V_23 & 2 ) ) ; break;\r\ncase 4 : V_25 = F_11 ( V_30 ) ; break;\r\n}\r\n}\r\nF_12 ( V_3 , V_3 -> V_16 . V_29 ) ;\r\nreturn ( V_25 ) ;\r\n}\r\nstatic int F_13 ( struct V_32 * V_12 , unsigned int V_33 , int V_34 , int V_24 , T_2 * V_25 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nT_2 V_36 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 ;\r\nT_2 V_22 = F_16 ( V_36 , V_33 ) ;\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nif ( ( V_34 > 255 ) || ( V_33 > 255 ) )\r\nreturn - V_37 ;\r\n{\r\n* V_25 = F_4 ( V_3 , V_22 , V_34 , V_24 ) ;\r\nF_17 ( L_4 , V_38 , V_22 , V_34 , * V_25 ) ;\r\nreturn 0 ;\r\n}\r\nif ( F_18 ( V_3 ) && ! F_3 ( V_12 -> V_18 , V_33 , V_3 ) ) {\r\nF_17 ( L_5 , V_38 , V_22 , V_34 ) ;\r\n* V_25 = ~ 0U ;\r\nreturn ( 0 ) ;\r\n}\r\nF_8 ( V_3 , V_22 | V_34 ) ;\r\nswitch( V_24 ) {\r\ncase 1 : * V_25 = F_9 ( V_30 + ( V_34 & 3 ) ) ; break;\r\ncase 2 : * V_25 = F_10 ( V_30 + ( V_34 & 2 ) ) ; break;\r\ncase 4 : * V_25 = F_11 ( V_30 ) ; break;\r\n}\r\nF_17 ( L_6 , V_38 , V_22 , V_34 , * V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_19 ( struct V_14 * V_3 , T_2 V_22 , T_1 V_23 , T_2 V_25 , T_2 V_24 )\r\n{\r\nint error = 0 ;\r\nT_2 V_26 = 0 ;\r\nT_2 V_27 = 0 ;\r\nT_2 V_28 = 0 ;\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nF_5 ( V_3 , V_22 ) ;\r\nF_8 ( V_3 , V_22 | V_23 ) ;\r\nswitch ( V_24 ) {\r\ncase 1 : F_20 ( V_25 , V_30 + ( V_23 & 3 ) ) ; break;\r\ncase 2 : F_21 ( V_25 , V_30 + ( V_23 & 2 ) ) ; break;\r\ncase 4 : F_22 ( V_25 , V_30 ) ; break;\r\n}\r\nF_7 ( V_3 , V_3 -> V_16 . V_29 , V_22 , error ) ;\r\nF_12 ( V_3 , V_3 -> V_16 . V_29 ) ;\r\n}\r\nstatic int F_23 ( struct V_32 * V_12 , unsigned int V_33 , int V_34 , int V_24 , T_2 V_25 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nT_2 V_36 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 ;\r\nT_2 V_22 = F_16 ( V_36 , V_33 ) ;\r\nif ( ( V_34 > 255 ) || ( V_33 > 255 ) )\r\nreturn - V_37 ;\r\nif ( ! F_18 ( V_3 ) ) {\r\nF_19 ( V_3 , V_22 , V_34 , ( T_2 ) V_25 , V_24 ) ;\r\nF_17 ( L_7 , V_38 , V_22 , V_34 , V_25 ) ;\r\nreturn 0 ;\r\n}\r\nif ( F_18 ( V_3 ) && ( ! F_3 ( V_12 -> V_18 , V_33 , V_3 ) ) ) {\r\nF_17 ( L_8 , V_38 , V_22 , V_34 , V_25 ) ;\r\nreturn 1 ;\r\n}\r\nF_17 ( L_9 , V_38 , V_22 , V_34 , V_25 ) ;\r\nF_8 ( V_3 , V_22 | V_34 ) ;\r\nswitch( V_24 ) {\r\ncase 1 : F_20 ( V_25 , V_3 -> V_16 . V_29 + V_31 + ( V_34 & 3 ) ) ;\r\nbreak;\r\ncase 2 : F_21 ( V_25 , V_3 -> V_16 . V_29 + V_31 + ( V_34 & 2 ) ) ;\r\nbreak;\r\ncase 4 : F_22 ( V_25 , V_3 -> V_16 . V_29 + V_31 ) ;\r\nbreak;\r\n}\r\nV_39 = F_11 ( V_3 -> V_16 . V_29 + V_40 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_32 * V_12 , unsigned int V_33 , int V_34 , int V_24 , T_2 * V_25 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nT_2 V_36 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 ;\r\nT_2 V_22 = F_16 ( V_36 , V_33 ) ;\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nif ( ( V_34 > 255 ) || ( V_33 > 255 ) )\r\nreturn - V_37 ;\r\nF_25 ( V_3 , V_22 | V_34 ) ;\r\nswitch( V_24 ) {\r\ncase 1 :\r\n* V_25 = F_9 ( V_30 + ( V_34 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\n* V_25 = F_10 ( V_30 + ( V_34 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\n* V_25 = F_11 ( V_30 ) ; break;\r\nbreak;\r\n}\r\nF_17 ( L_10 , V_22 , V_34 , * V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_32 * V_12 , unsigned int V_33 , int V_34 , int V_24 , T_2 V_25 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nT_2 V_36 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 ;\r\nT_2 V_22 = F_16 ( V_36 , V_33 ) ;\r\nif ( ( V_34 > 255 ) || ( V_33 > 255 ) )\r\nreturn - V_37 ;\r\nF_17 ( L_11 , V_38 , V_22 , V_34 , V_25 ) ;\r\nF_25 ( V_3 , V_22 | V_34 ) ;\r\nswitch( V_24 ) {\r\ncase 1 :\r\nF_20 ( V_25 , V_30 + ( V_34 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\nF_21 ( V_25 , V_30 + ( V_34 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\nF_22 ( V_25 , V_30 ) ;\r\nbreak;\r\n}\r\nV_39 = F_27 ( V_3 -> V_16 . V_29 + V_40 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_28 ( void )\r\n{\r\nF_29 ( V_41 L_12 ) ;\r\n}\r\nstatic unsigned long\r\nF_30 ( struct V_1 * V_42 , struct V_1 * V_43 )\r\n{\r\nunsigned long V_7 = V_43 -> V_7 ;\r\nunsigned long V_8 = V_43 -> V_8 ;\r\nstruct V_1 * V_44 = V_42 -> V_10 ;\r\nif ( V_8 <= V_7 || V_7 < V_42 -> V_7 || ! V_44 )\r\nreturn 0 ;\r\nwhile ( V_44 && V_44 -> V_8 < V_7 )\r\nV_44 = V_44 -> V_11 ;\r\nif ( ! V_44 ) return 0 ;\r\nif ( V_44 -> V_7 >= V_8 ) return 0 ;\r\nif ( V_44 -> V_7 <= V_7 ) {\r\nV_43 -> V_7 = V_44 -> V_8 + 1 ;\r\nif ( V_44 -> V_8 >= V_8 ) {\r\nreturn 1 ;\r\n}\r\n}\r\nif ( V_44 -> V_8 < V_8 ) {\r\nV_43 -> V_8 = V_44 -> V_7 - 1 ;\r\n}\r\nF_2 ( V_45 L_13\r\nL_14 ,\r\nV_7 , V_8 ,\r\n( long ) V_43 -> V_7 , ( long ) V_43 -> V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_31 ( struct V_32 * V_12 )\r\n{\r\nstruct V_46 * V_47 ;\r\n#ifdef F_32\r\nT_4 V_48 ;\r\n#endif\r\nstruct V_14 * V_49 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nF_29 ( L_15 ,\r\nV_12 , V_12 -> V_18 , V_12 -> V_35 -> V_50 ) ;\r\nif ( V_12 -> V_6 ) {\r\nint V_4 ;\r\nF_33 ( V_12 ) ;\r\nfor ( V_4 = V_51 ; V_4 < V_52 ; V_4 ++ ) {\r\nF_34 ( V_12 -> V_53 , V_4 ) ;\r\n}\r\n} else {\r\nint V_54 ;\r\nF_29 ( L_16 ,\r\nV_49 -> V_16 . V_55 . V_56 ,\r\nV_49 -> V_16 . V_55 . V_7 , V_49 -> V_16 . V_55 . V_8 ,\r\nV_49 -> V_16 . V_55 . V_9 ) ;\r\nF_29 ( L_16 ,\r\nV_49 -> V_16 . V_57 . V_56 ,\r\nV_49 -> V_16 . V_57 . V_7 , V_49 -> V_16 . V_57 . V_8 ,\r\nV_49 -> V_16 . V_57 . V_9 ) ;\r\nV_54 = F_35 ( & V_58 , & ( V_49 -> V_16 . V_55 ) ) ;\r\nif ( V_54 < 0 ) {\r\nF_1 ( & V_58 , 2 ) ;\r\nF_36 () ;\r\n}\r\nif ( V_49 -> V_16 . V_59 . V_7 ) {\r\nV_54 = F_35 ( & V_60 ,\r\n& ( V_49 -> V_16 . V_59 ) ) ;\r\nif ( V_54 < 0 ) {\r\nF_2 ( L_17\r\nL_18 ,\r\n( long ) V_49 -> V_16 . V_59 . V_7 ,\r\n( long ) V_49 -> V_16 . V_59 . V_8 ) ;\r\n}\r\n}\r\nif ( V_49 -> V_16 . V_57 . V_9 ) {\r\nV_54 = F_35 ( & V_60 , & ( V_49 -> V_16 . V_57 ) ) ;\r\nif ( V_54 < 0 ) {\r\nF_2 ( V_61 L_17\r\nL_19 ,\r\n( long ) V_49 -> V_16 . V_57 . V_7 ,\r\n( long ) V_49 -> V_16 . V_57 . V_8 ) ;\r\n}\r\n}\r\n#ifdef F_37\r\nif ( V_49 -> V_16 . V_62 . V_9 ) {\r\nV_54 = F_35 ( & V_60 , & ( V_49 -> V_16 . V_62 ) ) ;\r\nif ( V_54 < 0 ) {\r\nF_2 ( L_17\r\nL_20 ,\r\n( long ) V_49 -> V_16 . V_62 . V_7 ,\r\n( long ) V_49 -> V_16 . V_62 . V_8 ) ;\r\nF_1 ( & V_60 , 2 ) ;\r\nF_36 () ;\r\n}\r\n}\r\n#endif\r\n}\r\nF_38 (ln, &bus->devices) {\r\nint V_4 ;\r\nstruct V_63 * V_64 = F_39 ( V_47 ) ;\r\nF_29 ( L_21 , F_40 ( V_64 ) ) ;\r\nfor ( V_4 = 0 ; V_4 < V_51 ; V_4 ++ ) {\r\nstruct V_1 * V_65 = & V_64 -> V_1 [ V_4 ] ;\r\nif ( ! V_65 -> V_7 )\r\ncontinue;\r\nF_34 ( V_64 , V_4 ) ;\r\n}\r\n#ifdef F_32\r\n( void ) F_41 ( V_64 , V_66 , & V_48 ) ;\r\nV_12 -> V_67 &= ~ ( V_48 & V_68 ) ;\r\n#endif\r\nif ( ( V_64 -> V_69 >> 8 ) == V_70 )\r\ncontinue;\r\nF_42 ( V_49 -> V_71 , V_64 ) ;\r\n}\r\n#ifdef F_32\r\nif ( V_72 ) {\r\nif ( V_12 -> V_6 ) {\r\nT_1 V_73 ;\r\n( void ) F_43 ( V_12 -> V_53 , V_74 , & V_73 ) ;\r\n( void ) F_44 ( V_12 -> V_53 , V_74 , V_73 | V_68 ) ;\r\n} else {\r\n}\r\nV_72 = V_75 ;\r\n}\r\nF_38 (ln, &bus->devices) {\r\n( void ) F_41 ( V_64 , V_76 , & V_48 ) ;\r\nV_48 |= V_77 | V_78 | V_72 ;\r\n( void ) F_45 ( V_64 , V_76 , V_48 ) ;\r\n}\r\n#endif\r\n}\r\nstatic void\r\nF_46 ( struct V_79 * V_80 , struct V_14 * V_81 )\r\n{\r\nunsigned long V_82 ;\r\nlong V_83 ;\r\nlong V_48 ;\r\nlong V_84 ;\r\nT_5 * V_85 ;\r\nT_5 * V_86 ;\r\nint V_4 ;\r\nV_85 = F_47 ( sizeof( T_5 ) , V_87 ) ;\r\nif ( ! V_85 )\r\nreturn;\r\nV_86 = F_47 ( sizeof( T_5 ) , V_87 ) ;\r\nif ( ! V_86 ) {\r\nF_48 ( V_85 ) ;\r\nreturn;\r\n}\r\nV_48 = F_49 ( & V_82 , V_80 -> V_88 , V_80 -> V_89 ,\r\nV_90 , V_85 ) ;\r\nV_84 = V_85 -> V_91 [ 1 ] ;\r\nV_48 |= F_49 ( & V_82 , V_80 -> V_88 , V_80 -> V_89 ,\r\nV_92 , V_86 ) ;\r\nV_83 = V_86 -> V_91 [ 1 ] ;\r\nif ( V_48 != V_93 ) {\r\nF_50 ( L_22 ) ;\r\n}\r\nif ( F_51 ( V_85 -> V_94 ) != V_95 ) {\r\nF_50 ( L_23 ) ;\r\n}\r\nfor ( V_4 = 0 ; V_4 < V_84 ; V_4 ++ ) {\r\nstruct {\r\nunsigned long type ;\r\nunsigned long V_7 ;\r\nunsigned long V_8 ;\r\n} * V_96 , * V_97 ;\r\nstruct V_1 * V_2 ;\r\nV_96 = ( void * ) & ( V_85 -> V_91 [ 2 + V_4 * 3 ] ) ;\r\nV_97 = ( void * ) & ( V_86 -> V_91 [ 2 + V_4 * 3 ] ) ;\r\nswitch( V_96 -> type & 0xff ) {\r\ncase V_98 :\r\nV_81 -> V_16 . V_99 . V_7 = V_96 -> V_7 ;\r\nV_81 -> V_16 . V_99 . V_8 = V_96 -> V_8 ;\r\nbreak;\r\ncase V_100 :\r\nif ( ! V_81 -> V_16 . V_57 . V_7 ) {\r\nsprintf ( V_81 -> V_16 . V_101 ,\r\nL_24 ,\r\n( int ) V_81 -> V_16 . V_99 . V_7 ) ;\r\nV_81 -> V_16 . V_102 = V_96 -> V_7 -\r\nV_97 -> V_7 ;\r\nV_2 = & V_81 -> V_16 . V_57 ;\r\nV_2 -> V_56 = V_81 -> V_16 . V_101 ;\r\n} else if ( ! V_81 -> V_16 . V_59 . V_7 ) {\r\nsprintf ( V_81 -> V_16 . V_103 ,\r\nL_25 ,\r\n( int ) V_81 -> V_16 . V_99 . V_7 ) ;\r\nV_2 = & V_81 -> V_16 . V_59 ;\r\nV_2 -> V_56 = V_81 -> V_16 . V_103 ;\r\n} else {\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_26 ) ;\r\nbreak;\r\n}\r\nV_2 -> V_7 = V_96 -> V_7 ;\r\nV_2 -> V_8 = V_96 -> V_8 ;\r\nV_2 -> V_9 = V_104 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ncase V_105 :\r\nsprintf ( V_81 -> V_16 . V_106 , L_27 ,\r\n( int ) V_81 -> V_16 . V_99 . V_7 ) ;\r\nV_2 = & V_81 -> V_16 . V_62 ;\r\nV_2 -> V_56 = V_81 -> V_16 . V_106 ;\r\nV_2 -> V_7 = V_96 -> V_7 ;\r\nV_2 -> V_8 = V_96 -> V_8 ;\r\nV_2 -> V_9 = V_104 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ncase V_107 :\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_28 ,\r\ni, p->start) ;\r\nbreak;\r\ncase V_108 :\r\nV_81 -> V_109 = F_52 ( V_96 -> V_7 , 64 * 1024 * 1024 ) ;\r\nsprintf ( V_81 -> V_16 . V_110 , L_29 ,\r\n( int ) V_81 -> V_16 . V_99 . V_7 ) ;\r\nV_2 = & V_81 -> V_16 . V_55 ;\r\nV_2 -> V_56 = V_81 -> V_16 . V_110 ;\r\nV_2 -> V_7 = F_53 ( V_81 -> V_16 . V_111 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + V_112 - 1 ;\r\nV_2 -> V_9 = V_113 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ndefault:\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_30 ,\r\ni, p->type & 0xff ) ;\r\nbreak;\r\n}\r\n}\r\nF_48 ( V_85 ) ;\r\nF_48 ( V_86 ) ;\r\n}\r\nstatic void\r\nF_54 ( struct V_79 * V_80 , struct V_14 * V_81 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_114 ;\r\nV_81 -> V_16 . V_102 = V_115 ;\r\nV_114 = F_11 ( V_81 -> V_16 . V_29 + V_116 ) ;\r\nV_2 = & ( V_81 -> V_16 . V_99 ) ;\r\nV_2 -> V_56 = L_31 ;\r\nV_2 -> V_7 = V_114 & 0xff ;\r\nV_2 -> V_8 = ( V_114 >> 8 ) & 0xff ;\r\nV_2 = & ( V_81 -> V_16 . V_57 ) ;\r\nsprintf ( V_81 -> V_16 . V_101 , L_24 ,\r\n( int ) V_81 -> V_16 . V_99 . V_7 ) ;\r\nV_2 -> V_56 = V_81 -> V_16 . V_101 ;\r\n#if 1\r\nF_55 ( V_80 , V_2 ) ;\r\n#else\r\nV_2 -> V_7 = F_11 ( V_81 -> V_16 . V_29 + V_117 ) ;\r\nif ( V_2 -> V_7 & 1 ) {\r\nunsigned long V_118 ;\r\nV_2 -> V_9 = V_104 ;\r\nV_2 -> V_7 &= V_119 ;\r\nV_2 -> V_7 = F_56 ( F_57 ( V_81 ) , V_2 -> V_7 ) ;\r\nV_118 = ~ F_11 ( V_81 -> V_16 . V_29 + V_120 ) ;\r\nV_118 /= V_121 ;\r\nV_2 -> V_7 += ( V_118 + 1 ) * F_58 ( V_80 -> V_122 . V_7 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + V_118 ;\r\n} else {\r\nV_2 -> V_8 = V_2 -> V_7 = 0 ;\r\n}\r\n#endif\r\nV_2 = & ( V_81 -> V_16 . V_59 ) ;\r\nsprintf ( V_81 -> V_16 . V_103 , L_25 ,\r\n( int ) V_81 -> V_16 . V_99 . V_7 ) ;\r\nV_2 -> V_56 = V_81 -> V_16 . V_103 ;\r\n#if 1\r\nF_59 ( V_80 , V_2 ) ;\r\n#else\r\nV_2 -> V_7 = F_11 ( V_81 -> V_16 . V_29 + V_123 ) ;\r\nif ( V_2 -> V_7 & 1 ) {\r\nunsigned long V_118 ;\r\nV_2 -> V_9 = V_104 ;\r\nV_2 -> V_7 &= V_119 ;\r\nV_2 -> V_7 = F_56 ( F_57 ( V_81 ) , V_2 -> V_7 ) ;\r\nV_118 = F_11 ( V_81 -> V_16 . V_29 + V_124 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + ~ V_118 ;\r\n}\r\n#endif\r\nV_2 = & ( V_81 -> V_16 . V_55 ) ;\r\nsprintf ( V_81 -> V_16 . V_110 , L_29 ,\r\n( int ) V_81 -> V_16 . V_99 . V_7 ) ;\r\nV_2 -> V_56 = V_81 -> V_16 . V_110 ;\r\nV_2 -> V_9 = V_113 ;\r\nV_2 -> V_7 = F_11 ( V_81 -> V_16 . V_29 + V_125 ) & ~ 1L ;\r\nV_2 -> V_8 = V_2 -> V_7 + ( F_11 ( V_81 -> V_16 . V_29 + V_126 ) ^ ( V_112 - 1 ) ) ;\r\nV_114 = F_53 ( V_81 -> V_16 . V_111 ) ;\r\nV_2 -> V_7 |= V_114 ;\r\nV_2 -> V_8 |= V_114 ;\r\n}\r\nstatic int T_6\r\nF_60 ( struct V_14 * V_3 )\r\n{\r\nT_2 V_127 ;\r\nT_2 V_128 ;\r\n#if 0\r\nprintk(KERN_DEBUG "LBA %lx STAT_CTL %Lx ERROR_CFG %Lx STATUS %Lx DMA_CTL %Lx\n",\r\nd->hba.base_addr,\r\nREAD_REG64(d->hba.base_addr + LBA_STAT_CTL),\r\nREAD_REG64(d->hba.base_addr + LBA_ERROR_CONFIG),\r\nREAD_REG64(d->hba.base_addr + LBA_ERROR_STATUS),\r\nREAD_REG64(d->hba.base_addr + LBA_DMA_CTL) );\r\nprintk(KERN_DEBUG " ARB mask %Lx pri %Lx mode %Lx mtlt %Lx\n",\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MASK),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_PRI),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MODE),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MTLT) );\r\nprintk(KERN_DEBUG " HINT cfg 0x%Lx\n",\r\nREAD_REG64(d->hba.base_addr + LBA_HINT_CFG));\r\nprintk(KERN_DEBUG " HINT reg ");\r\n{ int i;\r\nfor (i=LBA_HINT_BASE; i< (14*8 + LBA_HINT_BASE); i+=8)\r\nprintk(" %Lx", READ_REG64(d->hba.base_addr + i));\r\n}\r\nprintk("\n");\r\n#endif\r\n#ifdef F_37\r\n#endif\r\nV_128 = F_11 ( V_3 -> V_16 . V_29 + V_129 + 4 ) & 1 ;\r\nif ( V_128 ) {\r\nF_2 ( V_5 L_32 ) ;\r\n}\r\nV_127 = F_11 ( V_3 -> V_16 . V_29 + V_130 ) ;\r\nif ( V_127 & V_131 ) {\r\nF_2 ( V_5 L_33 ) ;\r\nV_127 &= ~ V_131 ;\r\nF_22 ( V_127 , V_3 -> V_16 . V_29 + V_130 ) ;\r\n}\r\nV_127 = F_11 ( V_3 -> V_16 . V_29 + V_129 ) ;\r\nF_22 ( V_127 | V_132 , V_3 -> V_16 . V_29 + V_129 ) ;\r\nif ( V_128 )\r\nF_61 ( V_133 ) ;\r\nif ( 0 == F_11 ( V_3 -> V_16 . V_29 + V_134 ) ) {\r\nF_2 ( V_5 L_34 ) ;\r\nF_22 ( 0x3 , V_3 -> V_16 . V_29 + V_134 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_6\r\nF_62 ( struct V_79 * V_64 )\r\n{\r\nstruct V_14 * V_81 ;\r\nF_63 ( V_135 ) ;\r\nstruct V_32 * V_136 ;\r\nstruct V_137 * V_138 ;\r\nT_2 V_139 ;\r\nvoid * V_140 ;\r\nchar * V_141 ;\r\nvoid T_3 * V_142 = F_52 ( V_64 -> V_122 . V_7 , 4096 ) ;\r\nV_139 = F_11 ( V_142 + V_143 ) ;\r\nif ( F_64 ( V_64 ) ) {\r\nV_139 &= 0xf ;\r\nswitch ( V_139 ) {\r\ncase 0 : V_141 = L_35 ; break;\r\ncase 1 : V_141 = L_36 ; break;\r\ncase 2 : V_141 = L_37 ; break;\r\ncase 3 : V_141 = L_38 ; break;\r\ncase 4 : V_141 = L_39 ; break;\r\ncase 5 : V_141 = L_40 ; break;\r\ndefault: V_141 = L_41 ;\r\n}\r\nF_2 ( V_144 L_42 ,\r\nV_141 , V_139 & 0xf , ( long ) V_64 -> V_122 . V_7 ) ;\r\nif ( V_139 < 2 ) {\r\nF_2 ( V_45 L_43\r\nL_44 ) ;\r\n}\r\n#if 0\r\nif (func_class > 4) {\r\ncfg_ops = &mercury_cfg_ops;\r\n} else\r\n#endif\r\n{\r\nV_138 = & V_145 ;\r\n}\r\n} else if ( F_65 ( V_64 ) || F_66 ( V_64 ) ) {\r\nint V_146 , V_147 ;\r\nV_139 &= 0xff ;\r\nV_146 = V_139 >> 4 , V_147 = V_139 & 0xf ;\r\nF_2 ( V_144 L_45 ,\r\nF_65 ( V_64 ) ? L_46 : L_47 , V_146 ,\r\nV_147 , V_139 , ( long ) V_64 -> V_122 . V_7 ) ;\r\nV_138 = & V_148 ;\r\n} else {\r\nF_2 ( V_61 L_48 ,\r\n( long ) V_64 -> V_122 . V_7 ) ;\r\nreturn - V_149 ;\r\n}\r\nV_140 = F_67 ( V_64 -> V_122 . V_7 + V_150 ) ;\r\nV_81 = F_47 ( sizeof( struct V_14 ) , V_87 ) ;\r\nif ( ! V_81 ) {\r\nF_2 ( V_61 L_49 ) ;\r\nreturn ( 1 ) ;\r\n}\r\nV_81 -> V_151 = V_139 ;\r\nV_81 -> V_16 . V_29 = V_142 ;\r\nV_81 -> V_16 . V_64 = V_64 ;\r\nV_81 -> V_71 = V_140 ;\r\nV_81 -> V_16 . V_152 = F_68 ( V_64 ) ;\r\nF_69 ( V_64 , V_81 ) ;\r\nV_153 = & V_154 ;\r\nF_70 ( F_57 ( V_81 ) ) ;\r\nF_71 ( & V_81 -> V_155 ) ;\r\nif ( F_60 ( V_81 ) )\r\nreturn ( 1 ) ;\r\nif ( F_72 () ) {\r\nV_156 = & V_157 ;\r\nF_46 ( V_64 , V_81 ) ;\r\n} else {\r\nif ( ! V_158 ) {\r\nV_158 = F_52 ( V_159 , 64 * 1024 ) ;\r\nV_156 = & V_160 ;\r\n}\r\nF_54 ( V_64 , V_81 ) ;\r\n}\r\nif ( V_81 -> V_16 . V_99 . V_7 < V_161 )\r\nV_81 -> V_16 . V_99 . V_7 = V_161 ;\r\nif ( F_30 ( & V_60 ,\r\n& ( V_81 -> V_16 . V_57 ) ) ) {\r\nF_2 ( V_45 L_50 ,\r\n( long ) V_81 -> V_16 . V_57 . V_7 ,\r\n( long ) V_81 -> V_16 . V_57 . V_8 ) ;\r\nV_81 -> V_16 . V_57 . V_9 = 0 ;\r\n}\r\nF_73 ( & V_135 , & V_81 -> V_16 . V_55 ,\r\nF_53 ( V_81 -> V_16 . V_111 ) ) ;\r\nif ( V_81 -> V_16 . V_59 . V_7 )\r\nF_73 ( & V_135 , & V_81 -> V_16 . V_59 ,\r\nV_81 -> V_16 . V_102 ) ;\r\nif ( V_81 -> V_16 . V_57 . V_9 )\r\nF_73 ( & V_135 , & V_81 -> V_16 . V_57 ,\r\nV_81 -> V_16 . V_102 ) ;\r\nif ( V_81 -> V_16 . V_62 . V_9 )\r\nF_74 ( & V_135 , & V_81 -> V_16 . V_62 ) ;\r\nV_64 -> V_64 . V_50 = V_81 ;\r\nV_136 = V_81 -> V_16 . V_17 =\r\nF_75 ( & V_64 -> V_64 , V_81 -> V_16 . V_99 . V_7 ,\r\nV_138 , NULL , & V_135 ) ;\r\nif ( ! V_136 ) {\r\nF_76 ( & V_135 ) ;\r\nreturn 0 ;\r\n}\r\nV_136 -> V_20 = F_77 ( V_136 ) ;\r\nif ( F_72 () ) {\r\nF_78 ( L_51 ) ;\r\nF_79 ( V_136 ) ;\r\nF_78 ( L_52 ) ;\r\nF_80 ( V_136 ) ;\r\n#ifdef F_81\r\nF_78 ( L_53 ) ;\r\nF_1 ( & V_81 -> V_16 . V_55 , 2 ) ;\r\nF_78 ( L_54 ) ;\r\nF_1 ( & V_81 -> V_16 . V_57 , 2 ) ;\r\n#endif\r\n}\r\nF_82 ( V_136 ) ;\r\nif ( V_138 == & V_145 ) {\r\nV_81 -> V_9 |= V_162 ;\r\n}\r\nV_161 = V_136 -> V_20 + 1 ;\r\nF_83 ( V_136 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_6 F_84 ( void )\r\n{\r\nF_85 ( & V_163 ) ;\r\n}\r\nvoid F_86 ( struct V_79 * V_164 , T_2 V_165 , T_2 V_166 )\r\n{\r\nvoid T_3 * V_29 = F_52 ( V_164 -> V_122 . V_7 , 4096 ) ;\r\nV_166 <<= 2 ;\r\nF_87 ( ( V_165 & 0x001fffff ) != 0 ) ;\r\nF_87 ( ( V_166 & 0x001fffff ) != 0 ) ;\r\nF_29 ( L_55 , V_38 , V_165 , V_166 ) ;\r\nF_22 ( V_166 , V_29 + V_167 ) ;\r\nF_22 ( V_165 , V_29 + V_168 ) ;\r\nF_88 ( V_29 ) ;\r\n}
