Renesas Optimizing Linker (W3.01.00 )             28-Jul-2019 18:37:53

*** Options ***

-subcommand=LinkerRX_Envision_LVGL.tmp
-noprelink
-input=".\src\main.obj"
-input=".\src/smc_gen/general\r_cg_dmac_user.obj"
-input=".\src/smc_gen/general\r_cg_hardware_setup.obj"
-input=".\src/smc_gen/general\r_smc_cgc.obj"
-input=".\src/smc_gen/general\r_smc_cgc_user.obj"
-input=".\src/smc_gen/general\r_smc_interrupt.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx65n\dbsct.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx65n\hwsetup.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx65n\lowlvl.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx65n\lowsrc.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx65n\resetprg.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx65n\sbrk.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx65n\vecttbl.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\r_bsp_common.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx65n\cpu.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx65n\locking.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx65n\mcu_clocks.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx65n\mcu_init.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx65n\mcu_interrupts.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx65n\mcu_locks.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx65n\mcu_mapped_interrupts.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx65n\mcu_startup.obj"
-input=".\src/smc_gen/r_glcdc_rx/src\r_glcdc_private.obj"
-input=".\src/smc_gen/r_glcdc_rx/src\r_glcdc_rx.obj"
-input=".\src/smc_gen/r_glcdc_rx/src/targets/rx65n\r_glcdc_rx65n.obj"
-input=".\src/smc_gen/r_pincfg\Pin.obj"
-input=".\src/smc_gen/r_pincfg\r_glcdc_rx_pinset.obj"
-library=".\RX_Envision_LVGL.lib"
-start=SU,SI,B_1,R_1,B_2,R_2,B,R/04,FRAME_BUFFER/0800000,C_1,C_2,C,C$*,D*,W*,L,P*/0FFE00000,EXCEPTVECT/0FFFFFF80,RESETVECT/0FFFFFFFC
-output="RX_Envision_LVGL.abs"
-form=absolute
-nomessage
-vect=_undefined_interrupt_source_isr
-list=RX_Envision_LVGL.map
-nooptimize
-rom=D=R,D_1=R_1,D_2=R_2
-nologo

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN
SU
                                  00000004  00001003      1000   4
SI
                                  00001004  00001403       400   4
B_1
                                  00001404  0000142c        29   1
R_1
                                  0000142d  0000147c        50   1
B_2
                                  0000147e  00001485         8   2
R_2
                                  00001486  00001486         0   1
B
                                  00001488  00001d33       8ac   4
R
                                  00001d34  00001e5b       128   4
FRAME_BUFFER
                                  00800000  00800000         0   1
$ADDR_C_FE7F5D00
                                  fe7f5d00  fe7f5d0b         c   1
$ADDR_C_FE7F5D10
                                  fe7f5d10  fe7f5d13         4   1
$ADDR_C_FE7F5D20
                                  fe7f5d20  fe7f5d23         4   1
$ADDR_C_FE7F5D40
                                  fe7f5d40  fe7f5d43         4   1
$ADDR_C_FE7F5D48
                                  fe7f5d48  fe7f5d4b         4   1
$ADDR_C_FE7F5D50
                                  fe7f5d50  fe7f5d5f        10   1
$ADDR_C_FE7F5D64
                                  fe7f5d64  fe7f5d67         4   1
$ADDR_C_FE7F5D70
                                  fe7f5d70  fe7f5d73         4   1
C_1
                                  ffe00000  ffe00000         0   1
C_2
                                  ffe00000  ffe000bf        c0   2
C
                                  ffe000c0  ffe00137        78   4
C$DSEC
                                  ffe00138  ffe0015b        24   4
C$BSEC
                                  ffe0015c  ffe00173        18   4
C$VECT
                                  ffe00174  ffe00573       400   4
D
                                  ffe00574  ffe0069b       128   4
D_1
                                  ffe0069c  ffe006eb        50   1
D_2
                                  ffe006ec  ffe006ec         0   1
W
                                  ffe006ec  ffe006ec         0   1
W_1
                                  ffe006ec  ffe006ec         0   1
W_2
                                  ffe006ec  ffe006ec         0   1
L
                                  ffe006ec  ffe00731        46   4
P
                                  ffe00732  ffe0371d      2fec   1
EXCEPTVECT
                                  ffffff80  fffffffb        7c   4
RESETVECT
                                  fffffffc  ffffffff         4   4
