module wideexpr_00214(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = u5;
  assign y1 = $signed((ctrl[2]?((s7)|((6'sb010001)<<<(-(((u4)<<(3'sb010))<<<((3'sb101)^(s6))))))&(1'sb0):+(6'b001101)));
  assign y2 = ((+(6'sb101001))+((ctrl[2]?+(s6):2'sb10)))<<((-((u4)>=(2'sb11)))|((s3)^(((1'sb0)^~(((s6)>>>(s0))|((s3)<<(s2))))<<(4'sb1001))));
  assign y3 = (ctrl[5]?s5:1'b0);
  assign y4 = s6;
  assign y5 = ((ctrl[6]?((1'sb1)>>>(+(3'b000)))>>>((^(s3))<<((5'sb01111)&(s7))):$signed(({s3,u4,u5})>>>(4'b1011))))<<<(s3);
  assign y6 = (ctrl[6]?-($unsigned((-((s3)<<<(u3)))-(s4))):5'sb11001);
  assign y7 = (($signed((ctrl[0]?(5'sb11001)&(5'sb01011):s0)))|((ctrl[5]?((ctrl[5]?s2:s3))+($signed(1'sb0)):(+(s7))<<<({u7,1'sb0,s6}))))<<<(($signed((-(s6))<=(-(s1))))<<(4'b1100));
endmodule
