/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire [6:0] _02_;
  reg [8:0] _03_;
  wire [14:0] _04_;
  wire [19:0] _05_;
  reg [19:0] _06_;
  wire [11:0] _07_;
  wire [12:0] _08_;
  wire [30:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [22:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [20:0] celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [19:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _09_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 8'h00;
    else _09_ <= { _06_[19:15], celloutsig_1_2z[0], celloutsig_1_13z, celloutsig_1_3z };
  assign { _07_[11:7], _07_[2:0] } = _09_;
  assign celloutsig_0_45z = ~celloutsig_0_15z;
  assign celloutsig_0_11z = ~in_data[14];
  assign celloutsig_0_16z = ~((celloutsig_0_6z[3] | celloutsig_0_14z[5]) & celloutsig_0_7z[0]);
  assign celloutsig_0_23z = ~((in_data[5] | celloutsig_0_1z) & celloutsig_0_13z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[26] ^ celloutsig_0_0z[15]);
  assign celloutsig_0_30z = ~(celloutsig_0_10z[4] ^ celloutsig_0_27z);
  assign celloutsig_0_36z = { _01_[11:7], celloutsig_0_14z } + { celloutsig_0_35z[10:9], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_55z = { celloutsig_0_42z[7:1], celloutsig_0_36z } + { celloutsig_0_43z[6:1], celloutsig_0_4z, celloutsig_0_36z };
  assign celloutsig_1_6z = in_data[170:167] + { 3'h0, celloutsig_1_0z };
  reg [19:0] _19_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 20'h00000;
    else _19_ <= { _03_[7:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, _03_ };
  assign { _05_[19], _04_[14:12], _01_[11:7], _04_[6:4], _02_, _05_[0] } = _19_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 20'h00000;
    else _06_ <= in_data[129:110];
  reg [12:0] _21_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 13'h0000;
    else _21_ <= { celloutsig_1_9z[5:4], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z };
  assign { _08_[12:2], _00_, _08_[0] } = _21_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 9'h000;
    else _03_ <= celloutsig_0_0z[29:21];
  assign celloutsig_0_10z = { _01_[8:7], _04_[6:4], _02_[6:3] } / { 1'h1, celloutsig_0_8z[9:2] };
  assign celloutsig_0_14z = { _03_[5:0], celloutsig_0_13z } / { 1'h1, in_data[20:15] };
  assign celloutsig_0_20z = { celloutsig_0_8z[3:0], celloutsig_0_1z } / { 1'h1, in_data[51:48] };
  assign celloutsig_0_28z = { celloutsig_0_0z[10:0], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_24z[19:9], celloutsig_0_15z };
  assign celloutsig_1_1z = { in_data[167:164], celloutsig_1_0z } > { in_data[177:174], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[181:178], celloutsig_1_0z } <= { 2'h0, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = in_data[79:71] <= { celloutsig_0_8z[10:6], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_31z = celloutsig_0_14z[6:4] <= { celloutsig_0_7z[3], celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_3z } && { in_data[118:115], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_11z } || { _06_[17:7], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_1_4z = 3'h0 % { 2'h2, celloutsig_1_2z[0] };
  assign celloutsig_0_8z = { celloutsig_0_6z[2:1], _03_, celloutsig_0_1z } % { 1'h1, _04_[12], _01_[11:7], _04_[6:4], _02_[6:5] };
  assign celloutsig_0_42z = { celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, celloutsig_0_36z[7], celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_9z[3:1], in_data[0] };
  assign celloutsig_0_44z = { celloutsig_0_4z, celloutsig_0_6z } % { 1'h1, _04_[4], _02_[6], celloutsig_0_18z, celloutsig_0_31z };
  assign celloutsig_1_18z = in_data[180:172] % { 1'h1, celloutsig_1_6z[1:0], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_7z = in_data[63:60] % { 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_43z = { celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_23z } * { _04_[13:12], _01_[11:7] };
  assign celloutsig_0_56z = celloutsig_0_44z[5:2] != celloutsig_0_49z[11:8];
  assign celloutsig_0_4z = _03_[8:5] != _03_[5:2];
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_3z } != { in_data[123:119], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_5z = _03_[7:5] != in_data[64:62];
  assign celloutsig_0_35z = - { celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_28z };
  assign celloutsig_0_49z = - { celloutsig_0_10z[7:2], celloutsig_0_7z, celloutsig_0_45z, celloutsig_0_10z };
  assign celloutsig_0_6z = - { _02_[4:0], _05_[0] };
  assign celloutsig_0_9z = - _03_[7:4];
  assign celloutsig_0_12z = - { celloutsig_0_10z[5:4], celloutsig_0_4z };
  assign celloutsig_1_11z = { in_data[111:108], celloutsig_1_6z } !== { celloutsig_1_5z[7:6], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_0z = & in_data[149:145];
  assign celloutsig_0_27z = | { in_data[23:18], celloutsig_0_17z };
  assign celloutsig_0_19z = | { celloutsig_0_17z, celloutsig_0_10z[6:2], celloutsig_0_5z };
  assign celloutsig_0_33z = | { _04_[6:5], _01_[7] };
  assign celloutsig_1_19z = ^ { 3'h0, _07_[2:0], _08_[12:2], _00_, _08_[0], celloutsig_1_12z };
  assign celloutsig_0_13z = ^ { celloutsig_0_12z[2:1], celloutsig_0_9z };
  assign celloutsig_0_15z = ^ celloutsig_0_0z[23:20];
  assign celloutsig_0_25z = ^ { celloutsig_0_8z[11:1], celloutsig_0_15z };
  assign celloutsig_0_18z = celloutsig_0_0z[30:28] <<< { celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_1_5z = { 7'h00, celloutsig_1_2z[0] } >>> in_data[144:137];
  assign celloutsig_1_8z = { 3'h0, celloutsig_1_2z[0] } - { celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_24z = { celloutsig_0_10z[7:0], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_10z } - { celloutsig_0_0z[8:0], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[58:28] ^ in_data[63:33];
  assign celloutsig_1_9z = { _06_[13:10], celloutsig_1_6z, celloutsig_1_1z } ^ _06_[10:2];
  assign celloutsig_0_22z = ~((celloutsig_0_7z[1] & celloutsig_0_10z[7]) | celloutsig_0_14z[0]);
  assign celloutsig_1_2z[0] = celloutsig_1_1z ^ in_data[141];
  assign _01_[6:0] = celloutsig_0_14z;
  assign { _04_[11:7], _04_[3:0] } = { _01_[11:7], _02_[6:3] };
  assign _05_[18:1] = { _04_[14:12], _01_[11:7], _04_[6:4], _02_ };
  assign _07_[6:3] = 4'h0;
  assign _08_[1] = _00_;
  assign celloutsig_1_2z[4:1] = 4'h0;
  assign { out_data[136:128], out_data[96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
