<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [SCHED-69] Unable to schedule 'load' operation ('buf_load_2', dct.cpp:124) on array 'buf_r' due to limited memory ports." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.475+0200" type="Warning"/>
        <logs message="@W [SCHED-21] The critical path consists of the following:&#xA;&#x9;'call' operation (dct.cpp:85->dct.cpp:139) to 'dct_dct_1d' (8.93 ns)" projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.393+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.378+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated delay (8.93ns) of 'call' operation (dct.cpp:85->dct.cpp:139) to 'dct_dct_1d' exceeds the target cycle time (target cycle time: 8ns, clock uncertainty: 1ns, effective cycle time: 7ns)." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.359+0200" type="Warning"/>
        <logs message="@W [SCHED-21] The critical path consists of the following:&#xA;&#x9;'call' operation (dct.cpp:75->dct.cpp:139) to 'dct_dct_1d' (8.93 ns)" projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.237+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.232+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated delay (8.93ns) of 'call' operation (dct.cpp:75->dct.cpp:139) to 'dct_dct_1d' exceeds the target cycle time (target cycle time: 8ns, clock uncertainty: 1ns, effective cycle time: 7ns)." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.225+0200" type="Warning"/>
        <logs message="@W [SCHED-21] The critical path consists of the following:&#xA;&#x9;'mul' operation ('tmp_6_1', dct.cpp:60) (2.84 ns)&#xA;&#x9;'add' operation ('tmp2', dct.cpp:62) (2.95 ns)&#xA;&#x9;'add' operation ('tmp9', dct.cpp:62) (1.7 ns)&#xA;&#x9;'add' operation ('tmp_1', dct.cpp:62) (1.44 ns)" projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.097+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.082+0200" type="Warning"/>
        <logs message="@W [SCHED-69] Unable to schedule 'store' operation (dct.cpp:62) of variable 'tmp_3_1', dct.cpp:62 on array 'dst' due to limited memory ports." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:51.052+0200" type="Warning"/>
        <logs message="@W [SCHED-69] Unable to schedule 'load' operation ('input_load_2', dct.cpp:107) on array 'input_r' due to limited memory ports." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:50.846+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:50.826+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:50.807+0200" type="Warning"/>
        <logs message="@W [XFORM-503] Ignored partial unroll directive for loop 'DCT_Inner_Loop' (dct.cpp:58) because its parent loop or function is pipelined." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:48.637+0200" type="Warning"/>
        <logs message="@W [XFORM-505] Ignored pipeline directive for loop 'DCT_Outer_Loop' (dct.cpp:56) because its parent loop or function is pipelined." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:48.610+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:37.617+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution7" date="2016-07-06T11:01:37.589+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution1" date="2016-07-06T09:07:00.377+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution1" date="2016-07-06T09:07:00.359+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution1" date="2016-07-06T09:06:50.021+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution1" date="2016-07-06T09:06:49.992+0200" type="Warning"/>
        <logs message="@W [SCHED-21] The critical path consists of the following:&#xA;&#x9;'mul' operation ('tmp_6_i', dct.cpp:60->dct.cpp:86->dct.cpp:141) (2.84 ns)&#xA;&#x9;'add' operation ('tmp1', dct.cpp:62->dct.cpp:86->dct.cpp:141) (2.95 ns)&#xA;&#x9;'add' operation ('tmp', dct.cpp:62->dct.cpp:86->dct.cpp:141) (1.7 ns)&#xA;&#x9;'add' operation ('tmp_i_20', dct.cpp:62->dct.cpp:86->dct.cpp:141) (1.44 ns)" projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:32.028+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:32.003+0200" type="Warning"/>
        <logs message="@W [SCHED-21] The critical path consists of the following:&#xA;&#x9;'mul' operation ('tmp_6_i', dct.cpp:60->dct.cpp:75->dct.cpp:141) (2.84 ns)&#xA;&#x9;'add' operation ('tmp1', dct.cpp:62->dct.cpp:75->dct.cpp:141) (2.95 ns)&#xA;&#x9;'add' operation ('tmp', dct.cpp:62->dct.cpp:75->dct.cpp:141) (1.7 ns)&#xA;&#x9;'add' operation ('tmp_i_17', dct.cpp:62->dct.cpp:75->dct.cpp:141) (1.44 ns)" projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:31.831+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:31.816+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:31.736+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:31.714+0200" type="Warning"/>
        <logs message="@W [XFORM-542] Cannot flatten a loop nest 'Col_DCT_Loop' (dct.cpp:85:67) in function 'Loop_Col_DCT_Loop_proc' : &#xA;               the outer loop is not a perfect loop." projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:31.015+0200" type="Warning"/>
        <logs message="@W [XFORM-542] Cannot flatten a loop nest 'Row_DCT_Loop' (dct.cpp:74:66) in function 'Loop_Row_DCT_Loop_proc' : &#xA;               the outer loop is not a perfect loop." projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:30.993+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:21.490+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution6" date="2016-07-05T18:14:21.448+0200" type="Warning"/>
        <logs message="@W [SCHED-21] The critical path consists of the following:&#xA;&#x9;'mul' operation ('tmp_1', dct.cpp:60) (2.84 ns)&#xA;&#x9;'add' operation ('tmp2', dct.cpp:62) (2.95 ns)&#xA;&#x9;'add' operation ('tmp1', dct.cpp:62) (1.7 ns)&#xA;&#x9;'add' operation ('tmp_s', dct.cpp:62) (1.44 ns)" projectName="dct_prj" solutionName="solution5" date="2016-07-05T18:01:28.119+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="dct_prj" solutionName="solution5" date="2016-07-05T18:01:28.096+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution5" date="2016-07-05T18:01:27.898+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution5" date="2016-07-05T18:01:27.881+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution5" date="2016-07-05T18:01:16.061+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution5" date="2016-07-05T18:01:16.002+0200" type="Warning"/>
        <logs message="@W [SCHED-21] The critical path consists of the following:&#xA;&#x9;'mul' operation ('tmp_3', dct.cpp:60) (2.84 ns)&#xA;&#x9;'add' operation ('tmp2', dct.cpp:62) (2.95 ns)&#xA;&#x9;'add' operation ('tmp1', dct.cpp:62) (1.7 ns)&#xA;&#x9;'add' operation ('tmp_s', dct.cpp:62) (1.44 ns)" projectName="dct_prj" solutionName="solution4" date="2016-07-05T16:23:36.969+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="dct_prj" solutionName="solution4" date="2016-07-05T16:23:36.943+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution4" date="2016-07-05T16:23:36.811+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution4" date="2016-07-05T16:23:36.785+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution4" date="2016-07-05T16:23:25.025+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution4" date="2016-07-05T16:23:25.004+0200" type="Warning"/>
        <logs message="@W [SCHED-21] The critical path consists of the following:&#xA;&#x9;'mul' operation ('tmp_10_7', dct.cpp:60) (2.84 ns)&#xA;&#x9;'add' operation ('tmp7', dct.cpp:62) (2.95 ns)&#xA;&#x9;'add' operation ('tmp6', dct.cpp:62) (2.95 ns)" projectName="dct_prj" solutionName="solution3" date="2016-07-05T15:54:15.989+0200" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated clock period (8.74ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="dct_prj" solutionName="solution3" date="2016-07-05T15:54:15.973+0200" type="Warning"/>
        <logs message="@W [SCHED-69] Unable to schedule 'load' operation ('src_load_5', dct.cpp:60) on array 'src' due to limited memory ports." projectName="dct_prj" solutionName="solution3" date="2016-07-05T15:54:15.951+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution3" date="2016-07-05T15:54:15.870+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution3" date="2016-07-05T15:54:15.836+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution3" date="2016-07-05T15:54:04.323+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution3" date="2016-07-05T15:54:04.224+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution2" date="2016-07-05T15:37:22.730+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution2" date="2016-07-05T15:37:22.709+0200" type="Warning"/>
        <logs message="@W [XFORM-542] Cannot flatten a loop nest 'DCT_Outer_Loop' (dct.cpp:56:67) in function 'dct_1d3' : &#xA;               the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="dct_prj" solutionName="solution2" date="2016-07-05T15:37:21.590+0200" type="Warning"/>
        <logs message="@W [XFORM-542] Cannot flatten a loop nest 'DCT_Outer_Loop' (dct.cpp:56:67) in function 'dct_1d2' : &#xA;               the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="dct_prj" solutionName="solution2" date="2016-07-05T15:37:21.554+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution2" date="2016-07-05T15:37:10.226+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution2" date="2016-07-05T15:37:10.188+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution4" date="2016-07-05T16:24:22.245+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution4" date="2016-07-05T16:24:22.212+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution3" date="2016-07-05T15:56:26.050+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="dct_prj" solutionName="solution3" date="2016-07-05T15:56:26.012+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
