# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/69a7/Q_srl.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/69a7/StreamingFIFO_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_0_0/sim/finn_design_StreamingFIFO_0_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/regslice_core.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/Thresholding_Batch_0_Thresholding_Batcbkb.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_Thresholding_Batch_0_0/sim/finn_design_Thresholding_Batch_0_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/11b0/StreamingFIFO_1.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_1_0/sim/finn_design_StreamingFIFO_1_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_bkb.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_cud.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_0_0/sim/finn_design_StreamingFCLayer_Batch_0_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/memstream.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/axilite_if.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/memstream_singleblock.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/mux.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/ramb18_wf_dualport.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/memstream_multiblock.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/ramb18_sdp.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_0_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_0_wstrm_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d2e3/hdl/verilog/StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d2e3/hdl/verilog/StreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_Batch_0_0/sim/finn_design_StreamingDataWidthConverter_Batch_0_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/f822/StreamingFIFO_3.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_3_0/sim/finn_design_StreamingFIFO_3_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_jbC.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_1_0/sim/finn_design_StreamingFCLayer_Batch_1_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_1_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_1_wstrm_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/e81d/StreamingFIFO_4.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_4_0/sim/finn_design_StreamingFIFO_4_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actcud.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actibs.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_StreamingFCLayer_jbC.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_2_0/sim/finn_design_StreamingFCLayer_Batch_2_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_2_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_2_wstrm_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4cf0/hdl/verilog/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4cf0/hdl/verilog/StreamingFCLayer_Batch_3_StreamingFCLayer_bkb.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4cf0/hdl/verilog/StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_3_0/sim/finn_design_StreamingFCLayer_Batch_3_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_3_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_3_wstrm_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d843/hdl/verilog/StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d843/hdl/verilog/StreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_Batch_1_0/sim/finn_design_StreamingDataWidthConverter_Batch_1_0.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/fb64/hdl/verilog/LabelSelect_Batch_0_LabelSelect_Batch.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/fb64/hdl/verilog/LabelSelect_Batch_0_LabelSelect_Batch_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_LabelSelect_Batch_0_0/sim/finn_design_LabelSelect_Batch_0_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/sim/finn_design.v" \
"../../../../finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" \

sv xil_defaultlib  \
"../../../../../../testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
