set tool_name "Active-HDL (VHDL)"
set corner_file_list {
	{{"Slow Model"} {sum_top.vho sum_top_vhd.sdo}}
	{{"Fast Model"} {sum_top_fast.vho sum_top_vhd_fast.sdo}}
}
