<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>
defines: 
time_elapsed: 0.784s
ram usage: 38044 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprv_8eoya/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:4</a>: Compile module &#34;work@BUFGCE&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:19</a>: Compile module &#34;work@dut&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:29</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:5</a>: Implicit port type (wire) for &#34;O&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:20</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:29</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 7
+ cat /tmpfs/tmp/tmprv_8eoya/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_BUFGCE
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprv_8eoya/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprv_8eoya/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@BUFGCE, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>, line:4, parent:work@top
   |vpiDefName:work@BUFGCE
   |vpiFullName:work@BUFGCE
   |vpiPort:
   \_port: (O), line:5
     |vpiName:O
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (O), line:5
         |vpiName:O
         |vpiFullName:work@BUFGCE.O
   |vpiPort:
   \_port: (I), line:6
     |vpiName:I
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (I), line:6
         |vpiName:I
         |vpiFullName:work@BUFGCE.I
   |vpiPort:
   \_port: (CE), line:7
     |vpiName:CE
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CE), line:7
         |vpiName:CE
         |vpiFullName:work@BUFGCE.CE
   |vpiNet:
   \_logic_net: (O), line:5
   |vpiNet:
   \_logic_net: (I), line:6
   |vpiNet:
   \_logic_net: (CE), line:7
 |uhdmallModules:
 \_module: work@dut, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>, line:19, parent:work@top
   |vpiDefName:work@dut
   |vpiFullName:work@dut
   |vpiPort:
   \_port: (out), line:20
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:20
         |vpiName:out
         |vpiFullName:work@dut.out
   |vpiPort:
   \_port: (in), line:21
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:21
         |vpiName:in
         |vpiFullName:work@dut.in
   |vpiPort:
   \_port: (en), line:22
     |vpiName:en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (en), line:22
         |vpiName:en
         |vpiFullName:work@dut.en
   |vpiNet:
   \_logic_net: (out), line:20
   |vpiNet:
   \_logic_net: (in), line:21
   |vpiNet:
   \_logic_net: (en), line:22
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>, line:29, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:36
       |vpiFullName:work@top
       |vpiStmt:
       \_sys_func_call: ($sdf_annotate), line:37
         |vpiName:$sdf_annotate
         |vpiArgument:
         \_constant: , line:37
           |vpiConstType:6
           |vpiDecompile:&#34;ivltests/br_ml20190814.sdf&#34;
           |vpiSize:28
           |STRING:&#34;ivltests/br_ml20190814.sdf&#34;
         |vpiArgument:
         \_ref_obj: (dut), line:37
           |vpiName:dut
   |vpiNet:
   \_logic_net: (out), line:31
     |vpiName:out
     |vpiFullName:work@top.out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (in), line:32
     |vpiName:in
     |vpiFullName:work@top.in
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (en), line:32
     |vpiName:en
     |vpiFullName:work@top.en
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>, line:29
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@dut (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>, line:34, parent:work@top
     |vpiDefName:work@dut
     |vpiName:dut
     |vpiFullName:work@top.dut
     |vpiPort:
     \_port: (out), line:20, parent:dut
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out)
         |vpiName:out
         |vpiActual:
         \_logic_net: (out), line:31, parent:work@top
           |vpiName:out
           |vpiFullName:work@top.out
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:20, parent:dut
           |vpiName:out
           |vpiFullName:work@top.dut.out
     |vpiPort:
     \_port: (in), line:21, parent:dut
       |vpiName:in
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (in)
         |vpiName:in
         |vpiActual:
         \_logic_net: (in), line:32, parent:work@top
           |vpiName:in
           |vpiFullName:work@top.in
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:21, parent:dut
           |vpiName:in
           |vpiFullName:work@top.dut.in
     |vpiPort:
     \_port: (en), line:22, parent:dut
       |vpiName:en
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (en)
         |vpiName:en
         |vpiActual:
         \_logic_net: (en), line:32, parent:work@top
           |vpiName:en
           |vpiFullName:work@top.en
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (en), line:22, parent:dut
           |vpiName:en
           |vpiFullName:work@top.dut.en
     |vpiModule:
     \_module: work@BUFGCE (clk_IBUF_BUFG_inst), file:<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>, line:25, parent:dut
       |vpiDefName:work@BUFGCE
       |vpiName:clk_IBUF_BUFG_inst
       |vpiFullName:work@top.dut.clk_IBUF_BUFG_inst
       |vpiPort:
       \_port: (O), line:5, parent:clk_IBUF_BUFG_inst
         |vpiName:O
         |vpiDirection:2
         |vpiHighConn:
         \_ref_obj: (out), line:25
           |vpiName:out
           |vpiActual:
           \_logic_net: (out), line:20, parent:dut
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (O), line:5, parent:clk_IBUF_BUFG_inst
             |vpiName:O
             |vpiFullName:work@top.dut.clk_IBUF_BUFG_inst.O
       |vpiPort:
       \_port: (I), line:6, parent:clk_IBUF_BUFG_inst
         |vpiName:I
         |vpiDirection:1
         |vpiHighConn:
         \_ref_obj: (in), line:25
           |vpiName:in
           |vpiActual:
           \_logic_net: (in), line:21, parent:dut
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (I), line:6, parent:clk_IBUF_BUFG_inst
             |vpiName:I
             |vpiFullName:work@top.dut.clk_IBUF_BUFG_inst.I
       |vpiPort:
       \_port: (CE), line:7, parent:clk_IBUF_BUFG_inst
         |vpiName:CE
         |vpiDirection:1
         |vpiHighConn:
         \_ref_obj: (en), line:25
           |vpiName:en
           |vpiActual:
           \_logic_net: (en), line:22, parent:dut
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (CE), line:7, parent:clk_IBUF_BUFG_inst
             |vpiName:CE
             |vpiFullName:work@top.dut.clk_IBUF_BUFG_inst.CE
       |vpiNet:
       \_logic_net: (O), line:5, parent:clk_IBUF_BUFG_inst
       |vpiNet:
       \_logic_net: (I), line:6, parent:clk_IBUF_BUFG_inst
       |vpiNet:
       \_logic_net: (CE), line:7, parent:clk_IBUF_BUFG_inst
       |vpiInstance:
       \_module: work@dut (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>, line:34, parent:work@top
     |vpiNet:
     \_logic_net: (out), line:20, parent:dut
     |vpiNet:
     \_logic_net: (in), line:21, parent:dut
     |vpiNet:
     \_logic_net: (en), line:22, parent:dut
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v</a>, line:29
   |vpiNet:
   \_logic_net: (out), line:31, parent:work@top
   |vpiNet:
   \_logic_net: (in), line:32, parent:work@top
   |vpiNet:
   \_logic_net: (en), line:32, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \dut of type 32
Object: \out of type 44
Object: \in of type 44
Object: \en of type 44
Object: \clk_IBUF_BUFG_inst of type 32
Object: \O of type 44
Object: \I of type 44
Object: \CE of type 44
Object: \O of type 36
Object: \I of type 36
Object: \CE of type 36
Object: \out of type 36
Object: \in of type 36
Object: \en of type 36
Object: \out of type 36
Object: \in of type 36
Object: \en of type 36
Object: \work_BUFGCE of type 32
Object: \O of type 36
Object: \I of type 36
Object: \CE of type 36
Object: \work_dut of type 32
Object: \out of type 36
Object: \in of type 36
Object: \en of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object: \$sdf_annotate of type 56
Object:  of type 7
Object: \dut of type 608
Object: \out of type 36
Object: \in of type 36
Object: \en of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_BUFGCE&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b00b60] str=&#39;\work_BUFGCE&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:5</a>.0-5.0&gt; [0x2b00cb0] str=&#39;\O&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:6</a>.0-6.0&gt; [0x2b00fe0] str=&#39;\I&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:7</a>.0-7.0&gt; [0x2b011c0] str=&#39;\CE&#39; input port=6
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b00b60] str=&#39;\work_BUFGCE&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:5</a>.0-5.0&gt; [0x2b00cb0] str=&#39;\O&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:6</a>.0-6.0&gt; [0x2b00fe0] str=&#39;\I&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:7</a>.0-7.0&gt; [0x2b011c0] str=&#39;\CE&#39; input basic_prep port=6 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dut&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2aec930] str=&#39;\work_dut&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:20</a>.0-20.0&gt; [0x2aecc10] str=&#39;\out&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:21</a>.0-21.0&gt; [0x2b006a0] str=&#39;\in&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:22</a>.0-22.0&gt; [0x2b00880] str=&#39;\en&#39; input port=3
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b00a40] str=&#39;\clk_IBUF_BUFG_inst&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b01380] str=&#39;\work_BUFGCE&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b014a0] str=&#39;\O&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b015c0] str=&#39;\out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b017e0] str=&#39;\I&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b01900] str=&#39;\in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b01b00] str=&#39;\CE&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b01c20] str=&#39;\en&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2aec930] str=&#39;\work_dut&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:20</a>.0-20.0&gt; [0x2aecc10] str=&#39;\out&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:21</a>.0-21.0&gt; [0x2b006a0] str=&#39;\in&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:22</a>.0-22.0&gt; [0x2b00880] str=&#39;\en&#39; input basic_prep port=3 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b00a40] str=&#39;\clk_IBUF_BUFG_inst&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b01380] str=&#39;\work_BUFGCE&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b014a0] str=&#39;\O&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b015c0 -&gt; 0x2aecc10] str=&#39;\out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b017e0] str=&#39;\I&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b01900 -&gt; 0x2b006a0] str=&#39;\in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b01b00] str=&#39;\CE&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:25</a>.0-25.0&gt; [0x2b01c20 -&gt; 0x2b00880] str=&#39;\en&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2aec500] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:34</a>.0-34.0&gt; [0x2aec780] str=&#39;\dut&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b01fe0] str=&#39;\work_dut&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:34</a>.0-34.0&gt; [0x2b02100] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:34</a>.0-34.0&gt; [0x2b02220] str=&#39;\out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:34</a>.0-34.0&gt; [0x2b02340] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:34</a>.0-34.0&gt; [0x2b02460] str=&#39;\in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:34</a>.0-34.0&gt; [0x2b02600] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:34</a>.0-34.0&gt; [0x2b02720] str=&#39;\en&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:31</a>.0-31.0&gt; [0x2b02ae0] str=&#39;\out&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:32</a>.0-32.0&gt; [0x2b02c00] str=&#39;\in&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:32</a>.0-32.0&gt; [0x2b02d20] str=&#39;\en&#39; reg
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b03320]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:36</a>.0-36.0&gt; [0x2b03440]
          AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:37</a>.0-37.0&gt; [0x2b035a0] str=&#39;\$sdf_annotate&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:37</a>.0-37.0&gt; [0x2b03a10] str=&#39;&#34;ivltests/br_ml20190814.sdf&#34;&#39; bits=&#39;00100010011010010111011001101100011101000110010101110011011101000111001100101111011000100111001001011111011011010110110000110010001100000011000100111001001100000011100000110001001101000010111001110011011001000110011000100010&#39;(224) range=[223:0] int=1935959586
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:37</a>.0-37.0&gt; [0x2b03780] str=&#39;\dut&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/br_ml20190814.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/br_ml20190814.v:37</a>: ERROR: Can&#39;t resolve function name `\$sdf_annotate&#39;.

</pre>
</body>