
ubuntu-preinstalled/bootctl:     file format elf32-littlearm


Disassembly of section .init:

00001a14 <.init>:
    1a14:	push	{r3, lr}
    1a18:	bl	2368 <log_oom_internal@plt+0x350>
    1a1c:	pop	{r3, pc}

Disassembly of section .plt:

00001a20 <efi_add_boot_option@plt-0x14>:
    1a20:	push	{lr}		; (str lr, [sp, #-4]!)
    1a24:	ldr	lr, [pc, #4]	; 1a30 <efi_add_boot_option@plt-0x4>
    1a28:	add	lr, pc, lr
    1a2c:	ldr	pc, [lr, #8]!
    1a30:	muleq	r1, r0, r3

00001a34 <efi_add_boot_option@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #24, 20	; 0x18000
    1a3c:	ldr	pc, [ip, #912]!	; 0x390

00001a40 <strndup@plt>:
    1a40:	add	ip, pc, #0, 12
    1a44:	add	ip, ip, #24, 20	; 0x18000
    1a48:	ldr	pc, [ip, #904]!	; 0x388

00001a4c <free_and_strdup@plt>:
    1a4c:	add	ip, pc, #0, 12
    1a50:	add	ip, ip, #24, 20	; 0x18000
    1a54:	ldr	pc, [ip, #896]!	; 0x380

00001a58 <copy_times@plt>:
    1a58:	add	ip, pc, #0, 12
    1a5c:	add	ip, ip, #24, 20	; 0x18000
    1a60:	ldr	pc, [ip, #888]!	; 0x378

00001a64 <fsync@plt>:
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #24, 20	; 0x18000
    1a6c:	ldr	pc, [ip, #880]!	; 0x370

00001a70 <dirfd@plt>:
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #24, 20	; 0x18000
    1a78:	ldr	pc, [ip, #872]!	; 0x368

00001a7c <version@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #24, 20	; 0x18000
    1a84:	ldr	pc, [ip, #864]!	; 0x360

00001a88 <efi_remove_boot_option@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #24, 20	; 0x18000
    1a90:	ldr	pc, [ip, #856]!	; 0x358

00001a94 <fdopen@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #24, 20	; 0x18000
    1a9c:	ldr	pc, [ip, #848]!	; 0x350

00001aa0 <fflush_sync_and_check@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #24, 20	; 0x18000
    1aa8:	ldr	pc, [ip, #840]!	; 0x348

00001aac <free@plt>:
    1aac:			; <UNDEFINED> instruction: 0xe7fd4778
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #24, 20	; 0x18000
    1ab8:	ldr	pc, [ip, #828]!	; 0x33c

00001abc <log_open@plt>:
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #24, 20	; 0x18000
    1ac4:	ldr	pc, [ip, #820]!	; 0x334

00001ac8 <log_assert_failed_unreachable_realm@plt>:
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #24, 20	; 0x18000
    1ad0:	ldr	pc, [ip, #812]!	; 0x32c

00001ad4 <detect_vm@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #24, 20	; 0x18000
    1adc:	ldr	pc, [ip, #804]!	; 0x324

00001ae0 <strncmp@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #24, 20	; 0x18000
    1ae8:	ldr	pc, [ip, #796]!	; 0x31c

00001aec <strcspn@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #24, 20	; 0x18000
    1af4:	ldr	pc, [ip, #788]!	; 0x314

00001af8 <path_join_internal@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #24, 20	; 0x18000
    1b00:	ldr	pc, [ip, #780]!	; 0x30c

00001b04 <dir_is_empty_at@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #24, 20	; 0x18000
    1b0c:	ldr	pc, [ip, #772]!	; 0x304

00001b10 <closedir@plt>:
    1b10:	add	ip, pc, #0, 12
    1b14:	add	ip, ip, #24, 20	; 0x18000
    1b18:	ldr	pc, [ip, #764]!	; 0x2fc

00001b1c <strcmp_ptr@plt>:
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #24, 20	; 0x18000
    1b24:	ldr	pc, [ip, #756]!	; 0x2f4

00001b28 <ask_password_agent_close@plt>:
    1b28:	add	ip, pc, #0, 12
    1b2c:	add	ip, ip, #24, 20	; 0x18000
    1b30:	ldr	pc, [ip, #748]!	; 0x2ec

00001b34 <polkit_agent_close@plt>:
    1b34:	add	ip, pc, #0, 12
    1b38:	add	ip, ip, #24, 20	; 0x18000
    1b3c:	ldr	pc, [ip, #740]!	; 0x2e4

00001b40 <mac_selinux_finish@plt>:
    1b40:	add	ip, pc, #0, 12
    1b44:	add	ip, ip, #24, 20	; 0x18000
    1b48:	ldr	pc, [ip, #732]!	; 0x2dc

00001b4c <stpcpy@plt>:
    1b4c:	add	ip, pc, #0, 12
    1b50:	add	ip, ip, #24, 20	; 0x18000
    1b54:	ldr	pc, [ip, #724]!	; 0x2d4

00001b58 <boot_entries_load_config@plt>:
    1b58:	add	ip, pc, #0, 12
    1b5c:	add	ip, ip, #24, 20	; 0x18000
    1b60:	ldr	pc, [ip, #716]!	; 0x2cc

00001b64 <sd_notifyf@plt>:
    1b64:	add	ip, pc, #0, 12
    1b68:	add	ip, ip, #24, 20	; 0x18000
    1b6c:	ldr	pc, [ip, #708]!	; 0x2c4

00001b70 <puts@plt>:
    1b70:			; <UNDEFINED> instruction: 0xe7fd4778
    1b74:	add	ip, pc, #0, 12
    1b78:	add	ip, ip, #24, 20	; 0x18000
    1b7c:	ldr	pc, [ip, #696]!	; 0x2b8

00001b80 <genuine_random_bytes@plt>:
    1b80:	add	ip, pc, #0, 12
    1b84:	add	ip, ip, #24, 20	; 0x18000
    1b88:	ldr	pc, [ip, #688]!	; 0x2b0

00001b8c <readdir64@plt>:
    1b8c:	add	ip, pc, #0, 12
    1b90:	add	ip, ip, #24, 20	; 0x18000
    1b94:	ldr	pc, [ip, #680]!	; 0x2a8

00001b98 <getenv_bool@plt>:
    1b98:	add	ip, pc, #0, 12
    1b9c:	add	ip, ip, #24, 20	; 0x18000
    1ba0:	ldr	pc, [ip, #672]!	; 0x2a0

00001ba4 <__fprintf_chk@plt>:
    1ba4:	add	ip, pc, #0, 12
    1ba8:	add	ip, ip, #24, 20	; 0x18000
    1bac:	ldr	pc, [ip, #664]!	; 0x298

00001bb0 <unlinkat@plt>:
    1bb0:	add	ip, pc, #0, 12
    1bb4:	add	ip, ip, #24, 20	; 0x18000
    1bb8:	ldr	pc, [ip, #656]!	; 0x290

00001bbc <find_xbootldr_and_warn@plt>:
    1bbc:	add	ip, pc, #0, 12
    1bc0:	add	ip, ip, #24, 20	; 0x18000
    1bc4:	ldr	pc, [ip, #648]!	; 0x288

00001bc8 <putchar@plt>:
    1bc8:	add	ip, pc, #0, 12
    1bcc:	add	ip, ip, #24, 20	; 0x18000
    1bd0:	ldr	pc, [ip, #640]!	; 0x280

00001bd4 <memset@plt>:
    1bd4:	add	ip, pc, #0, 12
    1bd8:	add	ip, ip, #24, 20	; 0x18000
    1bdc:	ldr	pc, [ip, #632]!	; 0x278

00001be0 <__fxstat64@plt>:
    1be0:	add	ip, pc, #0, 12
    1be4:	add	ip, ip, #24, 20	; 0x18000
    1be8:	ldr	pc, [ip, #624]!	; 0x270

00001bec <strspn@plt>:
    1bec:	add	ip, pc, #0, 12
    1bf0:	add	ip, ip, #24, 20	; 0x18000
    1bf4:	ldr	pc, [ip, #616]!	; 0x268

00001bf8 <opendir@plt>:
    1bf8:	add	ip, pc, #0, 12
    1bfc:	add	ip, ip, #24, 20	; 0x18000
    1c00:	ldr	pc, [ip, #608]!	; 0x260

00001c04 <log_get_max_level_realm@plt>:
    1c04:	add	ip, pc, #0, 12
    1c08:	add	ip, ip, #24, 20	; 0x18000
    1c0c:	ldr	pc, [ip, #600]!	; 0x258

00001c10 <fsync_directory_of_file@plt>:
    1c10:	add	ip, pc, #0, 12
    1c14:	add	ip, ip, #24, 20	; 0x18000
    1c18:	ldr	pc, [ip, #592]!	; 0x250

00001c1c <efi_get_boot_option@plt>:
    1c1c:	add	ip, pc, #0, 12
    1c20:	add	ip, ip, #24, 20	; 0x18000
    1c24:	ldr	pc, [ip, #584]!	; 0x248

00001c28 <boot_config_free@plt>:
    1c28:	add	ip, pc, #0, 12
    1c2c:	add	ip, ip, #24, 20	; 0x18000
    1c30:	ldr	pc, [ip, #576]!	; 0x240

00001c34 <mmap64@plt>:
    1c34:	add	ip, pc, #0, 12
    1c38:	add	ip, ip, #24, 20	; 0x18000
    1c3c:	ldr	pc, [ip, #568]!	; 0x238

00001c40 <link_tmpfile@plt>:
    1c40:	add	ip, pc, #0, 12
    1c44:	add	ip, ip, #24, 20	; 0x18000
    1c48:	ldr	pc, [ip, #560]!	; 0x230

00001c4c <abort@plt>:
    1c4c:	add	ip, pc, #0, 12
    1c50:	add	ip, ip, #24, 20	; 0x18000
    1c54:	ldr	pc, [ip, #552]!	; 0x228

00001c58 <is_efi_secure_boot@plt>:
    1c58:	add	ip, pc, #0, 12
    1c5c:	add	ip, ip, #24, 20	; 0x18000
    1c60:	ldr	pc, [ip, #544]!	; 0x220

00001c64 <efi_get_variable@plt>:
    1c64:	add	ip, pc, #0, 12
    1c68:	add	ip, ip, #24, 20	; 0x18000
    1c6c:	ldr	pc, [ip, #536]!	; 0x218

00001c70 <dispatch_verb@plt>:
    1c70:	add	ip, pc, #0, 12
    1c74:	add	ip, ip, #24, 20	; 0x18000
    1c78:	ldr	pc, [ip, #528]!	; 0x210

00001c7c <memmove@plt>:
    1c7c:	add	ip, pc, #0, 12
    1c80:	add	ip, ip, #24, 20	; 0x18000
    1c84:	ldr	pc, [ip, #520]!	; 0x208

00001c88 <char16_strlen@plt>:
    1c88:	add	ip, pc, #0, 12
    1c8c:	add	ip, ip, #24, 20	; 0x18000
    1c90:	ldr	pc, [ip, #512]!	; 0x200

00001c94 <rmdir@plt>:
    1c94:	add	ip, pc, #0, 12
    1c98:	add	ip, ip, #24, 20	; 0x18000
    1c9c:	ldr	pc, [ip, #504]!	; 0x1f8

00001ca0 <unlink@plt>:
    1ca0:	add	ip, pc, #0, 12
    1ca4:	add	ip, ip, #24, 20	; 0x18000
    1ca8:	ldr	pc, [ip, #496]!	; 0x1f0

00001cac <strcpy@plt>:
    1cac:	add	ip, pc, #0, 12
    1cb0:	add	ip, ip, #24, 20	; 0x18000
    1cb4:	ldr	pc, [ip, #488]!	; 0x1e8

00001cb8 <open64@plt>:
    1cb8:	add	ip, pc, #0, 12
    1cbc:	add	ip, ip, #24, 20	; 0x18000
    1cc0:	ldr	pc, [ip, #480]!	; 0x1e0

00001cc4 <openat64@plt>:
    1cc4:	add	ip, pc, #0, 12
    1cc8:	add	ip, ip, #24, 20	; 0x18000
    1ccc:	ldr	pc, [ip, #472]!	; 0x1d8

00001cd0 <syncfs_path@plt>:
    1cd0:	add	ip, pc, #0, 12
    1cd4:	add	ip, ip, #24, 20	; 0x18000
    1cd8:	ldr	pc, [ip, #464]!	; 0x1d0

00001cdc <efi_loader_get_features@plt>:
    1cdc:	add	ip, pc, #0, 12
    1ce0:	add	ip, ip, #24, 20	; 0x18000
    1ce4:	ldr	pc, [ip, #456]!	; 0x1c8

00001ce8 <safe_close@plt>:
    1ce8:	add	ip, pc, #0, 12
    1cec:	add	ip, ip, #24, 20	; 0x18000
    1cf0:	ldr	pc, [ip, #448]!	; 0x1c0

00001cf4 <efi_tilt_backslashes@plt>:
    1cf4:	add	ip, pc, #0, 12
    1cf8:	add	ip, ip, #24, 20	; 0x18000
    1cfc:	ldr	pc, [ip, #440]!	; 0x1b8

00001d00 <rm_rf@plt>:
    1d00:	add	ip, pc, #0, 12
    1d04:	add	ip, ip, #24, 20	; 0x18000
    1d08:	ldr	pc, [ip, #432]!	; 0x1b0

00001d0c <__stack_chk_fail@plt>:
    1d0c:	add	ip, pc, #0, 12
    1d10:	add	ip, ip, #24, 20	; 0x18000
    1d14:	ldr	pc, [ip, #424]!	; 0x1a8

00001d18 <terminal_urlify_man@plt>:
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #24, 20	; 0x18000
    1d20:	ldr	pc, [ip, #416]!	; 0x1a0

00001d24 <is_efi_secure_boot_setup_mode@plt>:
    1d24:	add	ip, pc, #0, 12
    1d28:	add	ip, ip, #24, 20	; 0x18000
    1d2c:	ldr	pc, [ip, #408]!	; 0x198

00001d30 <efi_get_boot_options@plt>:
    1d30:	add	ip, pc, #0, 12
    1d34:	add	ip, ip, #24, 20	; 0x18000
    1d38:	ldr	pc, [ip, #400]!	; 0x190

00001d3c <efi_get_boot_order@plt>:
    1d3c:	add	ip, pc, #0, 12
    1d40:	add	ip, ip, #24, 20	; 0x18000
    1d44:	ldr	pc, [ip, #392]!	; 0x188

00001d48 <access@plt>:
    1d48:	add	ip, pc, #0, 12
    1d4c:	add	ip, ip, #24, 20	; 0x18000
    1d50:	ldr	pc, [ip, #384]!	; 0x180

00001d54 <putc@plt>:
    1d54:	add	ip, pc, #0, 12
    1d58:	add	ip, ip, #24, 20	; 0x18000
    1d5c:	ldr	pc, [ip, #376]!	; 0x178

00001d60 <is_efi_boot@plt>:
    1d60:	add	ip, pc, #0, 12
    1d64:	add	ip, ip, #24, 20	; 0x18000
    1d68:	ldr	pc, [ip, #368]!	; 0x170

00001d6c <mkdir@plt>:
    1d6c:	add	ip, pc, #0, 12
    1d70:	add	ip, ip, #24, 20	; 0x18000
    1d74:	ldr	pc, [ip, #360]!	; 0x168

00001d78 <special_glyph@plt>:
    1d78:	add	ip, pc, #0, 12
    1d7c:	add	ip, ip, #24, 20	; 0x18000
    1d80:	ldr	pc, [ip, #352]!	; 0x160

00001d84 <random_pool_size@plt>:
    1d84:	add	ip, pc, #0, 12
    1d88:	add	ip, ip, #24, 20	; 0x18000
    1d8c:	ldr	pc, [ip, #344]!	; 0x158

00001d90 <strncasecmp@plt>:
    1d90:	add	ip, pc, #0, 12
    1d94:	add	ip, ip, #24, 20	; 0x18000
    1d98:	ldr	pc, [ip, #336]!	; 0x150

00001d9c <strv_split_newlines@plt>:
    1d9c:	add	ip, pc, #0, 12
    1da0:	add	ip, ip, #24, 20	; 0x18000
    1da4:	ldr	pc, [ip, #328]!	; 0x148

00001da8 <getopt_long@plt>:
    1da8:	add	ip, pc, #0, 12
    1dac:	add	ip, ip, #24, 20	; 0x18000
    1db0:	ldr	pc, [ip, #320]!	; 0x140

00001db4 <mkdir_parents@plt>:
    1db4:	add	ip, pc, #0, 12
    1db8:	add	ip, ip, #24, 20	; 0x18000
    1dbc:	ldr	pc, [ip, #312]!	; 0x138

00001dc0 <find_esp_and_warn@plt>:
    1dc0:	add	ip, pc, #0, 12
    1dc4:	add	ip, ip, #24, 20	; 0x18000
    1dc8:	ldr	pc, [ip, #304]!	; 0x130

00001dcc <pager_close@plt>:
    1dcc:	add	ip, pc, #0, 12
    1dd0:	add	ip, ip, #24, 20	; 0x18000
    1dd4:	ldr	pc, [ip, #296]!	; 0x128

00001dd8 <reallocarray@plt>:
    1dd8:	add	ip, pc, #0, 12
    1ddc:	add	ip, ip, #24, 20	; 0x18000
    1de0:	ldr	pc, [ip, #288]!	; 0x120

00001de4 <boot_entries_augment_from_loader@plt>:
    1de4:	add	ip, pc, #0, 12
    1de8:	add	ip, ip, #24, 20	; 0x18000
    1dec:	ldr	pc, [ip, #280]!	; 0x118

00001df0 <terminal_urlify_path@plt>:
    1df0:	add	ip, pc, #0, 12
    1df4:	add	ip, ip, #24, 20	; 0x18000
    1df8:	ldr	pc, [ip, #272]!	; 0x110

00001dfc <ascii_strupper@plt>:
    1dfc:	add	ip, pc, #0, 12
    1e00:	add	ip, ip, #24, 20	; 0x18000
    1e04:	ldr	pc, [ip, #264]!	; 0x108

00001e08 <memcpy@plt>:
    1e08:	add	ip, pc, #0, 12
    1e0c:	add	ip, ip, #24, 20	; 0x18000
    1e10:	ldr	pc, [ip, #256]!	; 0x100

00001e14 <umask@plt>:
    1e14:	add	ip, pc, #0, 12
    1e18:	add	ip, ip, #24, 20	; 0x18000
    1e1c:	ldr	pc, [ip, #248]!	; 0xf8

00001e20 <efi_get_variable_string@plt>:
    1e20:	add	ip, pc, #0, 12
    1e24:	add	ip, ip, #24, 20	; 0x18000
    1e28:	ldr	pc, [ip, #240]!	; 0xf0

00001e2c <efi_set_variable_string@plt>:
    1e2c:	add	ip, pc, #0, 12
    1e30:	add	ip, ip, #24, 20	; 0x18000
    1e34:	ldr	pc, [ip, #232]!	; 0xe8

00001e38 <geteuid@plt>:
    1e38:	add	ip, pc, #0, 12
    1e3c:	add	ip, ip, #24, 20	; 0x18000
    1e40:	ldr	pc, [ip, #224]!	; 0xe0

00001e44 <malloc@plt>:
    1e44:	add	ip, pc, #0, 12
    1e48:	add	ip, ip, #24, 20	; 0x18000
    1e4c:	ldr	pc, [ip, #216]!	; 0xd8

00001e50 <safe_fclose@plt>:
    1e50:	add	ip, pc, #0, 12
    1e54:	add	ip, ip, #24, 20	; 0x18000
    1e58:	ldr	pc, [ip, #208]!	; 0xd0

00001e5c <strlen@plt>:
    1e5c:	add	ip, pc, #0, 12
    1e60:	add	ip, ip, #24, 20	; 0x18000
    1e64:	ldr	pc, [ip, #200]!	; 0xc8

00001e68 <utf8_to_utf16@plt>:
    1e68:	add	ip, pc, #0, 12
    1e6c:	add	ip, ip, #24, 20	; 0x18000
    1e70:	ldr	pc, [ip, #192]!	; 0xc0

00001e74 <munmap@plt>:
    1e74:	add	ip, pc, #0, 12
    1e78:	add	ip, ip, #24, 20	; 0x18000
    1e7c:	ldr	pc, [ip, #184]!	; 0xb8

00001e80 <tempfn_random@plt>:
    1e80:	add	ip, pc, #0, 12
    1e84:	add	ip, ip, #24, 20	; 0x18000
    1e88:	ldr	pc, [ip, #176]!	; 0xb0

00001e8c <strverscmp@plt>:
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #24, 20	; 0x18000
    1e94:	ldr	pc, [ip, #168]!	; 0xa8

00001e98 <write@plt>:
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #24, 20	; 0x18000
    1ea0:	ldr	pc, [ip, #160]!	; 0xa0

00001ea4 <lseek64@plt>:
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #24, 20	; 0x18000
    1eac:	ldr	pc, [ip, #152]!	; 0x98

00001eb0 <stat_verify_regular@plt>:
    1eb0:	add	ip, pc, #0, 12
    1eb4:	add	ip, ip, #24, 20	; 0x18000
    1eb8:	ldr	pc, [ip, #144]!	; 0x90

00001ebc <detect_container@plt>:
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #24, 20	; 0x18000
    1ec4:	ldr	pc, [ip, #136]!	; 0x88

00001ec8 <sd_id128_get_machine@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #24, 20	; 0x18000
    1ed0:	ldr	pc, [ip, #128]!	; 0x80

00001ed4 <strcmp@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #24, 20	; 0x18000
    1edc:	ldr	pc, [ip, #120]!	; 0x78

00001ee0 <log_parse_environment_realm@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #24, 20	; 0x18000
    1ee8:	ldr	pc, [ip, #112]!	; 0x70

00001eec <endswith_no_case@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #24, 20	; 0x18000
    1ef4:	ldr	pc, [ip, #104]!	; 0x68

00001ef8 <__errno_location@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #24, 20	; 0x18000
    1f00:	ldr	pc, [ip, #96]!	; 0x60

00001f04 <efi_set_variable@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #24, 20	; 0x18000
    1f0c:	ldr	pc, [ip, #88]!	; 0x58

00001f10 <log_assert_failed_realm@plt>:
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #24, 20	; 0x18000
    1f18:	ldr	pc, [ip, #80]!	; 0x50

00001f1c <memmem@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #24, 20	; 0x18000
    1f24:	ldr	pc, [ip, #72]!	; 0x48

00001f28 <log_internal_realm@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #24, 20	; 0x18000
    1f30:	ldr	pc, [ip, #64]!	; 0x40

00001f34 <strrchr@plt>:
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #24, 20	; 0x18000
    1f3c:	ldr	pc, [ip, #56]!	; 0x38

00001f40 <strv_free@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #24, 20	; 0x18000
    1f48:	ldr	pc, [ip, #48]!	; 0x30

00001f4c <efi_set_boot_order@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #24, 20	; 0x18000
    1f54:	ldr	pc, [ip, #40]!	; 0x28

00001f58 <pager_open@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #24, 20	; 0x18000
    1f60:	ldr	pc, [ip, #32]!

00001f64 <unlink_noerrno@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #24, 20	; 0x18000
    1f6c:	ldr	pc, [ip, #24]!

00001f70 <renameat@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #24, 20	; 0x18000
    1f78:	ldr	pc, [ip, #16]!

00001f7c <efi_loader_get_device_part_uuid@plt>:
    1f7c:	add	ip, pc, #0, 12
    1f80:	add	ip, ip, #24, 20	; 0x18000
    1f84:	ldr	pc, [ip, #8]!

00001f88 <__libc_start_main@plt>:
    1f88:	add	ip, pc, #0, 12
    1f8c:	add	ip, ip, #24, 20	; 0x18000
    1f90:	ldr	pc, [ip, #0]!

00001f94 <colors_enabled@plt>:
    1f94:	add	ip, pc, #0, 12
    1f98:	add	ip, ip, #94208	; 0x17000
    1f9c:	ldr	pc, [ip, #4088]!	; 0xff8

00001fa0 <__gmon_start__@plt>:
    1fa0:	add	ip, pc, #0, 12
    1fa4:	add	ip, ip, #94208	; 0x17000
    1fa8:	ldr	pc, [ip, #4080]!	; 0xff0

00001fac <hidden_or_backup_file@plt>:
    1fac:	add	ip, pc, #0, 12
    1fb0:	add	ip, ip, #94208	; 0x17000
    1fb4:	ldr	pc, [ip, #4072]!	; 0xfe8

00001fb8 <rename@plt>:
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #94208	; 0x17000
    1fc0:	ldr	pc, [ip, #4064]!	; 0xfe0

00001fc4 <systemd_efi_options_variable@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #94208	; 0x17000
    1fcc:	ldr	pc, [ip, #4056]!	; 0xfd8

00001fd0 <__cxa_finalize@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #94208	; 0x17000
    1fd8:	ldr	pc, [ip, #4048]!	; 0xfd0

00001fdc <sd_id128_to_string@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #94208	; 0x17000
    1fe4:	ldr	pc, [ip, #4040]!	; 0xfc8

00001fe8 <strv_join_prefix@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #94208	; 0x17000
    1ff0:	ldr	pc, [ip, #4032]!	; 0xfc0

00001ff4 <copy_bytes_full@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #94208	; 0x17000
    1ffc:	ldr	pc, [ip, #4024]!	; 0xfb8

00002000 <__printf_chk@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #94208	; 0x17000
    2008:	ldr	pc, [ip, #4016]!	; 0xfb0

0000200c <open_tmpfile_linkable@plt>:
    200c:	add	ip, pc, #0, 12
    2010:	add	ip, ip, #94208	; 0x17000
    2014:	ldr	pc, [ip, #4008]!	; 0xfa8

00002018 <log_oom_internal@plt>:
    2018:	add	ip, pc, #0, 12
    201c:	add	ip, ip, #94208	; 0x17000
    2020:	ldr	pc, [ip, #4000]!	; 0xfa0

Disassembly of section .text:

00002024 <.text>:
    2024:	mvnsmi	lr, #737280	; 0xb4000
    2028:	ldcmi	6, cr4, [r8, #16]
    202c:	bmi	fe62e240 <log_oom_internal@plt+0xfe62c228>
    2030:	ldrbtmi	r2, [sp], #-0
    2034:			; <UNDEFINED> instruction: 0x460e4b97
    2038:	andsvs	r5, r4, sl, lsr #17
    203c:	andsvs	r5, r9, fp, ror #17
    2040:	svc	0x004ef7ff
    2044:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    2048:	svc	0x0038f7ff
    204c:	stcle	8, cr2, [r3, #-0]
    2050:	andcs	r4, r0, #148480	; 0x24400
    2054:	andsvc	r4, sl, fp, ror r4
    2058:	vmull.s8	q9, d0, d0
    205c:	cdpcs	0, 0, cr8, cr0, cr10, {5}
    2060:	adcshi	pc, r6, r0
    2064:			; <UNDEFINED> instruction: 0xf8df4f8d
    2068:	ldrbtmi	r8, [pc], #-568	; 2070 <log_oom_internal@plt+0x58>
    206c:			; <UNDEFINED> instruction: 0x379844f8
    2070:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    2074:			; <UNDEFINED> instruction: 0xf04f4a8b
    2078:	ldrtmi	r0, [fp], -r0, lsl #18
    207c:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    2080:			; <UNDEFINED> instruction: 0xf8cd4620
    2084:			; <UNDEFINED> instruction: 0xf7ff9000
    2088:	mcrne	14, 0, lr, cr2, cr0, {4}
    208c:			; <UNDEFINED> instruction: 0xf5b2db60
    2090:			; <UNDEFINED> instruction: 0xf2807f83
    2094:	bcs	fffe2404 <log_oom_internal@plt+0xfffe03ec>
    2098:			; <UNDEFINED> instruction: 0xf46fdd0a
    209c:	ldrmi	r7, [sl], #-896	; 0xfffffc80
    20a0:	vpmax.s8	d2, d0, d4
    20a4:	ldm	pc, {r1, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    20a8:	cdpmi	0, 6, cr15, cr0, cr2, {0}
    20ac:	rsbseq	r4, r7, r9, asr #4
    20b0:	rsbsle	r2, r6, r0, ror sl
    20b4:	bcs	1e394e8 <log_oom_internal@plt+0x1e374d0>
    20b8:	sbchi	pc, r7, r0, asr #32
    20bc:	ldrbtmi	r4, [fp], #-2938	; 0xfffff486
    20c0:	bcs	21130 <log_oom_internal@plt+0x1f118>
    20c4:	addshi	pc, r3, r0, asr #32
    20c8:	ldrbvc	r2, [sl], #-513	; 0xfffffdff
    20cc:	bcs	ffc01c <log_oom_internal@plt+0xffa004>
    20d0:			; <UNDEFINED> instruction: 0xf06fd123
    20d4:	ldmdbmi	r5!, {r0, r2, r4, r8, r9, sl}^
    20d8:	andcs	r4, r0, sl, ror r2
    20dc:			; <UNDEFINED> instruction: 0xf7ff4479
    20e0:			; <UNDEFINED> instruction: 0xf7ffed42
    20e4:			; <UNDEFINED> instruction: 0xf7ffed22
    20e8:			; <UNDEFINED> instruction: 0xf7ffed26
    20ec:			; <UNDEFINED> instruction: 0xf7ffee70
    20f0:	blmi	1bfd598 <log_oom_internal@plt+0x1bfb580>
    20f4:	cmnlt	r4, ip, ror #17
    20f8:	strcc	r4, [r3], #-2926	; 0xfffff492
    20fc:	streq	pc, [r3], #-36	; 0xffffffdc
    2100:	adcmi	r5, ip, #15532032	; 0xed0000
    2104:	ldmib	r4, {r0, r2, r9, ip, lr, pc}^
    2108:	strcc	r0, [r8], #-768	; 0xfffffd00
    210c:	adcmi	r4, ip, #152, 14	; 0x2600000
    2110:	svceq	0x00f8d3f9
    2114:	pop	{r0, r1, ip, sp, pc}
    2118:	bcs	1a230e0 <log_oom_internal@plt+0x1a210c8>
    211c:	addshi	pc, r5, r0, asr #32
    2120:	strbmi	r4, [r9], -sl, asr #12
    2124:	strbmi	r4, [pc], -r8, asr #12
    2128:	stc2l	0, cr15, [r8, #-4]!
    212c:	bmi	18bc098 <log_oom_internal@plt+0x18ba080>
    2130:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2134:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    2138:			; <UNDEFINED> instruction: 0xe79b60d3
    213c:	andcs	r4, r0, #97280	; 0x17c00
    2140:	andsvc	r4, sl, fp, ror r4
    2144:			; <UNDEFINED> instruction: 0xf7ffe796
    2148:			; <UNDEFINED> instruction: 0x4607ec9a
    214c:	stcle	15, cr2, [r9, #-0]
    2150:			; <UNDEFINED> instruction: 0x46314a5b
    2154:	movwcs	r4, #1568	; 0x620
    2158:			; <UNDEFINED> instruction: 0xf502447a
    215c:			; <UNDEFINED> instruction: 0xf7ff72ac
    2160:	strmi	lr, [r7], -r8, lsl #27
    2164:	ble	fef0dd6c <log_oom_internal@plt+0xfef0bd54>
    2168:	blmi	15bc044 <log_oom_internal@plt+0x15ba02c>
    216c:	stmiapl	fp!, {r6, r9, sl, lr}^
    2170:			; <UNDEFINED> instruction: 0xf7ff6819
    2174:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    2178:	svcge	0x007cf6bf
    217c:	vpadd.i8	q10, q0, q1
    2180:	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, lr}^
    2184:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2188:	cmpvc	r7, #12582912	; 0xc00000	; <UNPREDICTABLE>
    218c:	andcs	r3, r0, r3, lsl #2
    2190:	svc	0x0042f7ff
    2194:	ldrb	r4, [r9, r7, lsl #12]
    2198:	andcs	r4, r1, #78848	; 0x13400
    219c:	andsvc	r4, sl, #2063597568	; 0x7b000000
    21a0:	blmi	133bf48 <log_oom_internal@plt+0x1339f30>
    21a4:	cfldrdvc	mvd4, [sl], {123}	; 0x7b
    21a8:	teqle	ip, r0, lsl #20
    21ac:	ldrvc	r2, [sl], #-513	; 0xfffffdff
    21b0:	mcrrmi	7, 6, lr, r9, cr0
    21b4:	movtmi	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    21b8:	andcs	r4, r0, r8, asr #20
    21bc:	ldrbtmi	r4, [ip], #-2376	; 0xfffff6b8
    21c0:			; <UNDEFINED> instruction: 0xf504447a
    21c4:	ldrbtmi	r7, [r9], #-1108	; 0xfffffbac
    21c8:	strls	r3, [r0], #-515	; 0xfffffdfd
    21cc:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    21d0:	ldrtmi	r4, [r0], -r4, asr #24
    21d4:	vpmax.s8	q10, q0, q2
    21d8:	stmdbmi	r4, {r1, r3, r6, r8, r9, lr}^
    21dc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    21e0:	ldrbvc	pc, [r4], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    21e4:	andcc	r4, r3, #2030043136	; 0x79000000
    21e8:			; <UNDEFINED> instruction: 0xf7ff9400
    21ec:			; <UNDEFINED> instruction: 0x4648ee92
    21f0:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    21f4:			; <UNDEFINED> instruction: 0xf77f2802
    21f8:	svcmi	0x003daf6c
    21fc:	bmi	f4a65c <log_oom_internal@plt+0xf48644>
    2200:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    2204:	ldrbtmi	r4, [pc], #-2108	; 220c <log_oom_internal@plt+0x1f4>
    2208:	vqshl.s8	q10, q13, q0
    220c:	ldrbtmi	r4, [r8], #-875	; 0xfffffc95
    2210:	subsvc	pc, r7, #8388608	; 0x800000
    2214:	strcs	lr, [r0, -sp, asr #19]
    2218:	andcs	r4, r3, r2, lsl #12
    221c:			; <UNDEFINED> instruction: 0xf7ff3203
    2220:	strmi	lr, [r7], -r4, lsl #29
    2224:			; <UNDEFINED> instruction: 0x4648e792
    2228:	stcl	7, cr15, [ip], #1020	; 0x3fc
    222c:			; <UNDEFINED> instruction: 0xf77f2802
    2230:	svcmi	0x0032af50
    2234:	bmi	c8a694 <log_oom_internal@plt+0xc8867c>
    2238:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    223c:	ldrbtmi	r4, [pc], #-2097	; 2244 <log_oom_internal@plt+0x22c>
    2240:	vqshl.s8	q10, q13, q0
    2244:	ldrbtmi	r4, [r8], #-868	; 0xfffffc9c
    2248:	stcmi	7, cr14, [pc], #-904	; 1ec8 <sd_id128_get_machine@plt>
    224c:	orrsvs	pc, r0, #1325400064	; 0x4f000000
    2250:	andcs	r4, r0, lr, lsr #20
    2254:	ldrbtmi	r4, [ip], #-2350	; 0xfffff6d2
    2258:			; <UNDEFINED> instruction: 0xf502447a
    225c:	ldrbtmi	r7, [r9], #-596	; 0xfffffdac
    2260:	strtmi	r9, [r2], -r0, lsl #4
    2264:			; <UNDEFINED> instruction: 0xf7ff3203
    2268:	blmi	5bd330 <log_oom_internal@plt+0x5bb318>
    226c:	stmiapl	fp!, {r0, r3, r5, fp, lr}^
    2270:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    2274:	bl	ffac0278 <log_oom_internal@plt+0xffabe260>
    2278:			; <UNDEFINED> instruction: 0xf6bf2800
    227c:	blmi	9ade70 <log_oom_internal@plt+0x9abe58>
    2280:	subsmi	pc, r9, #64, 4
    2284:	ldrbtmi	r4, [fp], #-2341	; 0xfffff6db
    2288:			; <UNDEFINED> instruction: 0xe77d4479
    228c:	andeq	r7, r1, sl, lsl #27
    2290:	andeq	r0, r0, r4, lsl r2
    2294:	andeq	r0, r0, r8, lsl #4
    2298:	andeq	r7, r1, ip, lsr #31
    229c:	strdeq	r7, [r1], -sl
    22a0:	andeq	r7, r1, ip, lsr #31
    22a4:	andeq	r6, r0, r2, asr #31
    22a8:	andeq	r7, r1, sl, asr pc
    22ac:	andeq	r6, r0, r8, ror #30
    22b0:	andeq	r0, r0, r8, lsl r2
    22b4:	andeq	r0, r0, ip, lsl r2
    22b8:	andeq	r7, r1, r8, ror #29
    22bc:	andeq	r7, r1, r0, asr #29
    22c0:	andeq	r7, r1, ip, lsl #18
    22c4:	andeq	r0, r0, r0, lsl r2
    22c8:	andeq	r7, r0, r0, ror r0
    22cc:	ldrdeq	r5, [r0], -r6
    22d0:	andeq	r7, r1, ip, ror lr
    22d4:	andeq	r7, r1, r4, ror lr
    22d8:	andeq	r7, r0, r6, lsr r0
    22dc:	muleq	r0, ip, r0
    22e0:	andeq	r6, r0, r2, lsl lr
    22e4:	andeq	r7, r0, r8, lsl r0
    22e8:	andeq	r5, r0, lr, ror r0
    22ec:	andeq	r6, r0, r0, lsl #28
    22f0:	andeq	r6, r0, r6, ror #27
    22f4:	andeq	r6, r0, ip, ror #31
    22f8:	andeq	r5, r0, lr, asr #32
    22fc:	andeq	r6, r0, lr, lsr #27
    2300:			; <UNDEFINED> instruction: 0x00006fb4
    2304:	andeq	r5, r0, r6, lsl r0
    2308:	andeq	r5, r0, r6
    230c:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    2310:	ldrdeq	r6, [r0], -r2
    2314:	andeq	r7, r1, r8, lsr #27
    2318:	andeq	r6, r0, lr, ror #30
    231c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2320:	bleq	3e464 <log_oom_internal@plt+0x3c44c>
    2324:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2328:	strbtmi	fp, [sl], -r2, lsl #24
    232c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2330:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2334:	ldrmi	sl, [sl], #776	; 0x308
    2338:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    233c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2340:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2344:			; <UNDEFINED> instruction: 0xf85a4b06
    2348:	stmdami	r6, {r0, r1, ip, sp}
    234c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2350:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    2354:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    2358:	andeq	r7, r1, r8, ror #20
    235c:	andeq	r0, r0, ip, lsr #4
    2360:	andeq	r0, r0, r0, lsr #4
    2364:	andeq	r0, r0, ip, lsl #4
    2368:	ldr	r3, [pc, #20]	; 2384 <log_oom_internal@plt+0x36c>
    236c:	ldr	r2, [pc, #20]	; 2388 <log_oom_internal@plt+0x370>
    2370:	add	r3, pc, r3
    2374:	ldr	r2, [r3, r2]
    2378:	cmp	r2, #0
    237c:	bxeq	lr
    2380:	b	1fa0 <__gmon_start__@plt>
    2384:	andeq	r7, r1, r8, asr #20
    2388:	andeq	r0, r0, r4, lsr r2
    238c:	blmi	1d43ac <log_oom_internal@plt+0x1d2394>
    2390:	bmi	1d3578 <log_oom_internal@plt+0x1d1560>
    2394:	addmi	r4, r3, #2063597568	; 0x7b000000
    2398:	andle	r4, r3, sl, ror r4
    239c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    23a0:	ldrmi	fp, [r8, -r3, lsl #2]
    23a4:	svclt	0x00004770
    23a8:	andeq	r7, r1, r4, ror ip
    23ac:	andeq	r7, r1, r0, ror ip
    23b0:	andeq	r7, r1, r4, lsr #20
    23b4:	andeq	r0, r0, r8, lsr #4
    23b8:	stmdbmi	r9, {r3, fp, lr}
    23bc:	bmi	2535a4 <log_oom_internal@plt+0x25158c>
    23c0:	bne	2535ac <log_oom_internal@plt+0x251594>
    23c4:	svceq	0x00cb447a
    23c8:			; <UNDEFINED> instruction: 0x01a1eb03
    23cc:	andle	r1, r3, r9, asr #32
    23d0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    23d4:	ldrmi	fp, [r8, -r3, lsl #2]
    23d8:	svclt	0x00004770
    23dc:	andeq	r7, r1, r8, asr #24
    23e0:	andeq	r7, r1, r4, asr #24
    23e4:	strdeq	r7, [r1], -r8
    23e8:	andeq	r0, r0, r8, lsr r2
    23ec:	blmi	2af814 <log_oom_internal@plt+0x2ad7fc>
    23f0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    23f4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    23f8:	blmi	2709ac <log_oom_internal@plt+0x26e994>
    23fc:	ldrdlt	r5, [r3, -r3]!
    2400:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2404:			; <UNDEFINED> instruction: 0xf7ff6818
    2408:			; <UNDEFINED> instruction: 0xf7ffede4
    240c:	blmi	1c2310 <log_oom_internal@plt+0x1c02f8>
    2410:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2414:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2418:	andeq	r7, r1, r2, lsr #24
    241c:	andeq	r7, r1, r8, asr #19
    2420:	andeq	r0, r0, ip, lsr r2
    2424:	strdeq	r7, [r1], -sl
    2428:	andeq	r7, r1, r2, lsl #24
    242c:	svclt	0x0000e7c4
    2430:			; <UNDEFINED> instruction: 0xf7ff6800
    2434:	svclt	0x0000bb3b
    2438:	svclt	0x0000e7fa
    243c:	svcmi	0x00f0e92d
    2440:	blhi	bd8fc <log_oom_internal@plt+0xbb8e4>
    2444:	ldclmi	14, cr4, [r7, #-344]	; 0xfffffea8
    2448:	addslt	r4, pc, lr, ror r4	; <UNPREDICTABLE>
    244c:	strls	sl, [r4], #-3078	; 0xfffff3fa
    2450:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    2454:			; <UNDEFINED> instruction: 0xf04f951d
    2458:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    245c:	andeq	lr, pc, r4, lsl #17
    2460:	blls	aac490 <log_oom_internal@plt+0xaaa478>
    2464:	movwls	r9, #13578	; 0x350a
    2468:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    246c:			; <UNDEFINED> instruction: 0xf1b09f0a
    2470:	blle	1104c78 <log_oom_internal@plt+0x1102c60>
    2474:	addhi	pc, r8, r0
    2478:			; <UNDEFINED> instruction: 0xac0c4b4b
    247c:	andsge	pc, r4, sp, asr #17
    2480:	bleq	b3e8bc <log_oom_internal@plt+0xb3c8a4>
    2484:	mrcge	4, 0, r4, cr0, cr11, {3}
    2488:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    248c:	cfmadd32	mvax5, mvfx4, mvfx8, mvfx9
    2490:	b	13d0cd8 <log_oom_internal@plt+0x13cecc0>
    2494:			; <UNDEFINED> instruction: 0xf8dd034a
    2498:	movwls	sl, #8208	; 0x2010
    249c:	muleq	pc, sl, r8	; <UNPREDICTABLE>
    24a0:			; <UNDEFINED> instruction: 0xf8cd5b7f
    24a4:			; <UNDEFINED> instruction: 0xf8cd9000
    24a8:	stm	r4, {r2, r3, r5, ip, pc}
    24ac:	ldrtmi	r0, [r8], -pc
    24b0:			; <UNDEFINED> instruction: 0x4632465b
    24b4:			; <UNDEFINED> instruction: 0xf7ff2100
    24b8:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    24bc:	ldm	r4, {r0, r1, r3, r6, r8, r9, fp, ip, lr, pc}
    24c0:			; <UNDEFINED> instruction: 0xf10d000f
    24c4:	stm	r8, {r4, r6, sl, fp}
    24c8:	ldm	r6, {r0, r1, r2, r3}
    24cc:			; <UNDEFINED> instruction: 0xf8d8000f
    24d0:	addmi	r7, r7, #0
    24d4:	andeq	lr, pc, ip, lsl #17
    24d8:	movwcs	sp, #4161	; 0x1041
    24dc:	bllt	2ea110 <log_oom_internal@plt+0x2e80f8>
    24e0:	beq	43dd48 <log_oom_internal@plt+0x43bd30>
    24e4:			; <UNDEFINED> instruction: 0xf7ff4639
    24e8:	ldmiblt	r8, {r1, r3, r4, r8, r9, fp, sp, lr, pc}^
    24ec:			; <UNDEFINED> instruction: 0xf04f4638
    24f0:			; <UNDEFINED> instruction: 0xf7ff0a01
    24f4:	svcls	0x000aeade
    24f8:	blpl	1ee8d0c <log_oom_internal@plt+0x1ee6cf4>
    24fc:			; <UNDEFINED> instruction: 0x46388013
    2500:	b	ff5c0504 <log_oom_internal@plt+0xff5be4ec>
    2504:	blmi	9d4db0 <log_oom_internal@plt+0x9d2d98>
    2508:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    250c:	blls	75c57c <log_oom_internal@plt+0x75a564>
    2510:			; <UNDEFINED> instruction: 0xf04f405a
    2514:	mrsle	r0, SPSR_irq
    2518:	andslt	r4, pc, r0, asr r6	; <UNPREDICTABLE>
    251c:	blhi	bd818 <log_oom_internal@plt+0xbb800>
    2520:	svchi	0x00f0e8bd
    2524:			; <UNDEFINED> instruction: 0xf7ff4638
    2528:	blls	bd040 <log_oom_internal@plt+0xbb028>
    252c:	svcls	0x000a3502
    2530:			; <UNDEFINED> instruction: 0xd1b342ab
    2534:			; <UNDEFINED> instruction: 0xa014f8dd
    2538:	movwcs	r1, #3770	; 0xeba
    253c:	movwcc	lr, #4098	; 0x1002
    2540:	mulsle	fp, sl, r5
    2544:	svcne	0x0002f832
    2548:	smlalsle	r4, r8, r9, r2
    254c:			; <UNDEFINED> instruction: 0xf04f9a03
    2550:	andshi	r0, r3, r1, lsl #20
    2554:	stmdals	fp, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2558:	b	feac055c <log_oom_internal@plt+0xfeabe544>
    255c:	bls	67c4f8 <log_oom_internal@plt+0x67a4e0>
    2560:	addsmi	r9, sl, #21504	; 0x5400
    2564:	bls	6b6c50 <log_oom_internal@plt+0x6b4c38>
    2568:	addsmi	r9, sl, #22528	; 0x5800
    256c:	blls	5f6c48 <log_oom_internal@plt+0x5f4c30>
    2570:	addsmi	r9, sl, #110592	; 0x1b000
    2574:	movwcs	fp, #3848	; 0xf08
    2578:	str	sp, [pc, pc, lsr #3]!
    257c:	mvnsvc	pc, #82837504	; 0x4f00000
    2580:	mulle	r7, sl, r5
    2584:	blx	fe2c0e08 <log_oom_internal@plt+0xfe2bedf0>
    2588:			; <UNDEFINED> instruction: 0xf8a39b03
    258c:			; <UNDEFINED> instruction: 0xf04fa000
    2590:	ldr	r0, [r4, r0, lsl #20]!
    2594:	beq	6fe758 <log_oom_internal@plt+0x6fc740>
    2598:			; <UNDEFINED> instruction: 0xf7ffe7b1
    259c:	svclt	0x0000ebb8
    25a0:	andeq	r7, r1, r4, ror r9
    25a4:	andeq	r0, r0, r4, lsl #4
    25a8:	andeq	r4, r0, r0, asr #26
    25ac:			; <UNDEFINED> instruction: 0x000178b4
    25b0:	svcmi	0x00f0e92d
    25b4:	bmi	ff314000 <log_oom_internal@plt+0xff311fe8>
    25b8:	blmi	ff314028 <log_oom_internal@plt+0xff312010>
    25bc:	ldrbtmi	fp, [sl], #-143	; 0xffffff71
    25c0:	strmi	sl, [r4], -sl, lsl #30
    25c4:	pkhtbmi	r5, r8, r3, asr #17
    25c8:			; <UNDEFINED> instruction: 0x6050f897
    25cc:	rscsvs	r6, fp, fp, lsl r8
    25d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    25d4:	bl	ff1405d8 <log_oom_internal@plt+0xff13e5c0>
    25d8:			; <UNDEFINED> instruction: 0xf0002800
    25dc:	stccs	0, cr8, [r0], {192}	; 0xc0
    25e0:	sbcshi	pc, r3, r0
    25e4:	ldmiblt	r3, {r0, r1, r5, fp, ip, sp, lr}^
    25e8:	ldrbtmi	r4, [sp], #-3521	; 0xfffff23f
    25ec:	strtmi	r2, [r8], -r0, lsl #2
    25f0:	bl	feac05f4 <log_oom_internal@plt+0xfeabe5dc>
    25f4:	ble	148c5fc <log_oom_internal@plt+0x148a5e4>
    25f8:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    25fc:	stccs	8, cr6, [r2], {4}
    2600:	adcshi	pc, r2, r0
    2604:			; <UNDEFINED> instruction: 0xf7ff2000
    2608:	stmdacs	r2, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    260c:	sbcshi	pc, r1, r0, lsl #6
    2610:	strbtvc	lr, [r4], r4, lsl #21
    2614:	strbtvc	lr, [r4], r6, lsr #23
    2618:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    261c:	strtmi	lr, [r0], -r5, lsr #1
    2620:	ldc	7, cr15, [ip], {255}	; 0xff
    2624:	msreq	CPSR_x, #0, 2
    2628:	svceq	0x0080f5b3
    262c:	mrshi	pc, (UNDEF: 39)	; <UNPREDICTABLE>
    2630:	strtmi	r3, [r1], -r9, lsr #32
    2634:	andeq	pc, r7, r0, lsr #32
    2638:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    263c:	strtmi	sl, [r8], -sl, lsl #26
    2640:	b	fe140644 <log_oom_internal@plt+0xfe13e62c>
    2644:	strmi	r4, [r3], -r5, lsl #5
    2648:	strmi	sp, [r4], -sl, lsl #4
    264c:	adcmi	lr, ip, #2
    2650:	sbcshi	pc, r9, r0
    2654:	stccc	6, cr4, [r1], {35}	; 0x23
    2658:	stccs	8, cr15, [r1], {19}
    265c:	rscsle	r2, r6, pc, lsr #20
    2660:	adds	pc, r0, #14614528	; 0xdf0000
    2664:	ldrbtmi	r4, [lr], #1564	; 0x61c
    2668:	bleq	83eaa8 <log_oom_internal@plt+0x83ca90>
    266c:	ldrcc	r4, [r0], #-1780	; 0xfffff90c
    2670:			; <UNDEFINED> instruction: 0x000fe8bc
    2674:	mnfeqs	f7, #0.5
    2678:			; <UNDEFINED> instruction: 0xf84445dc
    267c:			; <UNDEFINED> instruction: 0xf8440c10
    2680:			; <UNDEFINED> instruction: 0xf8441c0c
    2684:			; <UNDEFINED> instruction: 0xf8442c08
    2688:	mvnle	r3, r4, lsl #24
    268c:	mulcc	r0, lr, r8
    2690:	strtmi	r2, [r8], -r0, lsl #2
    2694:			; <UNDEFINED> instruction: 0xf7ff7023
    2698:	stmdacs	r0, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    269c:			; <UNDEFINED> instruction: 0xf107dbac
    26a0:	cfldrsne	mvf0, [fp, #-256]!	; 0xffffff00
    26a4:	ldm	r4, {r8, r9, ip, pc}
    26a8:			; <UNDEFINED> instruction: 0xf7ff000f
    26ac:	cdpne	14, 0, cr15, cr5, cr7, {6}
    26b0:	addshi	pc, r1, r0, asr #5
    26b4:			; <UNDEFINED> instruction: 0xf046bf0c
    26b8:	ldrtmi	r0, [r3], -r1, lsl #6
    26bc:	movwlt	r8, #14525	; 0x38bd
    26c0:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    26c4:			; <UNDEFINED> instruction: 0xf8dfac04
    26c8:	ldrbtmi	ip, [ip], #560	; 0x230
    26cc:	eorgt	pc, r0, sp, asr #17
    26d0:	andeq	lr, pc, r4, lsl #17
    26d4:	ldmib	r7, {r1, r6, r9, sl, lr}^
    26d8:	strtmi	r3, [r8], -lr, lsl #8
    26dc:	stmib	sp, {r0, r1, r2, r7, r8, fp, lr}^
    26e0:	stmib	sp, {r9, fp, ip, pc}^
    26e4:	ldrbtmi	r3, [r9], #-1026	; 0xfffffbfe
    26e8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    26ec:			; <UNDEFINED> instruction: 0xf04f1e04
    26f0:	vaddl.s8	q8, d0, d0
    26f4:			; <UNDEFINED> instruction: 0xf7ff80b2
    26f8:	stmdacs	r5, {r1, r2, r7, r9, fp, sp, lr, pc}
    26fc:	addhi	pc, r9, r0, lsl #6
    2700:			; <UNDEFINED> instruction: 0xf10788bd
    2704:	rscshi	r0, sp, r8
    2708:	adcsvs	r2, ip, r0, lsl #8
    270c:	bl	5c0710 <log_oom_internal@plt+0x5be6f8>
    2710:	vcge.f32	d17, d0, d5
    2714:	ldmvs	r8!, {r2, r3, r4, r5, r7, pc}
    2718:			; <UNDEFINED> instruction: 0xf8b72d01
    271c:	stmdahi	r3, {r1, r2, pc}
    2720:	addhi	pc, r7, r0
    2724:	mulle	r8, r8, r5
    2728:	addsmi	r1, r5, #25088	; 0x6200
    272c:	adcshi	pc, r6, r0
    2730:	andscc	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    2734:	ldrmi	r4, [r8, #1556]	; 0x614
    2738:	strdlt	sp, [lr, #-22]!	; 0xffffffea
    273c:	rsbeq	r4, r2, r1, lsl #12
    2740:			; <UNDEFINED> instruction: 0xf7ff3002
    2744:	ldmvs	fp!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    2748:			; <UNDEFINED> instruction: 0xf8a34629
    274c:	ldmvs	r8!, {pc}
    2750:	bl	fff40754 <log_oom_internal@plt+0xfff3e73c>
    2754:	ldmvs	r8!, {r1, r2, r9, sl, lr}
    2758:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    275c:	strmi	lr, [r5], -r5
    2760:	b	1440764 <log_oom_internal@plt+0x143e74c>
    2764:	ldcle	8, cr2, [r3], {3}
    2768:	bmi	194bf70 <log_oom_internal@plt+0x1949f58>
    276c:	ldrbtmi	r4, [sl], #-2911	; 0xfffff4a1
    2770:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2774:	ldrshmi	r6, [sl], #-139	; 0xffffff75
    2778:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    277c:	adchi	pc, sp, r0, asr #32
    2780:			; <UNDEFINED> instruction: 0x37144630
    2784:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    2788:	ldclmi	15, cr8, [lr, #-960]	; 0xfffffc40
    278c:			; <UNDEFINED> instruction: 0xe72d447d
    2790:	vpmin.s8	q10, q0, <illegal reg q6.5>
    2794:	cdpmi	3, 5, cr3, cr13, cr13, {0}
    2798:	mrrcmi	6, 2, r4, sp, cr9
    279c:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
    27a0:	ldrbtmi	r3, [ip], #-515	; 0xfffffdfd
    27a4:	strls	r9, [r0], #-1537	; 0xfffff9ff
    27a8:	strtmi	r2, [lr], -r4
    27ac:	bl	fef407b0 <log_oom_internal@plt+0xfef3e798>
    27b0:	bmi	163c724 <log_oom_internal@plt+0x163a70c>
    27b4:	cdpmi	6, 5, cr4, cr8, cr1, {1}
    27b8:	mrrcmi	0, 0, r2, r8, cr3
    27bc:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
    27c0:	stmib	sp, {r1, sl, lr}^
    27c4:	ldrbtmi	r6, [ip], #-1281	; 0xfffffaff
    27c8:	tstcc	r6, #64, 4	; <UNPREDICTABLE>
    27cc:			; <UNDEFINED> instruction: 0xf7ff9400
    27d0:	strmi	lr, [r6], -ip, lsr #23
    27d4:	andcs	lr, r0, r9, asr #15
    27d8:	b	5407dc <log_oom_internal@plt+0x53e7c4>
    27dc:	ldcle	8, cr2, [r4, #-8]
    27e0:	rsble	r1, pc, fp, lsr #25
    27e4:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    27e8:	strtmi	r4, [r9], -lr, asr #20
    27ec:	sha1c.32	q10, q0, q7
    27f0:	ldrbtmi	r3, [sl], #-795	; 0xfffffce5
    27f4:	ldrbtmi	r9, [ip], #-1
    27f8:	strls	r2, [r0], #-3
    27fc:			; <UNDEFINED> instruction: 0xf7ff4402
    2800:			; <UNDEFINED> instruction: 0x4606eb94
    2804:			; <UNDEFINED> instruction: 0x462be7b1
    2808:	rsbmi	lr, lr, #11010048	; 0xa80000
    280c:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    2810:	bmi	11bc6c4 <log_oom_internal@plt+0x11ba6ac>
    2814:	msrcc	CPSR_sxc, #64, 4
    2818:	tstcs	r0, r5, asr #26
    281c:	ldrbtmi	r4, [sl], #-3141	; 0xfffff3bb
    2820:	andcc	r4, r3, #2097152000	; 0x7d000000
    2824:	andcs	r4, r6, ip, ror r4
    2828:	strmi	lr, [r0, #-2509]	; 0xfffff633
    282c:	bl	1f40830 <log_oom_internal@plt+0x1f3e818>
    2830:	strbmi	lr, [r3, #-1894]	; 0xfffff89a
    2834:	strtmi	fp, [r6], -r8, lsl #30
    2838:	svcge	0x0074f47f
    283c:	bmi	fbc674 <log_oom_internal@plt+0xfba65c>
    2840:	tstcc	r1, #64, 4	; <UNPREDICTABLE>
    2844:	andcs	r4, r0, sp, lsr ip
    2848:	ldrbtmi	r4, [sl], #-2365	; 0xfffff6c3
    284c:	andscc	r4, r4, #124, 8	; 0x7c000000
    2850:	andls	r4, r0, #2030043136	; 0x79000000
    2854:			; <UNDEFINED> instruction: 0xf7ff1ce2
    2858:			; <UNDEFINED> instruction: 0xf7ffeb5c
    285c:	stmdacs	r2, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    2860:	rsbmi	fp, r6, #888	; 0x378
    2864:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    2868:	svcge	0x007ff77f
    286c:			; <UNDEFINED> instruction: 0x46214a35
    2870:	andcs	r4, r3, r5, lsr sp
    2874:	ldrbtmi	r4, [sl], #-3125	; 0xfffff3cb
    2878:	strmi	r4, [r2], #-1149	; 0xfffffb83
    287c:	vqshl.s8	q10, q14, q0
    2880:	stmib	sp, {r0, r2, r5, r8, r9, ip, sp}^
    2884:			; <UNDEFINED> instruction: 0xf7ff4500
    2888:			; <UNDEFINED> instruction: 0x4606eb50
    288c:	ldcne	7, cr14, [r8, #436]!	; 0x1b4
    2890:			; <UNDEFINED> instruction: 0xf7ff2101
    2894:			; <UNDEFINED> instruction: 0x4606eb5c
    2898:			; <UNDEFINED> instruction: 0xe75d68b8
    289c:	andcs	r3, r2, #33554432	; 0x2000000
    28a0:			; <UNDEFINED> instruction: 0xf7ff4621
    28a4:			; <UNDEFINED> instruction: 0xb1d0ea9a
    28a8:			; <UNDEFINED> instruction: 0x8006f8b7
    28ac:	adcsvs	r0, r8, sl, rrx
    28b0:			; <UNDEFINED> instruction: 0xf820b95e
    28b4:	ldmvs	r8!, {r0, r2, r4, pc}
    28b8:			; <UNDEFINED> instruction: 0xf7ff4621
    28bc:	strmi	lr, [r6], -r8, asr #22
    28c0:			; <UNDEFINED> instruction: 0xe74968b8
    28c4:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    28c8:	strmi	lr, [r1], -lr, lsl #15
    28cc:			; <UNDEFINED> instruction: 0xf7ff3002
    28d0:	ldmvs	fp!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    28d4:	andhi	pc, r0, r3, lsr #17
    28d8:			; <UNDEFINED> instruction: 0xf7ffe7ed
    28dc:	ldmvs	r8!, {r3, r4, r9, fp, sp, lr, pc}
    28e0:	streq	pc, [fp], -pc, rrx
    28e4:	svclt	0x0000e738
    28e8:	strdeq	r7, [r1], -lr
    28ec:	andeq	r0, r0, r4, lsl #4
    28f0:	ldrdeq	r4, [r0], -sl
    28f4:	andeq	r4, r0, lr, asr fp
    28f8:	strdeq	r4, [r0], -sl
    28fc:	strdeq	r4, [r0], -sl
    2900:	andeq	r7, r1, lr, asr #12
    2904:	andeq	r4, r0, r8, lsr sl
    2908:	andeq	r4, r0, r0, asr #21
    290c:	ldrdeq	r4, [r0], -r6
    2910:	andeq	r6, r0, r2, asr sl
    2914:	andeq	r4, r0, r0, lsr #21
    2918:	andeq	r4, r0, sl, lsl #22
    291c:	andeq	r6, r0, lr, lsr #20
    2920:	andeq	r4, r0, sl, asr #20
    2924:	andeq	r4, r0, sl, ror #20
    2928:	strdeq	r6, [r0], -lr
    292c:	andeq	r4, r0, lr, lsr sl
    2930:	andeq	r4, r0, r4, lsl #22
    2934:	ldrdeq	r6, [r0], -r0
    2938:	andeq	r6, r0, sl, lsr #19
    293c:	andeq	r4, r0, r0, lsl sl
    2940:	andeq	r4, r0, r8, asr sl
    2944:	andeq	r4, r0, r6, ror #19
    2948:	andeq	r4, r0, ip, ror sl
    294c:	andeq	r6, r0, r8, ror r9
    2950:	andeq	r4, r0, r2, lsr #18
    2954:	stmdacs	r1, {r1, r2, r4, r5, r9, fp, lr}
    2958:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
    295c:	addlt	fp, r4, r0, ror r5
    2960:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2964:			; <UNDEFINED> instruction: 0xf04f9303
    2968:	andsle	r0, ip, r0, lsl #6
    296c:	stmdavs	sl, {r1, r4, r5, r8, sl, fp, lr}^
    2970:	cfldrsmi	mvf4, [r2], #-500	; 0xfffffe0c
    2974:	movteq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
    2978:	andls	r4, r1, #124, 8	; 0x7c000000
    297c:	blgt	3e7984 <log_oom_internal@plt+0x3e596c>
    2980:	b	1540984 <log_oom_internal@plt+0x153e96c>
    2984:	svclt	0x00a81e04
    2988:	blle	68b990 <log_oom_internal@plt+0x689978>
    298c:	blmi	a55244 <log_oom_internal@plt+0xa5322c>
    2990:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2994:	blls	dca04 <log_oom_internal@plt+0xda9ec>
    2998:			; <UNDEFINED> instruction: 0xf04f405a
    299c:	mrsle	r0, SPSR_abt
    29a0:	andlt	r4, r4, r0, lsr #12
    29a4:	stmdage	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    29a8:	strls	r2, [r2], #-1024	; 0xfffffc00
    29ac:	bl	2c09b0 <log_oom_internal@plt+0x2be998>
    29b0:	blle	7ca1cc <log_oom_internal@plt+0x7c81b4>
    29b4:			; <UNDEFINED> instruction: 0xf7ff9802
    29b8:	stmdals	r2, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    29bc:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29c0:	andcs	lr, r0, r4, ror #15
    29c4:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29c8:	svclt	0x00de2802
    29cc:	rsclt	r4, r4, #100, 4	; 0x40000006
    29d0:	lfmle	f4, 2, [fp, #400]	; 0x190
    29d4:			; <UNDEFINED> instruction: 0x46214a1b
    29d8:	strcc	r4, [r8, #-2075]!	; 0xfffff7e5
    29dc:	vqshl.s8	q10, q13, q0
    29e0:	ldrbtmi	r6, [r8], #-996	; 0xfffffc1c
    29e4:	andls	r3, r1, r3, lsl #4
    29e8:	strls	r2, [r0, #-3]
    29ec:	b	fe7409f0 <log_oom_internal@plt+0xfe73e9d8>
    29f0:	strb	r4, [fp, r4, lsl #12]
    29f4:			; <UNDEFINED> instruction: 0xf7ff4620
    29f8:	stmdacs	r2, {r1, r2, r8, fp, sp, lr, pc}
    29fc:	rsbmi	fp, ip, #888	; 0x378
    2a00:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2a04:	ldcmi	13, cr13, [r1], {217}	; 0xd9
    2a08:	bmi	44aa1c <log_oom_internal@plt+0x448a04>
    2a0c:	cfmsub32mi	mvax1, mvfx4, mvfx1, mvfx9
    2a10:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2a14:	ldrbtmi	r3, [lr], #-1064	; 0xfffffbd8
    2a18:	stmib	sp, {r1, sl, lr}^
    2a1c:	vmax.s8	d20, d0, d0
    2a20:			; <UNDEFINED> instruction: 0xf7ff63dd
    2a24:	strmi	lr, [r4], -r2, lsl #21
    2a28:			; <UNDEFINED> instruction: 0xf7ffe7c7
    2a2c:	svclt	0x0000e970
    2a30:	andeq	r7, r1, r2, ror #8
    2a34:	andeq	r0, r0, r4, lsl #4
    2a38:	andeq	r6, r0, r4, lsl #17
    2a3c:	andeq	r4, r0, ip, lsl #20
    2a40:	andeq	r7, r1, ip, lsr #8
    2a44:	andeq	r4, r0, r0, lsl #17
    2a48:			; <UNDEFINED> instruction: 0x000049b2
    2a4c:	andeq	r6, r0, r4, ror #15
    2a50:	andeq	r4, r0, sl, asr #16
    2a54:	andeq	r4, r0, lr, lsr r9
    2a58:	strdlt	fp, [r7], r0
    2a5c:	ldrmi	r4, [lr], -pc, lsr #26
    2a60:	strmi	r9, [pc], -ip, lsl #24
    2a64:			; <UNDEFINED> instruction: 0x4601447d
    2a68:	stmdavs	r8!, {r0, r1, r3, r4, r5, r9, sl, lr}
    2a6c:	cfmadda32mi	mvax0, mvax9, mvfx12, mvfx1
    2a70:	cfstrsmi	mvf9, [ip], #-8
    2a74:	andls	r4, r0, #2113929216	; 0x7e000000
    2a78:	ldmdbpl	r4!, {r2, r9, fp, sp, pc}
    2a7c:	strls	r6, [r5], #-2084	; 0xfffff7dc
    2a80:	streq	pc, [r0], #-79	; 0xffffffb1
    2a84:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a88:	rsbscc	r4, lr, r4, lsl #12
    2a8c:	stccs	0, cr13, [r0], {28}
    2a90:	stmdavs	r8!, {r0, r2, r3, r8, r9, fp, ip, lr, pc}
    2a94:			; <UNDEFINED> instruction: 0xf7ff2400
    2a98:	cdpls	8, 0, cr14, cr4, cr12, {0}
    2a9c:	strls	r4, [r4], #-1568	; 0xfffff9e0
    2aa0:			; <UNDEFINED> instruction: 0xf7ff602e
    2aa4:	stmdacs	r6, {r4, r5, r7, fp, sp, lr, pc}
    2aa8:	strcs	fp, [r1], #-4056	; 0xfffff028
    2aac:	bmi	7b9b3c <log_oom_internal@plt+0x7b7b24>
    2ab0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    2ab4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ab8:	subsmi	r9, sl, r5, lsl #22
    2abc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2ac0:	strtmi	sp, [r0], -sl, lsr #2
    2ac4:	ldcllt	0, cr11, [r0, #28]!
    2ac8:			; <UNDEFINED> instruction: 0xf7ff2000
    2acc:	stmdacs	r2, {r2, r3, r4, r7, fp, sp, lr, pc}
    2ad0:	strtmi	sp, [r1], -sp, ror #27
    2ad4:			; <UNDEFINED> instruction: 0x4c164a15
    2ad8:	ldcmi	0, cr2, [r6, #-12]
    2adc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    2ae0:	ldrbcc	r4, [r8], #-1026	; 0xfffffbfe
    2ae4:	cmpcs	r2, #2097152000	; 0x7d000000
    2ae8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    2aec:	b	740af0 <log_oom_internal@plt+0x73ead8>
    2af0:	ldrb	r4, [ip, r4, lsl #12]
    2af4:			; <UNDEFINED> instruction: 0x46214810
    2af8:	cmpcs	r9, #16, 20	; 0x10000
    2afc:	ldrbtmi	r4, [r8], #-3344	; 0xfffff2f0
    2b00:	subscc	r4, r8, sl, ror r4
    2b04:	andls	r4, r0, sp, ror r4
    2b08:	andcs	r3, r7, r3, lsl #4
    2b0c:	strcs	r9, [r1], #-1538	; 0xfffff9fe
    2b10:			; <UNDEFINED> instruction: 0xf7ff9501
    2b14:	strb	lr, [sl, sl, lsl #20]
    2b18:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b1c:			; <UNDEFINED> instruction: 0x000175b4
    2b20:	andeq	r7, r1, r8, asr #6
    2b24:	andeq	r0, r0, r4, lsl #4
    2b28:	andeq	r7, r1, sl, lsl #6
    2b2c:	andeq	r4, r0, r0, lsl #15
    2b30:	andeq	r6, r0, r6, lsl r7
    2b34:	andeq	r4, r0, r0, ror #17
    2b38:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    2b3c:	andeq	r4, r0, ip, asr r7
    2b40:	andeq	r4, r0, r4, asr r9
    2b44:	strdlt	fp, [r5], r0
    2b48:			; <UNDEFINED> instruction: 0xf7ff460d
    2b4c:	stmdblt	r0, {r1, r3, r8, fp, sp, lr, pc}^
    2b50:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b54:	stclle	8, cr2, [r2], #-8
    2b58:	ldrbeq	pc, [lr], #-111	; 0xffffff91	; <UNPREDICTABLE>
    2b5c:	andlt	r4, r5, r0, lsr #12
    2b60:	stmmi	ip, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2b64:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    2b68:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b6c:	ble	48cb74 <log_oom_internal@plt+0x48ab5c>
    2b70:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b74:	andcs	r6, r0, r4, lsl #16
    2b78:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b7c:			; <UNDEFINED> instruction: 0xf0002c02
    2b80:	stmdacs	r2, {r0, r1, r4, r5, r6, r7, pc}
    2b84:	stccs	12, cr13, [r0], {97}	; 0x61
    2b88:	rsbmi	fp, r4, #184, 30	; 0x2e0
    2b8c:	submi	fp, r4, #224, 4
    2b90:	andlt	r4, r5, r0, lsr #12
    2b94:			; <UNDEFINED> instruction: 0xf7ffbdf0
    2b98:	stmdacs	r0, {r1, r4, r7, r8, fp, sp, lr, pc}
    2b9c:	blmi	1fb9d48 <log_oom_internal@plt+0x1fb7d30>
    2ba0:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2ba4:			; <UNDEFINED> instruction: 0xf0002800
    2ba8:	ldmdbmi	ip!, {r0, r1, r7, pc}^
    2bac:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    2bb0:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bb4:	rsbsle	r2, r8, r0, lsl #16
    2bb8:	ldrbtmi	r4, [lr], #-3705	; 0xfffff187
    2bbc:	tstlt	ip, ip, ror #16
    2bc0:	blcs	20c54 <log_oom_internal@plt+0x1ec3c>
    2bc4:	addhi	pc, r9, r0, asr #32
    2bc8:	smlsdxcs	r0, r6, fp, r4
    2bcc:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    2bd0:	strls	r9, [r1, -r2, lsl #14]
    2bd4:			; <UNDEFINED> instruction: 0xf7ffcb0f
    2bd8:			; <UNDEFINED> instruction: 0x1c84e996
    2bdc:	svclt	0x00184605
    2be0:	b	50bbec <log_oom_internal@plt+0x509bd4>
    2be4:	ldrsbtle	r7, [r9], r0
    2be8:			; <UNDEFINED> instruction: 0xf7ff4638
    2bec:	stmdacs	r2, {r2, r3, fp, sp, lr, pc}
    2bf0:	rsbmi	fp, ip, #888	; 0x378
    2bf4:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2bf8:	bmi	1afa2c0 <log_oom_internal@plt+0x1af82a8>
    2bfc:	stclmi	0, cr2, [fp], #-12
    2c00:	cdpmi	6, 6, cr4, cr11, cr9, {1}
    2c04:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    2c08:	ldrbtmi	r3, [lr], #-612	; 0xfffffd9c
    2c0c:			; <UNDEFINED> instruction: 0x63aef240
    2c10:	strcs	lr, [r0], -sp, asr #19
    2c14:			; <UNDEFINED> instruction: 0xf7ff1822
    2c18:	strmi	lr, [r4], -r8, lsl #19
    2c1c:	stmdami	r5!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    2c20:	orrsvs	pc, r3, #64, 4
    2c24:	cmpcs	pc, r4, ror #20
    2c28:	ldrbtmi	r4, [r8], #-3172	; 0xfffff39c
    2c2c:	vmvn.i32	q10, #4849664	; 0x004a0000
    2c30:	ldrbtmi	r0, [ip], #-256	; 0xffffff00
    2c34:	andcc	r3, r3, #100	; 0x64
    2c38:	streq	lr, [r0], #-2509	; 0xfffff633
    2c3c:			; <UNDEFINED> instruction: 0xf7ff2003
    2c40:			; <UNDEFINED> instruction: 0x4604e974
    2c44:	andlt	r4, r5, r0, lsr #12
    2c48:	stmdavs	sl!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2c4c:	mrrcmi	6, 2, r4, ip, cr1
    2c50:	ldclmi	0, cr2, [ip, #-12]
    2c54:	orrsvs	pc, ip, #64, 4
    2c58:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    2c5c:	strbtcc	r4, [r4], #-2650	; 0xfffff5a6
    2c60:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2c64:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
    2c68:			; <UNDEFINED> instruction: 0xf7ff4402
    2c6c:			; <UNDEFINED> instruction: 0x4604e95e
    2c70:	andcs	lr, r0, r4, ror r7
    2c74:	svc	0x00c6f7fe
    2c78:			; <UNDEFINED> instruction: 0xf77f2802
    2c7c:	mrrcmi	15, 6, sl, r3, cr13
    2c80:	ldmdami	r3, {r0, r1, r2, r3, r4, r6, r8, sp}^
    2c84:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    2c88:	ldrbtmi	r4, [ip], #-2642	; 0xfffff5ae
    2c8c:	ldrbtmi	r6, [r8], #-2093	; 0xfffff7d3
    2c90:	vst3.16	{d20-d22}, [pc :256], sl
    2c94:	ldrdcc	r6, [r4], #-52	; 0xffffffcc	; <UNPREDICTABLE>
    2c98:	andls	r9, r0, r1, lsl #8
    2c9c:	andcs	r3, r3, r3, lsl #4
    2ca0:			; <UNDEFINED> instruction: 0xf7ff9502
    2ca4:	strmi	lr, [r4], -r2, asr #18
    2ca8:	mcrmi	7, 2, lr, cr11, cr8, {2}
    2cac:			; <UNDEFINED> instruction: 0xe785447e
    2cb0:	svc	0x00a8f7fe
    2cb4:	svclt	0x00d82802
    2cb8:	ldreq	pc, [r5], #-111	; 0xffffff91
    2cbc:	svcge	0x004ef77f
    2cc0:	tstcs	r6, r6, asr #24
    2cc4:	vmul.i<illegal width 8>	d20, d4, d2[1]
    2cc8:	bmi	11830d0 <log_oom_internal@plt+0x11810b8>
    2ccc:	stmdavs	sp!, {r2, r3, r4, r5, r6, sl, lr}
    2cd0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    2cd4:			; <UNDEFINED> instruction: 0x63a5f240
    2cd8:			; <UNDEFINED> instruction: 0x4620e7dd
    2cdc:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ce0:	strtmi	r4, [r0], -r1, lsl #12
    2ce4:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ce8:	mvnslt	r4, r5, lsl #12
    2cec:	svc	0x00ccf7fe
    2cf0:	strls	r4, [r1, #-2877]	; 0xfffff4c3
    2cf4:			; <UNDEFINED> instruction: 0x9600447b
    2cf8:	subeq	r3, r0, r1
    2cfc:	blgt	3e6d0c <log_oom_internal@plt+0x3e4cf4>
    2d00:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d04:	blle	10a51c <log_oom_internal@plt+0x108504>
    2d08:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    2d0c:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    2d10:	andcs	lr, r0, r4, lsr #14
    2d14:	svc	0x0076f7fe
    2d18:	svclt	0x00de2802
    2d1c:	rsclt	r4, r4, #100, 4	; 0x40000006
    2d20:	sfmle	f4, 4, [pc], {100}	; 0x64
    2d24:			; <UNDEFINED> instruction: 0xf7fe4628
    2d28:	ldr	lr, [r7, -r4, asr #29]
    2d2c:	vqdmulh.s<illegal width 8>	d20, d0, d31
    2d30:	stmdbmi	pc!, {r2, r4, r5, r7, r9, sp, lr}	; <UNPREDICTABLE>
    2d34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2d38:	tstcc	r3, r4, ror #6
    2d3c:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d40:	strb	r4, [pc, r4, lsl #12]!
    2d44:	strtmi	r4, [r1], -fp, lsr #20
    2d48:	vst2.8	{d20-d21}, [pc :128], fp
    2d4c:	mcrmi	3, 1, r6, cr11, cr7, {6}
    2d50:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    2d54:	ldrbtmi	r3, [lr], #-612	; 0xfffffd9c
    2d58:	strcs	lr, [r0], -sp, asr #19
    2d5c:	andcs	r1, r3, r2, asr #25
    2d60:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d64:	ldrb	r4, [sp, r4, lsl #12]
    2d68:			; <UNDEFINED> instruction: 0xf77f2802
    2d6c:			; <UNDEFINED> instruction: 0x4621aef5
    2d70:	bmi	915e04 <log_oom_internal@plt+0x913dec>
    2d74:	bicsvs	pc, r3, #1325400064	; 0x4f000000
    2d78:	cfstrsmi	mvf4, [r3, #-496]!	; 0xfffffe10
    2d7c:	andcs	r4, r3, sl, ror r4
    2d80:	rsbcc	r4, r4, #2097152000	; 0x7d000000
    2d84:	strcs	lr, [r0, #-2509]	; 0xfffff633
    2d88:	strmi	r4, [r2], #-1570	; 0xfffff9de
    2d8c:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d90:	svclt	0x0000e6e2
    2d94:	andeq	r4, r0, r6, asr r9
    2d98:	andeq	r7, r1, r0, ror #8
    2d9c:	andeq	r4, r0, sl, lsr sl
    2da0:	ldrdeq	r4, [r0], -r6
    2da4:	andeq	r6, r0, lr, asr #17
    2da8:	strdeq	r6, [r0], -r0
    2dac:	andeq	r4, r0, r6, asr r6
    2db0:	andeq	r4, r0, sl, ror #19
    2db4:	andeq	r6, r0, sl, asr #11
    2db8:	andeq	r4, r0, r0, lsr r6
    2dbc:	andeq	r4, r0, r2, ror r8
    2dc0:	muleq	r0, sl, r5
    2dc4:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2dc8:	strdeq	r4, [r0], -r6
    2dcc:	andeq	r4, r0, lr, ror #17
    2dd0:	andeq	r6, r0, r6, ror #10
    2dd4:	andeq	r4, r0, ip, asr #11
    2dd8:	ldrdeq	r4, [r0], -r0
    2ddc:	ldrdeq	r4, [r0], -ip
    2de0:	andeq	r6, r0, r4, lsr #10
    2de4:	andeq	r4, r0, sl, lsl #11
    2de8:	andeq	r6, r0, r8, lsr #15
    2dec:	andeq	r6, r0, r0, asr #9
    2df0:	andeq	r4, r0, r6, lsr #10
    2df4:	andeq	r6, r0, r4, lsr #9
    2df8:	andeq	r4, r0, sl, lsl #10
    2dfc:	andeq	r4, r0, r2, asr #17
    2e00:	andeq	r4, r0, r4, ror #9
    2e04:	andeq	r6, r0, r8, ror r4
    2e08:	andeq	r4, r0, r8, lsl #15
    2e0c:	addlt	fp, r2, r0, ror r5
    2e10:	strtmi	r2, [fp], -r0, lsl #10
    2e14:	strtmi	r4, [r9], -sl, lsr #12
    2e18:	strls	r4, [r0, #-1576]	; 0xfffff9d8
    2e1c:	mrc2	7, 0, pc, cr12, cr15, {7}
    2e20:	blle	d0a638 <log_oom_internal@plt+0xd08620>
    2e24:			; <UNDEFINED> instruction: 0xf04f4b2d
    2e28:	pushmi	{r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    2e2c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2e30:			; <UNDEFINED> instruction: 0xf7fe6818
    2e34:	strmi	lr, [r5], -r2, ror #28
    2e38:	eorsle	r2, r8, r0, lsl #16
    2e3c:			; <UNDEFINED> instruction: 0xf06f4601
    2e40:			; <UNDEFINED> instruction: 0xf7fe0063
    2e44:	cdpne	14, 0, cr14, cr4, cr0, {3}
    2e48:	andcs	fp, r1, ip, asr #31
    2e4c:	stcne	0, cr2, [r3]
    2e50:	movwcs	fp, #3860	; 0xf14
    2e54:	tstmi	r8, #67108864	; 0x4000000
    2e58:	mvnslt	sp, sl, lsr r1
    2e5c:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    2e60:	svclt	0x00de2802
    2e64:	rsclt	r4, r4, #100, 4	; 0x40000006
    2e68:	lfmle	f4, 4, [r0, #-400]	; 0xfffffe70
    2e6c:			; <UNDEFINED> instruction: 0x4621481d
    2e70:	vst1.8	{d20-d21}, [pc :64]!
    2e74:	mrcmi	3, 0, r6, cr13, cr1, {6}
    2e78:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    2e7c:	ldrbtmi	r3, [lr], #-120	; 0xffffff88
    2e80:	stmib	sp, {r0, r1, r9, ip, sp}^
    2e84:	andcs	r0, r3, r0, lsl #12
    2e88:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e8c:	strtmi	r4, [r8], -r4, lsl #12
    2e90:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2e94:	andlt	r4, r2, r0, lsr #12
    2e98:	ldmdami	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    2e9c:			; <UNDEFINED> instruction: 0xf7fe4478
    2ea0:	strtmi	lr, [r8], -sl, ror #28
    2ea4:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2ea8:	andlt	r4, r2, r0, lsr #12
    2eac:	blmi	472474 <log_oom_internal@plt+0x47045c>
    2eb0:	sbcsvs	pc, r0, #1325400064	; 0x4f000000
    2eb4:	ldrbtmi	r4, [fp], #-2320	; 0xfffff6f0
    2eb8:	cmncc	r8, #2030043136	; 0x79000000
    2ebc:			; <UNDEFINED> instruction: 0xf7ff3103
    2ec0:	strmi	lr, [r4], -ip, lsr #17
    2ec4:			; <UNDEFINED> instruction: 0xf7fe4628
    2ec8:			; <UNDEFINED> instruction: 0x4620edf4
    2ecc:	ldcllt	0, cr11, [r0, #-8]!
    2ed0:	strcs	r4, [r1], #-2058	; 0xfffff7f6
    2ed4:			; <UNDEFINED> instruction: 0xf7fe4478
    2ed8:	ldrb	lr, [r8, lr, asr #28]
    2edc:	andeq	r7, r1, ip, ror #3
    2ee0:	andeq	r4, r0, lr, lsl #16
    2ee4:	andeq	r6, r0, ip, ror r3
    2ee8:	andeq	r4, r0, r2, ror #7
    2eec:	ldrdeq	r4, [r0], -r2
    2ef0:	andeq	r4, r0, ip, ror #15
    2ef4:	andeq	r6, r0, lr, lsr r3
    2ef8:	andeq	r4, r0, r4, lsr #7
    2efc:	andeq	r4, r0, r8, ror r7
    2f00:	addlt	fp, r4, r0, ror r5
    2f04:	ldrbtmi	r4, [sp], #-3368	; 0xfffff2d8
    2f08:			; <UNDEFINED> instruction: 0xb1296829
    2f0c:	rsbeq	pc, r3, pc, rrx
    2f10:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    2f14:	blle	a8a72c <log_oom_internal@plt+0xa88714>
    2f18:	cdpmi	4, 2, cr2, cr4, cr0, {0}
    2f1c:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    2f20:			; <UNDEFINED> instruction: 0xf06fb129
    2f24:			; <UNDEFINED> instruction: 0xf7fe0063
    2f28:	mcrne	14, 0, lr, cr5, cr4, {6}
    2f2c:	strtmi	sp, [r0], -r2, lsl #22
    2f30:	ldcllt	0, cr11, [r0, #-16]!
    2f34:			; <UNDEFINED> instruction: 0xf7fe2000
    2f38:	stmdacs	r2, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    2f3c:	rsbmi	fp, ip, #888	; 0x378
    2f40:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2f44:	ldmdavs	r2!, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
    2f48:	ldcmi	6, cr4, [r9], {41}	; 0x29
    2f4c:	ldcmi	0, cr2, [r9, #-12]
    2f50:	bicspl	pc, pc, #64, 4
    2f54:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    2f58:	strcc	r4, [ip], #2583	; 0xa17
    2f5c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2f60:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
    2f64:			; <UNDEFINED> instruction: 0xf7fe4402
    2f68:	strmi	lr, [r4], -r0, ror #31
    2f6c:	ldrdcs	lr, [r0], -pc	; <UNPREDICTABLE>
    2f70:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2f74:	svclt	0x00de2802
    2f78:	rsclt	r4, r4, #100, 4	; 0x40000006
    2f7c:	sfmle	f4, 2, [ip, #400]	; 0x190
    2f80:	strtmi	r6, [r1], -sl, lsr #16
    2f84:	andcs	r4, r3, sp, lsl #24
    2f88:	vadd.f32	d20, d0, d13
    2f8c:	andls	r5, r2, #1677721603	; 0x64000003
    2f90:	bmi	314188 <log_oom_internal@plt+0x312170>
    2f94:	ldrbtmi	r3, [sp], #-1164	; 0xfffffb74
    2f98:	strmi	lr, [r0, #-2509]	; 0xfffff633
    2f9c:	strmi	r4, [r2], #-1146	; 0xfffffb86
    2fa0:	svc	0x00c2f7fe
    2fa4:	ldr	r4, [r8, r4, lsl #12]!
    2fa8:	andeq	r7, r1, r2, lsl r1
    2fac:	strdeq	r7, [r1], -ip
    2fb0:	muleq	r0, lr, r2
    2fb4:	andeq	r4, r0, r8, asr r7
    2fb8:	strdeq	r4, [r0], -sl
    2fbc:	andeq	r6, r0, r4, ror #4
    2fc0:	strdeq	r4, [r0], -r6
    2fc4:	andeq	r4, r0, r0, asr #5
    2fc8:			; <UNDEFINED> instruction: 0x2614f8df
    2fcc:			; <UNDEFINED> instruction: 0x3614f8df
    2fd0:	push	{r1, r3, r4, r5, r6, sl, lr}
    2fd4:	strdlt	r4, [fp], r0
    2fd8:			; <UNDEFINED> instruction: 0xf04f58d3
    2fdc:	ldmdavs	fp, {fp}
    2fe0:			; <UNDEFINED> instruction: 0xf04f9309
    2fe4:			; <UNDEFINED> instruction: 0xf8cd0300
    2fe8:	stmdacs	r0, {r5, pc}
    2fec:	sbcshi	pc, r0, r0
    2ff0:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2ff4:	rscscc	pc, pc, #79	; 0x4f
    2ff8:			; <UNDEFINED> instruction: 0xf7fe4479
    2ffc:			; <UNDEFINED> instruction: 0x4605ed7e
    3000:			; <UNDEFINED> instruction: 0xf0002800
    3004:			; <UNDEFINED> instruction: 0xf7fe809d
    3008:			; <UNDEFINED> instruction: 0x9005eebe
    300c:	svc	0x001af7fe
    3010:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3014:	addhi	pc, r5, #0
    3018:	andcs	r9, r2, #81920	; 0x14000
    301c:	ldc	7, cr15, [r0, #1016]!	; 0x3f8
    3020:	blle	114a838 <log_oom_internal@plt+0x1148820>
    3024:	mvnne	pc, r0, asr #4
    3028:			; <UNDEFINED> instruction: 0xf7fe4628
    302c:	cdpne	14, 0, cr14, cr4, cr4, {6}
    3030:			; <UNDEFINED> instruction: 0xf8dfdb7b
    3034:	bge	20871c <log_oom_internal@plt+0x206704>
    3038:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    303c:	svc	0x0020f7fe
    3040:	blle	184a858 <log_oom_internal@plt+0x1848840>
    3044:	vadd.i8	d25, d8, d8
    3048:	vst4.<illegal width 64>	{d17,d19,d21,d23}, [pc], r1
    304c:	vmlal.s<illegal width 8>	<illegal reg q11.5>, d16, d0[0]
    3050:			; <UNDEFINED> instruction: 0xf7fe0108
    3054:	mcrne	14, 0, lr, cr7, cr2, {1}
    3058:	sbchi	pc, r2, r0, asr #5
    305c:	ldrtmi	r9, [r1], -r5, lsl #20
    3060:	svc	0x001af7fe
    3064:	vmlal.s8	q9, d0, d0
    3068:	blls	1633d0 <log_oom_internal@plt+0x1613b8>
    306c:			; <UNDEFINED> instruction: 0xf0004283
    3070:	strbmi	r8, [r0], -r3, ror #1
    3074:	stcl	7, cr15, [r6, #1016]	; 0x3f8
    3078:	svclt	0x00d82802
    307c:	streq	pc, [r4], #-111	; 0xffffff91
    3080:			; <UNDEFINED> instruction: 0xf8dfdd20
    3084:	tstcs	r5, ip, ror #10
    3088:	strbmi	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    308c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3090:	strbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3094:	ldrbtmi	r4, [ip], #-1144	; 0xfffffb88
    3098:	ldrbtmi	r3, [sl], #-176	; 0xffffff50
    309c:	cmnpl	pc, #64, 4	; <UNPREDICTABLE>
    30a0:	streq	lr, [r0], #-2509	; 0xfffff633
    30a4:	andcs	r3, r3, r3, lsl #4
    30a8:	svc	0x003ef7fe
    30ac:	and	r4, r9, r4, lsl #12
    30b0:			; <UNDEFINED> instruction: 0xf7fe4640
    30b4:	stmdacs	r2, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    30b8:	rsbmi	sp, r4, #21248	; 0x5300
    30bc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    30c0:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    30c4:			; <UNDEFINED> instruction: 0xf7fe4638
    30c8:			; <UNDEFINED> instruction: 0x4628ee10
    30cc:	ldcl	7, cr15, [r0], #1016	; 0x3f8
    30d0:			; <UNDEFINED> instruction: 0xf7fe4630
    30d4:	stcls	12, cr14, [r8, #-952]	; 0xfffffc48
    30d8:	strtmi	fp, [r8], -sp, lsr #2
    30dc:	svc	0x0042f7fe
    30e0:			; <UNDEFINED> instruction: 0xf7fe4628
    30e4:			; <UNDEFINED> instruction: 0xf8dfece6
    30e8:			; <UNDEFINED> instruction: 0xf8df2514
    30ec:	ldrbtmi	r3, [sl], #-1272	; 0xfffffb08
    30f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30f4:	subsmi	r9, sl, r9, lsl #22
    30f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    30fc:	andhi	pc, pc, #64	; 0x40
    3100:	andlt	r4, fp, r0, lsr #12
    3104:	mvnshi	lr, #12386304	; 0xbd0000
    3108:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    310c:			; <UNDEFINED> instruction: 0xf8df4640
    3110:	vqshl.s8	<illegal reg q8.5>, q10, q8
    3114:	ldrbtmi	r5, [fp], #-627	; 0xfffffd8d
    3118:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    311c:	movscc	r4, #2030043136	; 0x79000000
    3120:			; <UNDEFINED> instruction: 0xf7fe3103
    3124:			; <UNDEFINED> instruction: 0x4604ef7a
    3128:	strbmi	lr, [r0], -ip, asr #15
    312c:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3130:	ldcle	8, cr2, [sp], #-8
    3134:			; <UNDEFINED> instruction: 0xf04f4264
    3138:	rsclt	r3, r0, #66846720	; 0x3fc0000
    313c:	strb	r4, [r1, r4, asr #4]
    3140:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3144:	subspl	pc, lr, #64, 4
    3148:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    314c:	ldrbtmi	r4, [fp], #-1542	; 0xfffff9fa
    3150:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    3154:	movscc	r4, #2030043136	; 0x79000000
    3158:			; <UNDEFINED> instruction: 0xf7fe3103
    315c:			; <UNDEFINED> instruction: 0x4604ef5e
    3160:			; <UNDEFINED> instruction: 0xf8dfe7b0
    3164:	strtmi	r0, [r1], -ip, lsr #9
    3168:	strtcs	pc, [r8], #2271	; 0x8df
    316c:			; <UNDEFINED> instruction: 0x63adf44f
    3170:	strtvc	pc, [r4], #2271	; 0x8df
    3174:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3178:	ldrbtmi	r3, [pc], #-176	; 3180 <log_oom_internal@plt+0x1168>
    317c:	stmib	sp, {r0, r1, r9, ip, sp}^
    3180:	andcs	r0, r3, r0, lsl #14
    3184:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    3188:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    318c:	ldr	r4, [r9, r4, lsl #12]
    3190:	strmi	pc, [r8], #2271	; 0x8df
    3194:	cmppl	sl, #64, 4	; <UNPREDICTABLE>
    3198:	strcs	pc, [r4], #2271	; 0x8df
    319c:	strne	pc, [r4], #2271	; 0x8df
    31a0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    31a4:	ldrbtmi	r3, [r9], #-1180	; 0xfffffb64
    31a8:	strls	r3, [r0], #-515	; 0xfffffdfd
    31ac:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    31b0:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    31b4:			; <UNDEFINED> instruction: 0xf8df4621
    31b8:	vqshl.s8	q9, q10, q0
    31bc:			; <UNDEFINED> instruction: 0xf8df536f
    31c0:	ldrbtmi	r7, [r8], #-1136	; 0xfffffb90
    31c4:	adcscc	r4, r0, sl, ror r4
    31c8:	andls	r4, r0, pc, ror r4
    31cc:	andcc	r9, r3, #262144	; 0x40000
    31d0:	strls	r2, [r2, #-3]
    31d4:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    31d8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    31dc:	ldrb	r4, [r1, -r4, lsl #12]!
    31e0:			; <UNDEFINED> instruction: 0xf7fe9808
    31e4:	strbmi	lr, [r0], -r6, ror #24
    31e8:	eorhi	pc, r0, sp, asr #17
    31ec:	stc	7, cr15, [sl, #-1016]	; 0xfffffc08
    31f0:	svclt	0x00de2802
    31f4:	rsclt	r4, r0, #124, 4	; 0xc0000007
    31f8:			; <UNDEFINED> instruction: 0xf77f4244
    31fc:			; <UNDEFINED> instruction: 0xf8dfaf63
    3200:	vst3.8	{d16-d18}, [pc :256], r4
    3204:			; <UNDEFINED> instruction: 0xf8df63af
    3208:			; <UNDEFINED> instruction: 0x46394430
    320c:	strtcs	pc, [ip], #-2271	; 0xfffff721
    3210:	ldrbtmi	r4, [ip], #-1144	; 0xfffffb88
    3214:	ldrbtmi	r3, [sl], #-176	; 0xffffff50
    3218:			; <UNDEFINED> instruction: 0xf7fee742
    321c:	strmi	lr, [r3], -lr, ror #28
    3220:	ldmdavs	ip, {r6, r9, sl, lr}
    3224:	stcl	7, cr15, [lr], #1016	; 0x3f8
    3228:	mcrrle	8, 0, r2, r0, cr2
    322c:	svclt	0x00b82c00
    3230:	rsclt	r4, r0, #100, 4	; 0x40000006
    3234:	strb	r4, [r5, -r4, asr #4]
    3238:	strtmi	r9, [r9], -r8, lsl #16
    323c:	mrc	7, 5, APSR_nzcv, cr12, cr14, {7}
    3240:	blle	b0d248 <log_oom_internal@plt+0xb0b230>
    3244:	strcs	r9, [r0], #-2056	; 0xfffff7f8
    3248:	ldc	7, cr15, [r2], #-1016	; 0xfffffc08
    324c:	strls	r4, [r8], #-1568	; 0xfffff9e0
    3250:	ldcl	7, cr15, [r8], {254}	; 0xfe
    3254:	ldcle	8, cr2, [r7], #-20	; 0xffffffec
    3258:	ldrbtmi	r4, [fp], #-3065	; 0xfffff407
    325c:	stccs	8, cr7, [r0], {28}
    3260:	svcge	0x0030f43f
    3264:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    3268:	stmdacs	r0, {r2, r9, sl, lr}
    326c:			; <UNDEFINED> instruction: 0xf7fed155
    3270:	stmdacs	r4, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    3274:	svcge	0x0026f77f
    3278:	bicgt	pc, r8, #14614528	; 0xdf0000
    327c:	orrpl	pc, ip, #64, 4
    3280:			; <UNDEFINED> instruction: 0x46214af1
    3284:	ldrbtmi	r4, [ip], #2289	; 0x8f1
    3288:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    328c:	stmib	sp, {r4, r5, r7, r9, ip, sp}^
    3290:	strmi	r2, [r2], -r0, lsl #24
    3294:	andcc	r2, r3, #5
    3298:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    329c:	andcs	lr, r0, r2, lsl r7
    32a0:	ldc	7, cr15, [r0], #1016	; 0x3f8
    32a4:	stcle	8, cr2, [r5], #-8
    32a8:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    32ac:			; <UNDEFINED> instruction: 0xf8dfe70a
    32b0:	strtmi	ip, [r1], -r0, lsr #7
    32b4:	vadd.i8	q10, q8, <illegal reg q11.5>
    32b8:	bmi	ff9d80b4 <log_oom_internal@plt+0xff9d609c>
    32bc:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    32c0:	adcscc	r4, r0, sl, ror r4
    32c4:	strbt	r4, [fp], r4, ror #12
    32c8:	stmiami	r4!, {r0, r5, r9, sl, lr}^
    32cc:			; <UNDEFINED> instruction: 0xf2409c05
    32d0:	bmi	ff8d80f0 <log_oom_internal@plt+0xff8d60d8>
    32d4:			; <UNDEFINED> instruction: 0xf8df4478
    32d8:	adcscc	ip, r0, ip, lsl #7
    32dc:	andls	r4, r0, sl, ror r4
    32e0:	andcc	r4, r3, #252, 8	; 0xfc000000
    32e4:	andcs	r9, r6, r3, lsl #8
    32e8:			; <UNDEFINED> instruction: 0xf8cd9502
    32ec:			; <UNDEFINED> instruction: 0xf7fec004
    32f0:			; <UNDEFINED> instruction: 0xe7b1ee1c
    32f4:			; <UNDEFINED> instruction: 0x46214adc
    32f8:	vtst.8	q10, q8, q6
    32fc:			; <UNDEFINED> instruction: 0xf8df5382
    3300:	ldrbtmi	ip, [sl], #-880	; 0xfffffc90
    3304:	adcscc	r4, r0, #120, 8	; 0x78000000
    3308:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    330c:	stclne	12, cr2, [r2], {0}
    3310:			; <UNDEFINED> instruction: 0xf7fe2003
    3314:	strmi	lr, [r4], -sl, lsl #28
    3318:	ldmmi	r6, {r2, r4, r6, r7, r9, sl, sp, lr, pc}^
    331c:			; <UNDEFINED> instruction: 0xf7fe4478
    3320:	mcrne	12, 0, lr, cr4, cr12, {1}
    3324:			; <UNDEFINED> instruction: 0xf000db79
    3328:	blmi	ff4e35bc <log_oom_internal@plt+0xff4e15a4>
    332c:	vldmiami	r3, {s21-s27}
    3330:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3334:	andls	r4, r3, #2063597568	; 0x7b000000
    3338:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    333c:	strls	r8, [r0], #-2049	; 0xfffff7ff
    3340:			; <UNDEFINED> instruction: 0xf7fecb0f
    3344:	mcrne	12, 0, lr, cr4, cr0, {4}
    3348:	addhi	pc, r8, r0, asr #5
    334c:	stcls	6, cr4, [r7], {64}	; 0x40
    3350:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    3354:	addsmi	r9, ip, #5120	; 0x1400
    3358:	adcshi	pc, r3, r0, lsl #1
    335c:	vsub.i8	d2, d0, d6
    3360:	stmdbls	r5, {r2, r4, r5, r7, pc}
    3364:	ldrtmi	r2, [r0], -r2, lsl #4
    3368:	stc	7, cr15, [sl], {254}	; 0xfe
    336c:	vmull.p8	<illegal reg q8.5>, d0, d4
    3370:	eorscs	r8, pc, pc, lsl #1
    3374:			; <UNDEFINED> instruction: 0xf7fe4cc2
    3378:	blmi	ff0be8b8 <log_oom_internal@plt+0xff0bc8a0>
    337c:	ldrbtmi	r9, [ip], #-2565	; 0xfffff5fb
    3380:	strls	r4, [r0], #-1147	; 0xfffffb85
    3384:	andvs	lr, r1, #3358720	; 0x334000
    3388:	blgt	3d4d90 <log_oom_internal@plt+0x3d2d78>
    338c:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    3390:	blle	28aba8 <log_oom_internal@plt+0x288b90>
    3394:			; <UNDEFINED> instruction: 0xf7fe2000
    3398:	stmdacs	r5, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    339c:	vmull.u8	<illegal reg q14.5>, d8, d24
    33a0:	strcs	r0, [r0], #-8
    33a4:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    33a8:	blmi	fedfcde0 <log_oom_internal@plt+0xfedfadc8>
    33ac:	ldrbtmi	r2, [fp], #-0
    33b0:	mulls	r8, r3, r8
    33b4:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    33b8:	svceq	0x0000f1b9
    33bc:	adcshi	pc, pc, r0
    33c0:	svceq	0x0016f114
    33c4:	stmdacs	r3, {r0, r2, r3, r4, r5, ip, lr, pc}
    33c8:			; <UNDEFINED> instruction: 0xf8dfdde9
    33cc:	strtmi	ip, [r1], -r0, asr #5
    33d0:	vpmax.s8	d20, d16, d31
    33d4:	stmiami	pc!, {r0, r1, r3, r6, r7, r8, r9, ip, lr}	; <UNPREDICTABLE>
    33d8:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    33dc:	adcscc	r4, r0, #120, 8	; 0x78000000
    33e0:			; <UNDEFINED> instruction: 0x2c00e9cd
    33e4:	andcs	r4, r4, r2, lsl #12
    33e8:			; <UNDEFINED> instruction: 0xf7fe3203
    33ec:	bfi	lr, lr, (invalid: 27:22)
    33f0:	adcgt	pc, r4, #14614528	; 0xdf0000
    33f4:	bicpl	pc, sp, #64, 4
    33f8:	tstcs	r0, r5, lsl #20
    33fc:	ldrbtmi	r4, [ip], #2215	; 0x8a7
    3400:	ldrbtmi	r4, [r8], #-3239	; 0xfffff359
    3404:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    3408:			; <UNDEFINED> instruction: 0x466230b0
    340c:	andcc	r9, r3, #0
    3410:	andcs	r9, r6, r1, lsl #8
    3414:	stc	7, cr15, [r8, #1016]	; 0x3f8
    3418:	stcne	7, cr14, [r2, #772]!	; 0x304
    341c:	andcs	sp, r0, r4
    3420:	bl	ffc41420 <log_oom_internal@plt+0xffc3f408>
    3424:	stclle	8, cr2, [r7], #-12
    3428:	bl	1541428 <log_oom_internal@plt+0x153f410>
    342c:			; <UNDEFINED> instruction: 0xf77f2800
    3430:	andcs	sl, r0, ip, ror pc
    3434:	bl	ff9c1434 <log_oom_internal@plt+0xff9bf41c>
    3438:	vsub.i8	d2, d0, d4
    343c:	strcs	r8, [r0], #-138	; 0xffffff76
    3440:	stmdacs	r3, {r6, r9, sl, sp, lr, pc}
    3444:			; <UNDEFINED> instruction: 0xf8dfddab
    3448:			; <UNDEFINED> instruction: 0x4621c25c
    344c:	vpmin.s8	d20, d16, d6
    3450:	ldmmi	r6, {r0, r3, r6, r7, r8, r9, ip, lr}
    3454:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    3458:			; <UNDEFINED> instruction: 0xe7c04478
    345c:	addle	r1, r0, r3, lsr #25
    3460:			; <UNDEFINED> instruction: 0xf7fe4640
    3464:	stmdacs	r2, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3468:	addshi	pc, sl, r0, lsl #6
    346c:	ldr	r4, [fp, -r4, ror #4]
    3470:	bl	ff241470 <log_oom_internal@plt+0xff23f458>
    3474:			; <UNDEFINED> instruction: 0xf77f2804
    3478:			; <UNDEFINED> instruction: 0xf8dfae25
    347c:	vqsub.s8	d28, d0, d20
    3480:	bmi	fe31832c <log_oom_internal@plt+0xfe316314>
    3484:	stmmi	ip, {r0, r5, r9, sl, lr}
    3488:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    348c:	uxtah	r4, sp, r8, ror #8
    3490:			; <UNDEFINED> instruction: 0xf7fe2000
    3494:	stmdacs	r2, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    3498:			; <UNDEFINED> instruction: 0xf8dfdde8
    349c:	strtmi	ip, [r1], -r0, lsr #4
    34a0:	vpmax.s8	d20, d16, d7
    34a4:	stmmi	r7, {r0, r2, r3, r4, r5, r7, r8, r9, ip, lr}
    34a8:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    34ac:	adcscc	r4, r0, #120, 8	; 0x78000000
    34b0:			; <UNDEFINED> instruction: 0x2c00e9cd
    34b4:	andcs	r4, r3, r2, lsl #12
    34b8:			; <UNDEFINED> instruction: 0xf7fe3203
    34bc:			; <UNDEFINED> instruction: 0x4604ed36
    34c0:	stmdacs	r6, {r9, sl, sp, lr, pc}
    34c4:			; <UNDEFINED> instruction: 0x4644dc58
    34c8:	stmdals	r5, {r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    34cc:	bmi	1f94dd8 <log_oom_internal@plt+0x1f92dc0>
    34d0:			; <UNDEFINED> instruction: 0x63b7f44f
    34d4:	ldrsbgt	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    34d8:	andmi	lr, r2, sp, asr #19
    34dc:	cfldrdmi	mvd4, [ip], #-488	; 0xfffffe18
    34e0:	adcscc	r4, r0, #252, 8	; 0xfc000000
    34e4:	andgt	pc, r4, sp, asr #17
    34e8:	andls	r4, r0, #124, 8	; 0x7c000000
    34ec:	strtmi	r2, [r2], -r7
    34f0:			; <UNDEFINED> instruction: 0xf7fe3203
    34f4:			; <UNDEFINED> instruction: 0xe734ed1a
    34f8:			; <UNDEFINED> instruction: 0x46214876
    34fc:	vpmin.s8	q10, q0, q11
    3500:	ldrbtmi	r5, [r8], #-915	; 0xfffffc6d
    3504:	ldrsbgt	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
    3508:	ldrbtmi	r4, [ip], #1146	; 0x47a
    350c:	stmib	sp, {r4, r5, r7, r9, ip, sp}^
    3510:	strmi	r2, [r2], -r0, lsl #24
    3514:	andcc	r2, r3, #4
    3518:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    351c:			; <UNDEFINED> instruction: 0xf7fee784
    3520:	blmi	1bfe500 <log_oom_internal@plt+0x1bfc4e8>
    3524:	rsbpl	pc, r4, #64, 4
    3528:			; <UNDEFINED> instruction: 0xf04f496e
    352c:	ldrbtmi	r3, [fp], #-2047	; 0xfffff801
    3530:	movscc	r4, #2030043136	; 0x79000000
    3534:			; <UNDEFINED> instruction: 0xf7fe3103
    3538:			; <UNDEFINED> instruction: 0x4604ed70
    353c:	stmdacs	r2, {r1, r6, r7, r8, sl, sp, lr, pc}
    3540:	rsbmi	sp, r4, #14592	; 0x3900
    3544:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3548:	andeq	pc, r8, r8, asr #7
    354c:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    3550:	stmdami	r5!, {r3, r4, r5, r7, r8, sl, sp, lr, pc}^
    3554:	bmi	194b95c <log_oom_internal@plt+0x1949944>
    3558:			; <UNDEFINED> instruction: 0x53a5f240
    355c:	cfstrdmi	mvd4, [r4], #-480	; 0xfffffe20
    3560:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3564:	stmib	sp, {r4, r5, r7, r9, ip, sp}^
    3568:	strmi	r2, [r2], -r0, lsl #8
    356c:	andcc	r2, r3, #5
    3570:			; <UNDEFINED> instruction: 0xf7fe460c
    3574:	str	lr, [r5, #3290]!	; 0xcda
    3578:	vtst.8	q10, q0, q7
    357c:	bmi	1798454 <log_oom_internal@plt+0x179643c>
    3580:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    3584:	ldrsbgt	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    3588:			; <UNDEFINED> instruction: 0x4644447a
    358c:	adcscc	r4, r0, #252, 8	; 0xfc000000
    3590:			; <UNDEFINED> instruction: 0x2c00e9cd
    3594:	andcs	r4, r7, r2, lsl #12
    3598:			; <UNDEFINED> instruction: 0xf7fe3203
    359c:	ldr	lr, [r1, #3270]	; 0xcc6
    35a0:	ldrsbgt	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    35a4:			; <UNDEFINED> instruction: 0x63b6f44f
    35a8:			; <UNDEFINED> instruction: 0x46214a56
    35ac:	ldrbtmi	r4, [ip], #2134	; 0x856
    35b0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    35b4:	ldmdami	r5, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    35b8:	bmi	1554e44 <log_oom_internal@plt+0x1552e2c>
    35bc:	bicpl	pc, r6, #64, 4
    35c0:			; <UNDEFINED> instruction: 0xf8df4478
    35c4:	ldrbtmi	ip, [sl], #-336	; 0xfffffeb0
    35c8:	adcscc	r4, r0, #252, 8	; 0xfc000000
    35cc:			; <UNDEFINED> instruction: 0x2c00e9cd
    35d0:	andcs	r4, r3, r2, lsl #12
    35d4:			; <UNDEFINED> instruction: 0xf7fe3203
    35d8:	strmi	lr, [r4], -r8, lsr #25
    35dc:	svclt	0x0000e7b4
    35e0:	andeq	r6, r1, ip, ror #27
    35e4:	andeq	r0, r0, r4, lsl #4
    35e8:	andeq	r4, r0, r8, ror #13
    35ec:	andeq	r4, r0, lr, lsl #14
    35f0:	andeq	r6, r0, r0, ror #2
    35f4:	andeq	r4, r0, r2, lsl r7
    35f8:	andeq	r4, r0, r2, asr #3
    35fc:	andeq	r6, r1, lr, asr #25
    3600:	ldrdeq	r6, [r0], -lr
    3604:	andeq	r4, r0, r0, asr #2
    3608:	andeq	r6, r0, r6, lsr #1
    360c:	andeq	r4, r0, r8, lsl #2
    3610:	andeq	r6, r0, r0, lsl #1
    3614:	andeq	r4, r0, r6, ror #1
    3618:	andeq	r4, r0, sl, ror r5
    361c:	andeq	r6, r0, r4, asr r0
    3620:	strheq	r4, [r0], -sl
    3624:	andeq	r4, r0, r6, lsr r5
    3628:	andeq	r6, r0, r2, lsr r0
    362c:	muleq	r0, r8, r0
    3630:	andeq	r4, r0, r0, asr r5
    3634:	andeq	r5, r0, r4, ror #31
    3638:	andeq	r4, r0, lr, lsr r5
    363c:	andeq	r4, r0, r6, asr #32
    3640:	andeq	r6, r1, r6, lsr #27
    3644:	andeq	r3, r0, lr, ror #31
    3648:	andeq	r5, r0, ip, ror #30
    364c:	ldrdeq	r3, [r0], -r2
    3650:	andeq	r4, r0, r4, asr #9
    3654:	andeq	r5, r0, r6, lsr pc
    3658:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    365c:	andeq	r5, r0, r0, lsr #30
    3660:	andeq	r3, r0, r0, lsl #31
    3664:	andeq	r4, r0, r4, lsr #10
    3668:	strdeq	r5, [r0], -r2
    366c:	andeq	r3, r0, r8, asr pc
    3670:	andeq	r4, r0, ip, asr #9
    3674:	andeq	r4, r0, r0, lsr #10
    3678:	andeq	r6, r0, r8, ror #2
    367c:	strdeq	r4, [r0], -r8
    3680:			; <UNDEFINED> instruction: 0x000045b2
    3684:	andeq	r6, r0, ip, lsl r1
    3688:	andeq	r6, r1, sl, ror #24
    368c:	andeq	r4, r0, r4, lsr #13
    3690:	andeq	r5, r0, sl, lsl lr
    3694:	andeq	r3, r0, r0, lsl #29
    3698:	andeq	r3, r0, lr, asr lr
    369c:	strdeq	r5, [r0], -r2
    36a0:			; <UNDEFINED> instruction: 0x000046b6
    36a4:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    36a8:	muleq	r0, lr, sp
    36ac:	andeq	r3, r0, r4, lsl #28
    36b0:	andeq	r4, r0, r8, asr r4
    36b4:	andeq	r5, r0, sl, ror #26
    36b8:	ldrdeq	r3, [r0], -r0
    36bc:	andeq	r4, r0, ip, asr #4
    36c0:	andeq	r5, r0, sl, asr #26
    36c4:			; <UNDEFINED> instruction: 0x00003db0
    36c8:	andeq	r5, r0, r8, lsl sp
    36cc:			; <UNDEFINED> instruction: 0x000044bc
    36d0:	andeq	r3, r0, r4, ror sp
    36d4:	andeq	r3, r0, sl, asr sp
    36d8:	andeq	r5, r0, ip, ror #25
    36dc:	andeq	r4, r0, lr, asr #6
    36e0:	andeq	r5, r0, r6, asr #25
    36e4:	andeq	r3, r0, ip, lsr #26
    36e8:	andeq	r3, r0, r0, lsl #26
    36ec:	muleq	r0, r4, ip
    36f0:	andeq	r4, r0, lr, lsr #6
    36f4:	ldrdeq	r3, [r0], -sl
    36f8:	andeq	r5, r0, ip, ror #24
    36fc:	andeq	r4, r0, r4, ror #7
    3700:	muleq	r0, r6, r3
    3704:	andeq	r5, r0, r4, asr #24
    3708:	andeq	r3, r0, sl, lsr #25
    370c:	muleq	r0, ip, ip
    3710:	andeq	r5, r0, lr, lsr #24
    3714:	andeq	r4, r0, r8, lsr #8
    3718:	addlt	fp, r4, r0, ror r5
    371c:	strcs	r4, [r0], -r5, lsr #26
    3720:	stmib	sp, {r0, r1, r4, r5, r9, sl, lr}^
    3724:	ldrbtmi	r6, [sp], #-1537	; 0xfffff9ff
    3728:	stmdavs	r8!, {r0, r4, r5, r9, sl, lr}
    372c:	strls	r4, [r0], -sl, lsr #12
    3730:	bl	11c1730 <log_oom_internal@plt+0x11bf718>
    3734:	rsbscc	r4, lr, r4, lsl #12
    3738:	stccs	0, cr13, [r0], {12}
    373c:	stmdavs	r8!, {r0, r1, r2, r8, r9, fp, ip, lr, pc}
    3740:	mcrr2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    3744:	blle	8af5c <log_oom_internal@plt+0x88f44>
    3748:	blx	ff6c174e <log_oom_internal@plt+0xff6bf736>
    374c:			; <UNDEFINED> instruction: 0x46204634
    3750:	ldcllt	0, cr11, [r0, #-16]!
    3754:	ldrtmi	r7, [r0], -sp, lsr #20
    3758:	b	1541758 <log_oom_internal@plt+0x153f740>
    375c:	stmdacs	r2, {r0, r2, r3, r4, r7, r8, fp, ip, sp, pc}
    3760:			; <UNDEFINED> instruction: 0x4621ddf5
    3764:			; <UNDEFINED> instruction: 0x4c154a14
    3768:	ldcmi	0, cr2, [r5, #-12]
    376c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3770:	strbcc	r4, [r4], #1026	; 0x402
    3774:	vqshl.s8	q10, <illegal reg q14.5>, q0
    3778:	stmib	sp, {r0, r2, r6, r7, r8, r9, sp, lr}^
    377c:			; <UNDEFINED> instruction: 0xf7fe4500
    3780:			; <UNDEFINED> instruction: 0x4604ebd4
    3784:	stmdacs	r4, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3788:			; <UNDEFINED> instruction: 0x4634bfd8
    378c:	stmdami	sp, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    3790:	bicvs	pc, r7, #64, 4
    3794:	ldrtmi	r4, [r1], -ip, lsl #20
    3798:	ldrbtmi	r4, [r8], #-3340	; 0xfffff2f4
    379c:	sbccc	r4, r4, sl, ror r4
    37a0:	andcc	r4, r3, #2097152000	; 0x7d000000
    37a4:	streq	lr, [r0, #-2509]	; 0xfffff633
    37a8:	ldrtmi	r2, [r4], -r5
    37ac:	bl	fef417ac <log_oom_internal@plt+0xfef3f794>
    37b0:	svclt	0x0000e7cd
    37b4:	strdeq	r6, [r1], -r2
    37b8:	strdeq	r3, [r0], -r0
    37bc:	andeq	r5, r0, r6, lsl #21
    37c0:	muleq	r0, r0, r3
    37c4:	andeq	r5, r0, sl, asr sl
    37c8:	andeq	r3, r0, r0, asr #21
    37cc:	andeq	r4, r0, r8, ror r3
    37d0:			; <UNDEFINED> instruction: 0x4615b5f0
    37d4:	stmiblt	r8, {r0, r2, r7, ip, sp, pc}
    37d8:	ldrbtmi	r4, [lr], #-3611	; 0xfffff1e5
    37dc:			; <UNDEFINED> instruction: 0xf7feb191
    37e0:	bllt	1a3e750 <log_oom_internal@plt+0x1a3c738>
    37e4:	ldrbtmi	r4, [pc], #-3865	; 37ec <log_oom_internal@plt+0x17d4>
    37e8:			; <UNDEFINED> instruction: 0xf7fe2008
    37ec:	strmi	lr, [r4], -r6, asr #21
    37f0:	bl	ff4417f0 <log_oom_internal@plt+0xff43f7d8>
    37f4:	bmi	5afe5c <log_oom_internal@plt+0x5ade44>
    37f8:	ands	r4, r2, sl, ror r4
    37fc:	ldrbtmi	r4, [lr], #-3605	; 0xfffff1eb
    3800:	mvnle	r2, r0, lsl #18
    3804:	bl	ff1c1804 <log_oom_internal@plt+0xff1bf7ec>
    3808:	svcmi	0x0013b9b8
    380c:	andcs	r4, r9, pc, ror r4
    3810:	b	fecc1810 <log_oom_internal@plt+0xfecbf7f8>
    3814:			; <UNDEFINED> instruction: 0xf7fe4604
    3818:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    381c:	bmi	3f7fd0 <log_oom_internal@plt+0x3f5fb8>
    3820:	stmdbmi	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3824:	andls	r4, r1, #61865984	; 0x3b00000
    3828:	ldrbtmi	r2, [r9], #-1
    382c:	strls	r4, [r2, #-1586]	; 0xfffff9ce
    3830:			; <UNDEFINED> instruction: 0xf7fe9400
    3834:	andlt	lr, r5, r6, ror #23
    3838:	svcmi	0x000abdf0
    383c:			; <UNDEFINED> instruction: 0xe7e6447f
    3840:	ldrbtmi	r4, [pc], #-3849	; 3848 <log_oom_internal@plt+0x1830>
    3844:	svclt	0x0000e7d0
    3848:	andeq	r4, r0, sl, ror r3
    384c:	andeq	r4, r0, r2, asr #7
    3850:	andeq	r4, r0, ip, ror #6
    3854:	andeq	r4, r0, r6, asr #6
    3858:	muleq	r0, ip, r3
    385c:	andeq	r4, r0, r8, lsl #7
    3860:	andeq	r4, r0, sl, asr r3
    3864:	andeq	r4, r0, ip, lsr r3
    3868:	andeq	r4, r0, sl, lsr #6
    386c:	mvnsmi	lr, sp, lsr #18
    3870:	addlt	r4, r4, r4, lsl r6
    3874:	strmi	r4, [r8], -r6, lsl #12
    3878:			; <UNDEFINED> instruction: 0xf04f4611
    387c:			; <UNDEFINED> instruction: 0x461f32ff
    3880:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3884:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3888:	tstcs	r0, r0, rrx
    388c:	b	174188c <log_oom_internal@plt+0x173f874>
    3890:	blle	48d898 <log_oom_internal@plt+0x48b880>
    3894:			; <UNDEFINED> instruction: 0xf7fe4628
    3898:	vmlacs.f16	s28, s0, s24	; <UNPREDICTABLE>
    389c:	blmi	db79c0 <log_oom_internal@plt+0xdb59a8>
    38a0:	ldmdbmi	r6!, {r1, r4, r5, r9, sl, lr}
    38a4:	ldrbtmi	r2, [fp], #-1
    38a8:			; <UNDEFINED> instruction: 0xf7fe4479
    38ac:	strtmi	lr, [r0], -sl, lsr #23
    38b0:	pop	{r2, ip, sp, pc}
    38b4:			; <UNDEFINED> instruction: 0xf7fe41f0
    38b8:			; <UNDEFINED> instruction: 0xf7feb95b
    38bc:	stmdavs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    38c0:	stmdaeq	r0, {r6, r7, r8, ip, sp, lr, pc}
    38c4:			; <UNDEFINED> instruction: 0xf7fe4628
    38c8:	mcrcs	8, 0, lr, cr0, cr4, {7}
    38cc:	blmi	b37a0c <log_oom_internal@plt+0xb359f4>
    38d0:	stmdbmi	ip!, {r0, r1, r3, r4, r5, r6, sl, lr}
    38d4:	andcs	r4, r1, r2, lsr r6
    38d8:			; <UNDEFINED> instruction: 0xf7fe4479
    38dc:			; <UNDEFINED> instruction: 0xf1b8eb92
    38e0:	ble	ff9074e8 <log_oom_internal@plt+0xff9054d0>
    38e4:	bl	2418e4 <log_oom_internal@plt+0x23f8cc>
    38e8:	movweq	pc, #456	; 0x1c8	; <UNPREDICTABLE>
    38ec:			; <UNDEFINED> instruction: 0xf7fe6003
    38f0:	stmiblt	r8, {r1, r4, r6, r8, r9, fp, sp, lr, pc}^
    38f4:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    38f8:			; <UNDEFINED> instruction: 0xf7fe9203
    38fc:	bls	fe634 <log_oom_internal@plt+0xfc61c>
    3900:	blmi	8b1ee8 <log_oom_internal@plt+0x8afed0>
    3904:	stmdbmi	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3908:	movwls	r2, #1
    390c:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    3910:	bl	1dc1910 <log_oom_internal@plt+0x1dbf8f8>
    3914:	stmdblt	fp, {r0, r1, r3, r4, r5, fp, sp, lr}
    3918:	andhi	pc, r0, r7, asr #17
    391c:	pop	{r2, ip, sp, pc}
    3920:	blmi	7240e8 <log_oom_internal@plt+0x7220d0>
    3924:			; <UNDEFINED> instruction: 0xe7ee447b
    3928:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    392c:	blmi	6fd8c4 <log_oom_internal@plt+0x6fb8ac>
    3930:	bmi	6cb93c <log_oom_internal@plt+0x6c9924>
    3934:	ldrbtmi	r4, [fp], #-2331	; 0xfffff6e5
    3938:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    393c:	bl	184193c <log_oom_internal@plt+0x183f924>
    3940:	andlt	r4, r4, r0, lsr #12
    3944:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3948:	ldmdblt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    394c:	vpadd.i8	d20, d0, d6
    3950:	ldmdbmi	r6, {r0, r1, r2, r3, r4, r5, r9, ip}
    3954:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3958:	ldrdcc	r3, [r3, -r8]
    395c:	bl	174195c <log_oom_internal@plt+0x173f944>
    3960:	strtmi	r4, [r8], -r0, lsl #13
    3964:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3968:	lslsle	r2, r0, #28
    396c:	blmi	4571b4 <log_oom_internal@plt+0x45519c>
    3970:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
    3974:	svclt	0x0000e7ad
    3978:	andeq	r5, r0, sl, lsl #13
    397c:	andeq	r4, r0, ip, ror #5
    3980:	andeq	r5, r0, r0, ror #12
    3984:			; <UNDEFINED> instruction: 0x000042bc
    3988:			; <UNDEFINED> instruction: 0x000042b2
    398c:	andeq	r4, r0, r4, lsr #5
    3990:	andeq	r4, r0, lr, lsl #5
    3994:	andeq	r4, r0, r0, asr #4
    3998:	andeq	r4, r0, lr, asr #4
    399c:	andeq	r4, r0, r6, lsr #23
    39a0:	andeq	r4, r0, r0, ror r2
    39a4:	andeq	r4, r0, sl, asr r2
    39a8:	andeq	r5, r0, r0, lsr #17
    39ac:	andeq	r3, r0, r6, lsl #18
    39b0:	andeq	r4, r0, r8, lsr r2
    39b4:	andeq	r4, r0, sl, ror #22
    39b8:			; <UNDEFINED> instruction: 0xb09bb5f0
    39bc:	strmi	r4, [ip], -r4, ror #28
    39c0:			; <UNDEFINED> instruction: 0xf10d4d64
    39c4:	ldrbtmi	r0, [lr], #-327	; 0xfffffeb9
    39c8:	blge	4a7dd0 <log_oom_internal@plt+0x4a5db8>
    39cc:	ldmdbpl	r5!, {r2, r4, r9, fp, sp, pc}^
    39d0:			; <UNDEFINED> instruction: 0x2600a913
    39d4:	ldrls	r6, [r9, #-2093]	; 0xfffff7d3
    39d8:	streq	pc, [r0, #-79]	; 0xffffffb1
    39dc:	stmib	sp, {r0, r2, r9, sl, lr}^
    39e0:			; <UNDEFINED> instruction: 0xf7fe6612
    39e4:			; <UNDEFINED> instruction: 0x1e07e91c
    39e8:	vmov.i16	d25, #2	; 0x0002
    39ec:	strmi	r8, [r7], -r3, lsl #1
    39f0:	rsbsle	r2, pc, r0, lsl #16
    39f4:	ldmdbls	r6, {r2, r4, r8, r9, sl, fp, ip, pc}
    39f8:	andeq	lr, r7, #266240	; 0x41000
    39fc:	ldmdbls	r7, {r0, r2, r4, r8, r9, sl, fp, ip, pc}
    3a00:	movweq	lr, #31297	; 0x7a41
    3a04:	svclt	0x00084313
    3a08:	rsbsle	r4, r3, r7, lsr r6
    3a0c:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a10:	b	ff041a10 <log_oom_internal@plt+0xff03f9f8>
    3a14:			; <UNDEFINED> instruction: 0xf0402800
    3a18:	cdpls	0, 1, cr8, cr3, cr6, {4}
    3a1c:	ldrbtmi	r4, [sl], #-2638	; 0xfffff5b2
    3a20:			; <UNDEFINED> instruction: 0xf0002e00
    3a24:	andls	r8, pc, #134	; 0x86
    3a28:	b	fed41a28 <log_oom_internal@plt+0xfed3fa10>
    3a2c:	stmdacs	r0, {r0, r1, r2, r3, r9, fp, ip, pc}
    3a30:	addhi	pc, r8, r0, asr #32
    3a34:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    3a38:	andcs	r4, r1, r9, asr #18
    3a3c:	ldrtmi	r9, [r3], -r0, lsl #6
    3a40:			; <UNDEFINED> instruction: 0xf7fe4479
    3a44:	stmdbmi	r7, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    3a48:	andcs	r4, r1, sl, lsr #12
    3a4c:			; <UNDEFINED> instruction: 0xf7fe4479
    3a50:			; <UNDEFINED> instruction: 0xf89dead8
    3a54:	blcs	fb78 <log_oom_internal@plt+0xdb60>
    3a58:	bmi	10f7fd8 <log_oom_internal@plt+0x10f5fc0>
    3a5c:	cfstrscs	mvf4, [r0], {122}	; 0x7a
    3a60:	blmi	10b7fe0 <log_oom_internal@plt+0x10b5fc8>
    3a64:	stmdbmi	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3a68:	strcs	r2, [r0, -r1]
    3a6c:			; <UNDEFINED> instruction: 0xf7fe4479
    3a70:			; <UNDEFINED> instruction: 0xf89deac8
    3a74:			; <UNDEFINED> instruction: 0xf89d105f
    3a78:	andcs	r2, r1, r3, asr r0
    3a7c:			; <UNDEFINED> instruction: 0x3052f89d
    3a80:			; <UNDEFINED> instruction: 0x405ef89d
    3a84:			; <UNDEFINED> instruction: 0xf89d910d
    3a88:			; <UNDEFINED> instruction: 0xf89d105a
    3a8c:	andls	r5, r1, #93	; 0x5d
    3a90:			; <UNDEFINED> instruction: 0xf89d9300
    3a94:			; <UNDEFINED> instruction: 0xf89d205b
    3a98:	strls	r3, [ip], #-92	; 0xffffffa4
    3a9c:			; <UNDEFINED> instruction: 0xf89d9108
    3aa0:			; <UNDEFINED> instruction: 0xf89d4059
    3aa4:	strls	r1, [fp, #-85]	; 0xffffffab
    3aa8:			; <UNDEFINED> instruction: 0xf89d930a
    3aac:			; <UNDEFINED> instruction: 0xf89d5058
    3ab0:	andls	r3, r9, #87	; 0x57
    3ab4:			; <UNDEFINED> instruction: 0x2056f89d
    3ab8:	tstls	r3, r7, lsl #8
    3abc:			; <UNDEFINED> instruction: 0x4054f89d
    3ac0:	stmib	sp, {r2, r3, r5, r8, fp, lr}^
    3ac4:	ldrbtmi	r3, [r9], #-1285	; 0xfffffafb
    3ac8:			; <UNDEFINED> instruction: 0x3051f89d
    3acc:			; <UNDEFINED> instruction: 0xf89d9204
    3ad0:	strls	r2, [r2], #-80	; 0xffffffb0
    3ad4:	b	fe541ad4 <log_oom_internal@plt+0xfe53fabc>
    3ad8:			; <UNDEFINED> instruction: 0xf7fe2002
    3adc:	stmdbmi	r6!, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
    3ae0:	ldrbtmi	r9, [r9], #-2834	; 0xfffff4ee
    3ae4:	andcs	r4, r1, r2, lsl #12
    3ae8:	b	fe2c1ae8 <log_oom_internal@plt+0xfe2bfad0>
    3aec:			; <UNDEFINED> instruction: 0xf7fe200a
    3af0:	ldmdals	r2, {r2, r3, r5, r6, fp, sp, lr, pc}
    3af4:	svc	0x00dcf7fd
    3af8:			; <UNDEFINED> instruction: 0xf7fd9813
    3afc:	bmi	7ffa6c <log_oom_internal@plt+0x7fda54>
    3b00:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3b04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b08:	subsmi	r9, sl, r9, lsl fp
    3b0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3b10:			; <UNDEFINED> instruction: 0x4638d11b
    3b14:	ldcllt	0, cr11, [r0, #108]!	; 0x6c
    3b18:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    3b1c:	adcle	r2, r0, r0, lsl #24
    3b20:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    3b24:	mrcls	7, 0, lr, cr3, cr15, {4}
    3b28:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
    3b2c:			; <UNDEFINED> instruction: 0xf47f2e00
    3b30:	andls	sl, pc, #488	; 0x1e8
    3b34:	b	bc1b34 <log_oom_internal@plt+0xbbfb1c>
    3b38:	bls	3d7390 <log_oom_internal@plt+0x3d5378>
    3b3c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    3b40:	svcge	0x0078f43f
    3b44:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    3b48:			; <UNDEFINED> instruction: 0xf7fee776
    3b4c:	svclt	0x0000e8e0
    3b50:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    3b54:	andeq	r0, r0, r4, lsl #4
    3b58:	andeq	r4, r0, sl, lsl #3
    3b5c:	andeq	r4, r0, r2, ror r1
    3b60:	muleq	r0, r0, r1
    3b64:	muleq	r0, ip, r1
    3b68:	andeq	r4, r0, r0, ror #2
    3b6c:	andeq	r4, r0, r4, asr #2
    3b70:	muleq	r0, r4, r1
    3b74:	andeq	r4, r0, r6, asr r1
    3b78:	andeq	r4, r0, r6, lsr #3
    3b7c:			; <UNDEFINED> instruction: 0x000162ba
    3b80:	andeq	r4, r0, lr, lsl #1
    3b84:	muleq	r0, lr, r0
    3b88:	andeq	r4, r0, r2, lsl #1
    3b8c:	andeq	r4, r0, ip, ror r0
    3b90:	andeq	r4, r0, lr, lsl r0
    3b94:	ldrblt	r4, [r0, #-2837]!	; 0xfffff4eb
    3b98:	addlt	r4, r4, fp, ror r4
    3b9c:	stmib	sp, {r0, r2, r9, sl, lr}^
    3ba0:	blgt	3c3fa8 <log_oom_internal@plt+0x3c1f90>
    3ba4:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ba8:	svclt	0x00181c83
    3bac:	b	4cc7b8 <log_oom_internal@plt+0x4ca7a0>
    3bb0:	ldrdle	r7, [r5], -r0
    3bb4:	andcs	r4, r0, r4, lsl #12
    3bb8:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bbc:	stcle	8, cr2, [r1], {3}
    3bc0:	ldcllt	0, cr11, [r0, #-16]!
    3bc4:	strtmi	r4, [r1], -sl, lsl #16
    3bc8:	vpmax.s8	d20, d0, d10
    3bcc:	cdpmi	3, 0, cr4, cr10, cr11, {4}
    3bd0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3bd4:	ldrbtmi	r3, [lr], #-240	; 0xffffff10
    3bd8:	andcc	r9, r3, #0
    3bdc:	strls	r9, [r1], -r2, lsl #10
    3be0:			; <UNDEFINED> instruction: 0xf7fe2004
    3be4:	andlt	lr, r4, r2, lsr #19
    3be8:	svclt	0x0000bd70
    3bec:	andeq	r5, r0, r4, lsl #18
    3bf0:	andeq	r5, r0, r4, lsr #12
    3bf4:	andeq	r3, r0, sl, lsl #13
    3bf8:	andeq	r4, r0, sl, asr #1
    3bfc:	addlt	fp, r7, r0, lsr r5
    3c00:	bge	116cb8 <log_oom_internal@plt+0x114ca0>
    3c04:	strcs	r4, [r0, #-2860]	; 0xfffff4d4
    3c08:	stmdbmi	ip!, {r2, r3, r4, r5, r6, sl, lr}
    3c0c:	stmiapl	r3!, {r2, r3, r5, fp, lr}^
    3c10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3c14:	ldmdavs	fp, {r0, r1, r3, r5, sl, fp, lr}
    3c18:			; <UNDEFINED> instruction: 0xf04f9305
    3c1c:	strls	r0, [r4, #-768]	; 0xfffffd00
    3c20:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c24:	adcmi	r4, r8, #124, 8	; 0x7c000000
    3c28:	blmi	9fa8fc <log_oom_internal@plt+0x9f88e4>
    3c2c:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3c30:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c34:	blmi	97287c <log_oom_internal@plt+0x970864>
    3c38:	movwls	r4, #13435	; 0x347b
    3c3c:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c40:	bllt	62a854 <log_oom_internal@plt+0x62883c>
    3c44:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
    3c48:	andcs	r9, r1, r4, lsl #24
    3c4c:	andls	r4, r0, #540672	; 0x84000
    3c50:	strls	r4, [r1], #-1578	; 0xfffff9d6
    3c54:	strcs	r4, [r0], #-1145	; 0xfffffb87
    3c58:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c5c:			; <UNDEFINED> instruction: 0xf7fd9804
    3c60:	bmi	77f908 <log_oom_internal@plt+0x77d8f0>
    3c64:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3c68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c6c:	subsmi	r9, sl, r5, lsl #22
    3c70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3c74:			; <UNDEFINED> instruction: 0x4620d11b
    3c78:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    3c7c:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    3c80:			; <UNDEFINED> instruction: 0xf7fe9303
    3c84:	blls	fe2ac <log_oom_internal@plt+0xfc294>
    3c88:	sbcsle	r2, fp, r0, lsl #16
    3c8c:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
    3c90:	blmi	53dc00 <log_oom_internal@plt+0x53bbe8>
    3c94:	ldmdbmi	r4, {r3, r5, r9, sl, lr}
    3c98:	andmi	pc, sl, #64, 4
    3c9c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3ca0:	orrvc	pc, r2, #12582912	; 0xc00000
    3ca4:			; <UNDEFINED> instruction: 0xf7fe3103
    3ca8:			; <UNDEFINED> instruction: 0x4604e9b8
    3cac:			; <UNDEFINED> instruction: 0xf7fee7d6
    3cb0:	svclt	0x0000e82e
    3cb4:			; <UNDEFINED> instruction: 0x000161b4
    3cb8:	andeq	r0, r0, r4, lsl #4
    3cbc:	strheq	r4, [r0], -r4	; <UNPREDICTABLE>
    3cc0:	andeq	r3, r0, r6, lsr fp
    3cc4:	muleq	r1, r8, r1
    3cc8:	andeq	r0, r0, r0, lsr r2
    3ccc:	andeq	r3, r0, r0, ror pc
    3cd0:	andeq	r3, r0, r2, ror #30
    3cd4:	andeq	r4, r0, r4, ror r0
    3cd8:	andeq	r6, r1, r6, asr r1
    3cdc:	andeq	r3, r0, lr, lsr #30
    3ce0:	ldrdeq	r3, [r0], -r6
    3ce4:	andeq	r5, r0, r8, asr r5
    3ce8:			; <UNDEFINED> instruction: 0x000035be
    3cec:	push	{r1, r7, ip, sp, pc}
    3cf0:			; <UNDEFINED> instruction: 0xb09041f0
    3cf4:	strcs	sl, [r0, #-3844]	; 0xfffff0fc
    3cf8:	cmpeq	r8, r7, lsl #2	; <UNPREDICTABLE>
    3cfc:	andeq	lr, ip, r1, lsl #17
    3d00:	blmi	fe216724 <log_oom_internal@plt+0xfe21470c>
    3d04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d08:	rscsvs	r6, fp, #1769472	; 0x1b0000
    3d0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d10:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sp, lr}
    3d14:	addhi	pc, lr, r0
    3d18:	strmi	r7, [r4], -r3, lsl #16
    3d1c:	suble	r2, sp, r0, lsl #22
    3d20:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d24:	tsteq	r5, #0, 2	; <UNPREDICTABLE>
    3d28:	svceq	0x0080f5b3
    3d2c:	addshi	pc, fp, r0, lsl #4
    3d30:	tsteq	ip, #0, 2	; <UNPREDICTABLE>
    3d34:			; <UNDEFINED> instruction: 0xf0234621
    3d38:	bl	feb43d5c <log_oom_internal@plt+0xfeb41d44>
    3d3c:	stcge	13, cr0, [r4, #-0]
    3d40:			; <UNDEFINED> instruction: 0xf7fd4628
    3d44:	adcmi	lr, r8, #4, 30
    3d48:	stmdale	r2, {r2, r9, sl, lr}
    3d4c:	addmi	lr, r5, #7
    3d50:			; <UNDEFINED> instruction: 0x4604d073
    3d54:			; <UNDEFINED> instruction: 0xf8143801
    3d58:	blcs	bd2d64 <log_oom_internal@plt+0xbd0d4c>
    3d5c:	mrcmi	0, 3, sp, cr2, cr7, {7}
    3d60:	mcrgt	4, 0, r4, cr15, cr14, {3}
    3d64:	ldmdavs	r0!, {r5, sp, lr}
    3d68:	adcvs	r6, r2, r1, rrx
    3d6c:	rscvs	r6, r3, r0, lsr #2
    3d70:	strtmi	r2, [r8], -r0, lsl #2
    3d74:	svc	0x00e8f7fd
    3d78:	svclt	0x00a42800
    3d7c:	ldrtmi	r2, [r4], -r0, lsl #12
    3d80:			; <UNDEFINED> instruction: 0x4630db1f
    3d84:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d88:			; <UNDEFINED> instruction: 0xb12d687d
    3d8c:			; <UNDEFINED> instruction: 0xf7fe4628
    3d90:	strtmi	lr, [r8], -sl, ror #17
    3d94:	mcr	7, 4, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3d98:	blmi	1896730 <log_oom_internal@plt+0x1894718>
    3d9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3da0:	bvs	ffedde10 <log_oom_internal@plt+0xffedbdf8>
    3da4:			; <UNDEFINED> instruction: 0xf04f405a
    3da8:			; <UNDEFINED> instruction: 0xf0400300
    3dac:			; <UNDEFINED> instruction: 0x462080b7
    3db0:			; <UNDEFINED> instruction: 0x46bd3730
    3db4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3db8:	ldrbmi	fp, [r0, -r2]!
    3dbc:	ldrbtmi	r4, [sp], #-3420	; 0xfffff2a4
    3dc0:	ldcne	7, cr14, [sl, #-856]!	; 0xfffffca8
    3dc4:	strtmi	r2, [r8], -r1, lsl #2
    3dc8:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    3dcc:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dd0:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3dd4:	ldmdbmi	r7, {r0, r1, r4, r5, r8, r9, fp, ip, lr, pc}^
    3dd8:			; <UNDEFINED> instruction: 0xf7fd4479
    3ddc:			; <UNDEFINED> instruction: 0x4606ee5c
    3de0:	rsble	r2, r4, r0, lsl #16
    3de4:	movweq	pc, #33031	; 0x8107	; <UNPREDICTABLE>
    3de8:			; <UNDEFINED> instruction: 0xf1079300
    3dec:	blgt	3c4b14 <log_oom_internal@plt+0x3c2afc>
    3df0:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3df4:	bmi	140c200 <log_oom_internal@plt+0x140a1e8>
    3df8:			; <UNDEFINED> instruction: 0x4603447a
    3dfc:			; <UNDEFINED> instruction: 0xf7fd4630
    3e00:			; <UNDEFINED> instruction: 0x4630eed2
    3e04:	mcr	7, 2, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3e08:	blle	8cb620 <log_oom_internal@plt+0x8c9608>
    3e0c:			; <UNDEFINED> instruction: 0x46406879
    3e10:			; <UNDEFINED> instruction: 0xf7fd462a
    3e14:			; <UNDEFINED> instruction: 0xf110ef16
    3e18:			; <UNDEFINED> instruction: 0x46040f11
    3e1c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    3e20:	stccs	0, cr13, [r0], {175}	; 0xaf
    3e24:	ldmdavs	r8!, {r2, r4, r6, r8, r9, fp, ip, lr, pc}^
    3e28:			; <UNDEFINED> instruction: 0xf7fd2401
    3e2c:	movwcs	lr, #3650	; 0xe42
    3e30:			; <UNDEFINED> instruction: 0xe7a6607b
    3e34:	ldrbtmi	r4, [sp], #-3393	; 0xfffff2bf
    3e38:			; <UNDEFINED> instruction: 0x462ce79a
    3e3c:	andcs	lr, r0, pc, lsl #15
    3e40:	mcr	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3e44:	ldcle	8, cr2, [sp], {2}
    3e48:	streq	pc, [r0], #-456	; 0xfffffe38
    3e4c:	rsclt	r2, r0, #0, 12
    3e50:	ldr	r4, [r6, r4, asr #4]
    3e54:			; <UNDEFINED> instruction: 0xf7fd2000
    3e58:	stmdacs	r2, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    3e5c:	rsbmi	sp, r4, #21248	; 0x5300
    3e60:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3e64:	ldcmi	7, cr14, [r6], #-564	; 0xfffffdcc
    3e68:	bmi	d95710 <log_oom_internal@plt+0xd936f8>
    3e6c:	cmnvc	r7, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3e70:	ldrbtmi	r4, [ip], #-2357	; 0xfffff6cb
    3e74:			; <UNDEFINED> instruction: 0xf504447a
    3e78:	ldrbtmi	r7, [r9], #-1158	; 0xfffffb7a
    3e7c:	strls	r3, [r0], #-515	; 0xfffffdfd
    3e80:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e84:	andcs	r4, r3, r1, lsr ip
    3e88:			; <UNDEFINED> instruction: 0x46414a31
    3e8c:	ldrbtmi	r4, [ip], #-3633	; 0xfffff1cf
    3e90:			; <UNDEFINED> instruction: 0xf504447a
    3e94:	ldrbtmi	r7, [lr], #-1170	; 0xfffffb6e
    3e98:	strls	r9, [r1], -r0, lsl #8
    3e9c:	vshl.s8	d20, d2, d0
    3ea0:	strls	r3, [r2, #-994]	; 0xfffffc1e
    3ea4:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ea8:	strmi	r2, [r4], -r0, lsl #12
    3eac:	strbmi	lr, [r0], -r9, ror #14
    3eb0:	svc	0x001af7fd
    3eb4:	stmdbmi	r9!, {r3, r5, r8, r9, fp, lr}
    3eb8:	rsccc	pc, r7, #64, 4
    3ebc:			; <UNDEFINED> instruction: 0x4630447b
    3ec0:			; <UNDEFINED> instruction: 0xf5034479
    3ec4:			; <UNDEFINED> instruction: 0x31037392
    3ec8:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ecc:	ldrb	r4, [r8, -r4, lsl #12]
    3ed0:			; <UNDEFINED> instruction: 0xf7fd2000
    3ed4:	stmdacs	r2, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    3ed8:			; <UNDEFINED> instruction: 0xf8dfddc1
    3edc:	strtmi	ip, [r1], -r4, lsl #1
    3ee0:	vadd.i8	d20, d0, d16
    3ee4:	bmi	810ec4 <log_oom_internal@plt+0x80eeac>
    3ee8:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    3eec:			; <UNDEFINED> instruction: 0xf500447a
    3ef0:	andcc	r7, r3, #146	; 0x92
    3ef4:	andcs	r9, r3, r0
    3ef8:			; <UNDEFINED> instruction: 0xf8cd9502
    3efc:			; <UNDEFINED> instruction: 0xf7fec004
    3f00:			; <UNDEFINED> instruction: 0x4604e814
    3f04:			; <UNDEFINED> instruction: 0xf8dfe73d
    3f08:	strtmi	ip, [r1], -r4, rrx
    3f0c:	vst2.8	{d20-d21}, [pc :64], r8
    3f10:	bmi	620d08 <log_oom_internal@plt+0x61ecf0>
    3f14:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    3f18:			; <UNDEFINED> instruction: 0xe7e8447a
    3f1c:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    3f20:	strheq	r6, [r1], -r8
    3f24:	andeq	r0, r0, r4, lsl #4
    3f28:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    3f2c:	andeq	r6, r1, r0, lsr #32
    3f30:	muleq	r0, r6, r4
    3f34:			; <UNDEFINED> instruction: 0x000044b4
    3f38:	muleq	r0, r8, r4
    3f3c:	andeq	r4, r0, lr, lsl r4
    3f40:	andeq	r5, r0, r2, lsl #7
    3f44:	andeq	r3, r0, r8, ror #7
    3f48:	andeq	r3, r0, lr, lsr #8
    3f4c:	andeq	r5, r0, r6, ror #6
    3f50:	andeq	r3, r0, ip, asr #7
    3f54:	ldrdeq	r4, [r0], -r2
    3f58:	andeq	r5, r0, r8, lsr r3
    3f5c:	muleq	r0, ip, r3
    3f60:	strdeq	r4, [r0], -r0
    3f64:	andeq	r5, r0, sl, lsl #6
    3f68:	andeq	r3, r0, r0, ror r3
    3f6c:	andeq	r4, r0, r8, lsr #7
    3f70:	ldrdeq	r5, [r0], -lr
    3f74:	andeq	r3, r0, r4, asr #6
    3f78:	blmi	1a1691c <log_oom_internal@plt+0x1a14904>
    3f7c:	push	{r1, r3, r4, r5, r6, sl, lr}
    3f80:	strdlt	r4, [r7], r0
    3f84:	svcge	0x000458d3
    3f88:	rsbsvs	r6, fp, fp, lsl r8
    3f8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3f90:			; <UNDEFINED> instruction: 0xf0002800
    3f94:			; <UNDEFINED> instruction: 0xf8918092
    3f98:	strmi	r8, [sp], -r0
    3f9c:			; <UNDEFINED> instruction: 0xf1b84606
    3fa0:	tstle	r5, pc, lsr #30
    3fa4:	ldrmi	r4, [sp], -fp, lsl #12
    3fa8:	svccs	0x0001f813
    3fac:	rscsle	r2, sl, pc, lsr #20
    3fb0:	ldmiblt	r3, {r0, r1, r4, r5, fp, ip, sp, lr}^
    3fb4:			; <UNDEFINED> instruction: 0xf7fd4628
    3fb8:	stmdacs	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    3fbc:	andcs	sp, r0, fp, asr #22
    3fc0:	mcr	7, 1, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3fc4:	svclt	0x00d82805
    3fc8:	mrrcle	0, 0, r2, r3, cr1
    3fcc:	blmi	14d6924 <log_oom_internal@plt+0x14d490c>
    3fd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3fd4:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    3fd8:			; <UNDEFINED> instruction: 0xf04f405a
    3fdc:			; <UNDEFINED> instruction: 0xf0400300
    3fe0:			; <UNDEFINED> instruction: 0x370c8098
    3fe4:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    3fe8:			; <UNDEFINED> instruction: 0x463083f0
    3fec:	svc	0x0036f7fd
    3ff0:	strtmi	r4, [r8], -r4, lsl #12
    3ff4:	svc	0x0032f7fd
    3ff8:	strmi	r1, [r1], r3, lsr #16
    3ffc:			; <UNDEFINED> instruction: 0xf5b21c9a
    4000:	stmdale	fp, {r7, r8, r9, sl, fp}^
    4004:	ldrtmi	r3, [r1], -r9, lsl #6
    4008:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    400c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    4010:	ldrtmi	sl, [r0], -r4, lsl #28
    4014:	ldc	7, cr15, [sl, #1012]	; 0x3f4
    4018:			; <UNDEFINED> instruction: 0x460342b0
    401c:	and	sp, r7, r2, lsl #16
    4020:	mlale	r5, lr, r2, r4
    4024:	blcc	5588c <log_oom_internal@plt+0x53874>
    4028:	stccs	8, cr15, [r1], {16}
    402c:	rscsle	r2, r7, pc, lsr #20
    4030:	svceq	0x002ff1b8
    4034:			; <UNDEFINED> instruction: 0xf1094629
    4038:	ldrtmi	r0, [r5], -r1, lsl #4
    403c:			; <UNDEFINED> instruction: 0x4604bf1f
    4040:			; <UNDEFINED> instruction: 0xf804232f
    4044:	strtmi	r3, [r0], -r1, lsl #22
    4048:	mrc	7, 6, APSR_nzcv, cr14, cr13, {7}
    404c:			; <UNDEFINED> instruction: 0xf7fd4628
    4050:	stmdacs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    4054:			; <UNDEFINED> instruction: 0xf7fddab3
    4058:			; <UNDEFINED> instruction: 0x4606ef50
    405c:	ldmdavs	r4!, {sp}
    4060:	ldcl	7, cr15, [r0, #1012]	; 0x3f4
    4064:	eorsle	r2, r6, r2, lsl #24
    4068:	mrrcle	8, 0, r2, r0, cr2
    406c:	str	r4, [sp, r0, ror #4]!
    4070:			; <UNDEFINED> instruction: 0xe7dd4630
    4074:			; <UNDEFINED> instruction: 0xf2404c2b
    4078:	bmi	ad0efc <log_oom_internal@plt+0xaceee4>
    407c:	sufmie	f2, f3, f0
    4080:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4084:	strtvc	pc, [r4], #1284	; 0x504
    4088:	andcc	r4, r3, #2113929216	; 0x7e000000
    408c:	strls	r2, [r2, #-6]
    4090:	strls	r9, [r0], #-1537	; 0xfffff9ff
    4094:	svc	0x0048f7fd
    4098:	ldr	r2, [r7, r1]
    409c:	vpmax.s8	d20, d0, d20
    40a0:	stcmi	3, cr3, [r4], #-604	; 0xfffffda4
    40a4:	stmdbmi	r4!, {sp}
    40a8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    40ac:	addsvc	pc, lr, #8388608	; 0x800000
    40b0:	andls	r4, r0, #2030043136	; 0x79000000
    40b4:			; <UNDEFINED> instruction: 0xf7fd1ce2
    40b8:	stcmi	15, cr14, [r0], #-176	; 0xffffff50
    40bc:	msrvc	SPSR_sc, #1325400064	; 0x4f000000
    40c0:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r9, fp, lr}
    40c4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    40c8:	ldrvc	pc, [lr], #1284	; 0x504
    40cc:	andcc	r4, r3, #2030043136	; 0x79000000
    40d0:			; <UNDEFINED> instruction: 0xf7fd9400
    40d4:	stmdacs	r6, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    40d8:	andcs	sp, r0, r1, lsl #24
    40dc:	andcs	lr, r7, r6, ror r7
    40e0:			; <UNDEFINED> instruction: 0x46214b19
    40e4:			; <UNDEFINED> instruction: 0xf8df4a19
    40e8:	ldrbtmi	ip, [fp], #-104	; 0xffffff98
    40ec:			; <UNDEFINED> instruction: 0xf503447a
    40f0:	ldrbtmi	r7, [ip], #932	; 0x3a4
    40f4:	andcc	r9, r3, #0, 6
    40f8:	orrscc	pc, r9, #64, 4
    40fc:			; <UNDEFINED> instruction: 0xf8cd9502
    4100:			; <UNDEFINED> instruction: 0xf7fdc004
    4104:	ldmdavs	r4!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    4108:			; <UNDEFINED> instruction: 0xd1af2c02
    410c:	andcs	lr, r3, r5, ror #15
    4110:			; <UNDEFINED> instruction: 0xf7fde7e6
    4114:	svclt	0x0000edfc
    4118:	andeq	r5, r1, r0, asr #28
    411c:	andeq	r0, r0, r4, lsl #4
    4120:	andeq	r5, r1, ip, ror #27
    4124:	andeq	r5, r0, r4, ror r1
    4128:	ldrdeq	r3, [r0], -sl
    412c:	muleq	r0, ip, r2
    4130:	andeq	r5, r0, ip, asr #2
    4134:			; <UNDEFINED> instruction: 0x000031b2
    4138:	strdeq	r3, [r0], -r8
    413c:	andeq	r5, r0, r0, lsr r1
    4140:	muleq	r0, r6, r1
    4144:	andeq	r4, r0, r0, lsr r2
    4148:	andeq	r5, r0, sl, lsl #2
    414c:	andeq	r3, r0, r0, ror r1
    4150:	andeq	r4, r0, r2, lsl r2
    4154:	blmi	17d6ad4 <log_oom_internal@plt+0x17d4abc>
    4158:	mvnsmi	lr, #737280	; 0xb4000
    415c:	addlt	r4, r7, sl, ror r4
    4160:	mulhi	r0, r1, r8
    4164:	ldmpl	r3, {r2, r8, r9, sl, fp, sp, pc}^
    4168:			; <UNDEFINED> instruction: 0xf1b8460d
    416c:	strmi	r0, [r6], -pc, lsr #30
    4170:	rsbsvs	r6, fp, fp, lsl r8
    4174:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4178:	strmi	sp, [fp], -r5, lsl #2
    417c:			; <UNDEFINED> instruction: 0xf813461d
    4180:	bcs	bcfd8c <log_oom_internal@plt+0xbcdd74>
    4184:	orrslt	sp, r6, #250	; 0xfa
    4188:	orrlt	r7, r3, #3342336	; 0x330000
    418c:			; <UNDEFINED> instruction: 0xf7fd4630
    4190:	strmi	lr, [r4], -r6, ror #28
    4194:			; <UNDEFINED> instruction: 0xf7fd4628
    4198:	stmdane	r3!, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    419c:	ldcne	6, cr4, [sl], {129}	; 0x81
    41a0:	svceq	0x0080f5b2
    41a4:	movwcc	sp, #39021	; 0x986d
    41a8:			; <UNDEFINED> instruction: 0xf0234631
    41ac:	bl	feb44dd0 <log_oom_internal@plt+0xfeb42db8>
    41b0:	cdpge	13, 0, cr0, cr4, cr3, {0}
    41b4:			; <UNDEFINED> instruction: 0xf7fd4630
    41b8:	adcsmi	lr, r0, #51712	; 0xca00
    41bc:	stmdale	r2, {r0, r1, r9, sl, lr}
    41c0:	adcsmi	lr, r3, #7
    41c4:			; <UNDEFINED> instruction: 0x4618d03b
    41c8:			; <UNDEFINED> instruction: 0xf8103b01
    41cc:	bcs	bcf1d8 <log_oom_internal@plt+0xbcd1c0>
    41d0:			; <UNDEFINED> instruction: 0xf1b8d0f7
    41d4:	strtmi	r0, [r9], -pc, lsr #30
    41d8:	andeq	pc, r1, #1073741826	; 0x40000002
    41dc:	svclt	0x001f4635
    41e0:			; <UNDEFINED> instruction: 0x232f4604
    41e4:	blcc	821fc <log_oom_internal@plt+0x801e4>
    41e8:			; <UNDEFINED> instruction: 0xf7fd4620
    41ec:	strtmi	lr, [r8], -lr, lsl #28
    41f0:	ldcl	7, cr15, [r0, #-1012]	; 0xfffffc0c
    41f4:	blle	4ce1fc <log_oom_internal@plt+0x4cc1e4>
    41f8:			; <UNDEFINED> instruction: 0xf7fd2000
    41fc:	stmdacs	r5, {r2, r8, sl, fp, sp, lr, pc}
    4200:	andcs	sp, r0, pc, lsl ip
    4204:	blmi	cd6adc <log_oom_internal@plt+0xcd4ac4>
    4208:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    420c:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    4210:			; <UNDEFINED> instruction: 0xf04f405a
    4214:	cmple	r9, r0, lsl #6
    4218:	ldrtmi	r3, [sp], ip, lsl #14
    421c:	mvnshi	lr, #12386304	; 0xbd0000
    4220:	mcr	7, 3, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4224:	andcs	r4, r0, r6, lsl #12
    4228:			; <UNDEFINED> instruction: 0xf7fd6834
    422c:	stccs	12, cr14, [r2], {236}	; 0xec
    4230:	stccs	0, cr13, [r7], #-104	; 0xffffff98
    4234:	stmdacs	r2, {r3, r4, ip, lr, pc}
    4238:	rsbmi	sp, r0, #12800	; 0x3200
    423c:	ldrtmi	lr, [r0], -r2, ror #15
    4240:	cdpmi	7, 2, cr14, cr6, cr7, {6}
    4244:	msrcc	SPSR_sxc, #64, 4
    4248:	tstcs	r0, r5, lsr #24
    424c:	ldrbtmi	r4, [lr], #-2597	; 0xfffff5db
    4250:	andcs	r4, r6, ip, ror r4
    4254:			; <UNDEFINED> instruction: 0xf504447a
    4258:	andcc	r7, r3, #176, 8	; 0xb0000000
    425c:	strls	r9, [r1], -r2, lsl #10
    4260:			; <UNDEFINED> instruction: 0xf7fd9400
    4264:	strb	lr, [ip, r2, ror #28]
    4268:	stclle	8, cr2, [sl, #24]
    426c:			; <UNDEFINED> instruction: 0x46214e1e
    4270:	vpmin.s8	d20, d0, d14
    4274:	ldcmi	3, cr3, [lr], {98}	; 0x62
    4278:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    427c:	ldrbtmi	r2, [ip], #-7
    4280:	bmi	73e22c <log_oom_internal@plt+0x73c214>
    4284:	cmpcc	lr, #64, 4	; <UNPREDICTABLE>
    4288:	andcs	r4, r0, fp, lsl ip
    428c:	ldrbtmi	r4, [sl], #-2331	; 0xfffff6e5
    4290:			; <UNDEFINED> instruction: 0xf502447c
    4294:	ldrbtmi	r7, [r9], #-682	; 0xfffffd56
    4298:	sfmne	f1, 3, [r2]
    429c:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    42a0:			; <UNDEFINED> instruction: 0x46214817
    42a4:	vpmin.s8	d20, d0, d7
    42a8:			; <UNDEFINED> instruction: 0xf8df3362
    42ac:	ldrbtmi	ip, [r8], #-92	; 0xffffffa4
    42b0:			; <UNDEFINED> instruction: 0xf500447a
    42b4:	ldrbtmi	r7, [ip], #176	; 0xb0
    42b8:	andcc	r9, r3, #0
    42bc:	strls	r2, [r2, #-3]
    42c0:	andgt	pc, r4, sp, asr #17
    42c4:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    42c8:			; <UNDEFINED> instruction: 0xe7b66834
    42cc:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    42d0:	andeq	r5, r1, r0, ror #24
    42d4:	andeq	r0, r0, r4, lsl #4
    42d8:			; <UNDEFINED> instruction: 0x00015bb4
    42dc:	ldrdeq	r4, [r0], -r6
    42e0:	andeq	r4, r0, r4, lsr #31
    42e4:	andeq	r3, r0, r8
    42e8:	strheq	r4, [r0], -ip
    42ec:	andeq	r2, r0, r2, ror #31
    42f0:	andeq	r4, r0, r6, ror pc
    42f4:	andeq	r4, r0, r6, ror #30
    42f8:	andeq	r2, r0, ip, asr #31
    42fc:	andeq	r3, r0, r2, lsl r0
    4300:	andeq	r4, r0, r6, asr #30
    4304:	andeq	r2, r0, ip, lsr #31
    4308:	andeq	r4, r0, lr, ror r0
    430c:			; <UNDEFINED> instruction: 0x460cb538
    4310:	cmnlt	r3, fp, asr #16
    4314:	strmi	r3, [r5], -r4, lsl #2
    4318:			; <UNDEFINED> instruction: 0xfff8f7ff
    431c:	strmi	r6, [r3], -r1, lsr #16
    4320:	ldrmi	r4, [ip], -r8, lsr #12
    4324:			; <UNDEFINED> instruction: 0xff16f7ff
    4328:	eoreq	lr, r4, r0, lsr sl
    432c:	strtmi	fp, [r0], -r8, lsr #30
    4330:	pop	{r3, r4, r5, r8, sl, fp, ip, sp, pc}
    4334:	stmdavs	r9, {r3, r4, r5, lr}
    4338:	svclt	0x0000e70c
    433c:	ldrlt	fp, [r0, #-130]	; 0xffffff7e
    4340:	stmdbge	lr, {r2, r3, r7, ip, sp, pc}
    4344:	andeq	lr, ip, r1, lsl #17
    4348:	blmi	696bb4 <log_oom_internal@plt+0x694b9c>
    434c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4350:	movwls	r6, #47131	; 0xb81b
    4354:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4358:	blge	b0a80 <log_oom_internal@plt+0xaea68>
    435c:	blge	3a8f64 <log_oom_internal@plt+0x3a6f4c>
    4360:	blgt	3d5b78 <log_oom_internal@plt+0x3d3b60>
    4364:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    4368:	strtmi	r4, [r0], -r1, lsl #12
    436c:	mrc2	7, 7, pc, cr2, cr15, {7}
    4370:	blmi	416bbc <log_oom_internal@plt+0x414ba4>
    4374:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4378:	blls	2de3e8 <log_oom_internal@plt+0x2dc3d0>
    437c:			; <UNDEFINED> instruction: 0xf04f405a
    4380:	tstle	r2, r0, lsl #6
    4384:	pop	{r2, r3, ip, sp, pc}
    4388:	andlt	r4, r2, r0, lsl r0
    438c:	stcmi	7, cr4, [fp], {112}	; 0x70
    4390:	cmncc	lr, #64, 4	; <UNPREDICTABLE>
    4394:	stmdbmi	fp, {r1, r3, r9, fp, lr}
    4398:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    439c:	ldrtvc	pc, [r6], #1284	; 0x504	; <UNPREDICTABLE>
    43a0:	andcc	r4, r3, #2030043136	; 0x79000000
    43a4:			; <UNDEFINED> instruction: 0xf7fd9400
    43a8:			; <UNDEFINED> instruction: 0xf7fdedb4
    43ac:	svclt	0x0000ecb0
    43b0:	andeq	r5, r1, r0, ror sl
    43b4:	andeq	r0, r0, r4, lsl #4
    43b8:	andeq	r5, r1, r8, asr #20
    43bc:	andeq	r4, r0, ip, asr lr
    43c0:	andeq	r2, r0, r2, asr #29
    43c4:	andeq	r3, r0, ip, asr pc
    43c8:			; <UNDEFINED> instruction: 0xf04fb570
    43cc:	strdlt	r3, [r4], pc	; <UNPREDICTABLE>
    43d0:	bl	fe4c23cc <log_oom_internal@plt+0xfe4c03b4>
    43d4:	mvnvc	pc, pc, asr #8
    43d8:			; <UNDEFINED> instruction: 0xf7fd4604
    43dc:	stmdacs	r0, {r3, r6, r7, sl, fp, sp, lr, pc}
    43e0:	andcs	sp, r0, fp, lsl #22
    43e4:	stc	7, cr15, [lr], {253}	; 0xfd
    43e8:	ldcle	8, cr2, [fp], {5}
    43ec:	strtmi	r2, [r0], -r0, lsl #10
    43f0:	bl	17c23ec <log_oom_internal@plt+0x17c03d4>
    43f4:	andlt	r4, r4, r8, lsr #12
    43f8:			; <UNDEFINED> instruction: 0xf7fdbd70
    43fc:	stmdavs	r5, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    4400:	rscsle	r2, r3, r1, lsl sp
    4404:			; <UNDEFINED> instruction: 0xf7fd2000
    4408:	stmdacs	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    440c:	stccs	12, cr13, [r0, #-140]	; 0xffffff74
    4410:	svclt	0x00b84620
    4414:			; <UNDEFINED> instruction: 0xf7fd426d
    4418:	rsclt	lr, sp, #76, 22	; 0x13000
    441c:	strtmi	r4, [r8], -sp, ror #4
    4420:	ldcllt	0, cr11, [r0, #-16]!
    4424:	vtst.8	d20, d0, d6
    4428:	bmi	58d134 <log_oom_internal@plt+0x58b11c>
    442c:	ldfmis	f2, [r6, #-0]
    4430:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    4434:	sbcvc	pc, r4, r0, lsl #10
    4438:	andls	r3, r0, r3, lsl #4
    443c:	strls	r4, [r2], #-1149	; 0xfffffb83
    4440:	andcs	r9, r6, r1, lsl #10
    4444:	ldcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4448:			; <UNDEFINED> instruction: 0xf7fd4620
    444c:	strcs	lr, [r0, #-2866]	; 0xfffff4ce
    4450:	andlt	r4, r4, r8, lsr #12
    4454:	stmdami	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4458:	bmi	355d04 <log_oom_internal@plt+0x353cec>
    445c:	teqcs	pc, #64, 4	; <UNPREDICTABLE>
    4460:	ldrbtmi	r4, [r8], #-3596	; 0xfffff1f4
    4464:			; <UNDEFINED> instruction: 0xf500447a
    4468:	ldrbtmi	r7, [lr], #-196	; 0xffffff3c
    446c:	andcc	r9, r3, #0
    4470:	strls	r2, [r2], #-3
    4474:			; <UNDEFINED> instruction: 0xf7fd9601
    4478:			; <UNDEFINED> instruction: 0x4605ed58
    447c:	svclt	0x0000e7b7
    4480:	andeq	r4, r0, r4, asr #27
    4484:	andeq	r2, r0, sl, lsr #28
    4488:	andeq	r3, r0, r8, lsr pc
    448c:	muleq	r0, r2, sp
    4490:	strdeq	r2, [r0], -r8
    4494:	andeq	r3, r0, lr, ror #29
    4498:			; <UNDEFINED> instruction: 0x460cb538
    449c:	cmplt	r1, r9, lsl #16
    44a0:	and	r4, r2, r5, lsl #12
    44a4:	svcne	0x0004f854
    44a8:	strtmi	fp, [r8], -r9, lsr #2
    44ac:			; <UNDEFINED> instruction: 0xff8cf7ff
    44b0:	ble	ffdce4b8 <log_oom_internal@plt+0xffdcc4a0>
    44b4:	andcs	fp, r0, r8, lsr sp
    44b8:	svclt	0x0000bd38
    44bc:	blmi	fe756f34 <log_oom_internal@plt+0xfe754f1c>
    44c0:	push	{r1, r3, r4, r5, r6, sl, lr}
    44c4:	strdlt	r4, [r9], r0
    44c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    44cc:			; <UNDEFINED> instruction: 0xf04f9307
    44d0:	movwcs	r0, #768	; 0x300
    44d4:	stmdacs	r0, {r0, r2, r8, r9, ip, pc}
    44d8:	rschi	pc, sp, r0
    44dc:	strmi	r4, [r4], -lr, lsl #12
    44e0:	ldcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    44e4:			; <UNDEFINED> instruction: 0xf0402800
    44e8:	stmibvs	r5!, {r3, r4, r5, r7, pc}
    44ec:	subhi	pc, r8, #14614528	; 0xdf0000
    44f0:	cfstrscs	mvf4, [r0, #-992]	; 0xfffffc20
    44f4:	adcshi	pc, r8, r0
    44f8:	stcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    44fc:			; <UNDEFINED> instruction: 0xf0402800
    4500:	svcmi	0x008e80b9
    4504:			; <UNDEFINED> instruction: 0xf7fd447f
    4508:	stmdacs	r0, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    450c:	adcshi	pc, r9, r0, asr #32
    4510:	eorls	pc, ip, #14614528	; 0xdf0000
    4514:	mcrcs	4, 0, r4, cr0, cr9, {7}
    4518:	adcshi	pc, r9, r0, asr #32
    451c:	ldrbtmi	r4, [lr], #-3721	; 0xfffff177
    4520:	ldc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    4524:			; <UNDEFINED> instruction: 0xf0402800
    4528:	blmi	fe1e4814 <log_oom_internal@plt+0xfe1e27fc>
    452c:	stmibmi	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    4530:	movwls	r4, #13890	; 0x3642
    4534:	ldrbtmi	r2, [r9], #-1
    4538:	strls	r4, [r2], -fp, lsr #12
    453c:	andls	pc, r4, sp, asr #17
    4540:			; <UNDEFINED> instruction: 0xf7fd9700
    4544:	stmdavs	r2!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    4548:	stmibmi	r1, {r1, r5, r8, ip, sp, pc}
    454c:	ldrbtmi	r2, [r9], #-1
    4550:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    4554:	cmnlt	sl, r2, ror #17
    4558:	movwcs	r6, #2081	; 0x821
    455c:	stmdbcs	r0, {r1, r2, r8, r9, ip, pc}
    4560:	addshi	pc, pc, r0
    4564:	andcs	r4, r1, fp, ror r9
    4568:			; <UNDEFINED> instruction: 0xf7fd4479
    456c:	stmdals	r6, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    4570:	b	fe7c256c <log_oom_internal@plt+0xfe7c0554>
    4574:			; <UNDEFINED> instruction: 0xb12269e2
    4578:	andcs	r4, r1, r7, ror r9
    457c:			; <UNDEFINED> instruction: 0xf7fd4479
    4580:	bvs	8bfa88 <log_oom_internal@plt+0x8bda70>
    4584:	ldmdbmi	r5!, {r1, r5, r8, ip, sp, pc}^
    4588:	ldrbtmi	r2, [r9], #-1
    458c:	ldc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    4590:			; <UNDEFINED> instruction: 0xb1226a62
    4594:	andcs	r4, r1, r2, ror r9
    4598:			; <UNDEFINED> instruction: 0xf7fd4479
    459c:	bvs	ff8bfa6c <log_oom_internal@plt+0xff8bda54>
    45a0:	ldmdami	r0!, {r1, r3, r5, r8, ip, sp, pc}^
    45a4:	stmdbvs	r1!, {r0, r2, r8, r9, fp, sp, pc}
    45a8:			; <UNDEFINED> instruction: 0xf7ff4478
    45ac:	blvs	1982b30 <log_oom_internal@plt+0x1980b18>
    45b0:	svcmi	0x006db18d
    45b4:	cdpge	13, 0, cr3, cr5, cr4, {0}
    45b8:	and	r4, r8, pc, ror r4
    45bc:	ldrtmi	r6, [r3], -r0, ror #22
    45c0:	adcmi	r6, r8, #540672	; 0x84000
    45c4:	ldrtmi	fp, [r8], -ip, lsl #30
    45c8:			; <UNDEFINED> instruction: 0xf7ff2000
    45cc:			; <UNDEFINED> instruction: 0xf855f94f
    45d0:	bcs	101e8 <log_oom_internal@plt+0xe1d0>
    45d4:	bvs	fe838da4 <log_oom_internal@plt+0xfe836d8c>
    45d8:	stmdavs	r3, {r3, r4, r5, r8, r9, ip, sp, pc}
    45dc:	stmdbmi	r3!, {r0, r1, r3, r5, r8, r9, ip, sp, pc}^
    45e0:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    45e4:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    45e8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    45ec:	addhi	pc, r4, r0
    45f0:	bl	ff5425ec <log_oom_internal@plt+0xff5405d4>
    45f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    45f8:	addhi	pc, fp, r0
    45fc:	andcs	r4, r0, #92, 18	; 0x170000
    4600:			; <UNDEFINED> instruction: 0xf7fd4479
    4604:			; <UNDEFINED> instruction: 0x4607ecf2
    4608:	rsble	r2, r2, r0, lsl #16
    460c:			; <UNDEFINED> instruction: 0x46024959
    4610:	ldrbtmi	r2, [r9], #-1
    4614:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    4618:			; <UNDEFINED> instruction: 0xf7fd4630
    461c:			; <UNDEFINED> instruction: 0x4638ec92
    4620:	b	11c261c <log_oom_internal@plt+0x11c0604>
    4624:			; <UNDEFINED> instruction: 0xf7fd4628
    4628:	blvs	fe8bef40 <log_oom_internal@plt+0xfe8bcf28>
    462c:	ldmdami	r2, {r1, r3, r5, r8, ip, sp, pc}^
    4630:	stmdbvs	r1!, {r0, r2, r8, r9, fp, sp, pc}
    4634:			; <UNDEFINED> instruction: 0xf7ff4478
    4638:			; <UNDEFINED> instruction: 0x9c05f919
    463c:	bmi	13d4fd4 <log_oom_internal@plt+0x13d2fbc>
    4640:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    4644:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4648:	subsmi	r9, sl, r7, lsl #22
    464c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4650:	strtmi	sp, [r0], -ip, ror #2
    4654:	pop	{r0, r3, ip, sp, pc}
    4658:	stmibvs	r5!, {r4, r5, r6, r7, r8, r9, pc}
    465c:	ldrdhi	pc, [r0, -pc]!	; <UNPREDICTABLE>
    4660:	cfstrscs	mvf4, [r0, #-992]	; 0xfffffc20
    4664:	svcge	0x0048f47f
    4668:	vstrcs.16	s12, [r0, #-202]	; 0xffffff36	; <UNPREDICTABLE>
    466c:	svcge	0x0044f47f
    4670:	strb	r6, [r1, -r5, ror #16]
    4674:	ldrbtmi	r4, [pc], #-3907	; 467c <log_oom_internal@plt+0x2664>
    4678:	stc	7, cr15, [ip], {253}	; 0xfd
    467c:			; <UNDEFINED> instruction: 0xf43f2800
    4680:			; <UNDEFINED> instruction: 0xf8dfaf47
    4684:	ldrbtmi	r9, [r9], #260	; 0x104
    4688:			; <UNDEFINED> instruction: 0xf43f2e00
    468c:	cdpmi	15, 3, cr10, cr15, cr7, {2}
    4690:			; <UNDEFINED> instruction: 0xf7fd447e
    4694:	stmdacs	r0, {r7, sl, fp, sp, lr, pc}
    4698:	svcge	0x0047f43f
    469c:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
    46a0:	ldrmi	lr, [r0], -r5, asr #14
    46a4:			; <UNDEFINED> instruction: 0xf7fdaa06
    46a8:	bls	1bf540 <log_oom_internal@plt+0x1bd528>
    46ac:			; <UNDEFINED> instruction: 0xf47f2a00
    46b0:	stmiavs	r2!, {r0, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    46b4:	ldcmi	7, cr14, [r7], #-344	; 0xfffffea8
    46b8:	cmpne	fp, #64, 4	; <UNPREDICTABLE>
    46bc:	ldmdbmi	r7!, {r1, r2, r4, r5, r9, fp, lr}
    46c0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    46c4:	strbvc	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
    46c8:	andcc	r4, r3, #2030043136	; 0x79000000
    46cc:			; <UNDEFINED> instruction: 0xf7fd9400
    46d0:	blmi	cff758 <log_oom_internal@plt+0xcfd740>
    46d4:	sbcvc	pc, r5, #1325400064	; 0x4f000000
    46d8:	ldrbtmi	r4, [fp], #-2354	; 0xfffff6ce
    46dc:			; <UNDEFINED> instruction: 0xf5034479
    46e0:	ldrdcc	r7, [r3, -r2]
    46e4:	ldc	7, cr15, [r8], {253}	; 0xfd
    46e8:	ldrtmi	r4, [r0], -r4, lsl #12
    46ec:	stc	7, cr15, [r8], #-1012	; 0xfffffc0c
    46f0:			; <UNDEFINED> instruction: 0xf7fd4628
    46f4:	sbfx	lr, lr, #19, #3
    46f8:			; <UNDEFINED> instruction: 0xf44f4b2b
    46fc:	stmdbmi	fp!, {r0, r6, r7, r9, ip, sp, lr}
    4700:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4704:	bicsvc	pc, r2, #12582912	; 0xc00000
    4708:			; <UNDEFINED> instruction: 0xf7fd3103
    470c:	strmi	lr, [r4], -r6, lsl #25
    4710:	blmi	9fe6d0 <log_oom_internal@plt+0x9fc6b8>
    4714:	sbcvc	pc, r3, #1325400064	; 0x4f000000
    4718:	ldrbtmi	r4, [fp], #-2342	; 0xfffff6da
    471c:			; <UNDEFINED> instruction: 0xf5034479
    4720:	ldrdcc	r7, [r3, -r2]
    4724:	ldcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    4728:	strb	r4, [r1, r4, lsl #12]!
    472c:	b	ffbc2728 <log_oom_internal@plt+0xffbc0710>
    4730:	strdeq	r5, [r1], -ip
    4734:	andeq	r0, r0, r4, lsl #4
    4738:			; <UNDEFINED> instruction: 0x000036b8
    473c:	andeq	r3, r0, r4, lsr #13
    4740:	muleq	r0, r4, r6
    4744:	andeq	r3, r0, sl, lsl #13
    4748:	andeq	r3, r0, ip, ror r6
    474c:	andeq	r3, r0, r6, ror #28
    4750:	andeq	r3, r0, lr, ror #28
    4754:	andeq	r3, r0, r8, ror #28
    4758:	andeq	r3, r0, r8, ror #28
    475c:	andeq	r3, r0, lr, ror #28
    4760:	andeq	r3, r0, r4, ror lr
    4764:	andeq	r3, r0, r8, ror lr
    4768:	ldrdeq	r3, [r0], -r8
    476c:	strdeq	r3, [r0], -sl
    4770:	andeq	r3, r0, r8, lsr #28
    4774:	andeq	r3, r0, r6, lsr #28
    4778:	andeq	r3, r0, r8, lsl lr
    477c:	andeq	r5, r1, sl, ror r7
    4780:	andeq	r3, r0, ip, asr #10
    4784:	andeq	r3, r0, lr, ror #9
    4788:	andeq	r3, r0, r6, ror #9
    478c:	strdeq	r3, [r0], -r4
    4790:	andeq	r3, r0, r6, asr #9
    4794:	andeq	r4, r0, r4, lsr fp
    4798:	muleq	r0, sl, fp
    479c:	ldrdeq	r3, [r0], -r0
    47a0:	andeq	r4, r0, sl, lsl fp
    47a4:	andeq	r2, r0, r0, lsl #23
    47a8:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    47ac:	andeq	r2, r0, sl, asr fp
    47b0:	ldrdeq	r4, [r0], -sl
    47b4:	andeq	r2, r0, r0, asr #22
    47b8:	blmi	1d97194 <log_oom_internal@plt+0x1d9517c>
    47bc:	push	{r1, r3, r4, r5, r6, sl, lr}
    47c0:	mcrne	3, 0, r4, cr5, cr0, {7}
    47c4:	ldrdlt	r5, [r1], r3	; <UNPREDICTABLE>
    47c8:	tstls	pc, #1769472	; 0x1b0000
    47cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    47d0:	addshi	pc, r0, r0, asr #5
    47d4:	strmi	sl, [lr], -r4, lsl #24
    47d8:	strtmi	r2, [r9], -r3
    47dc:			; <UNDEFINED> instruction: 0xf7fd4622
    47e0:	stmdacs	r0, {r9, fp, sp, lr, pc}
    47e4:	strtmi	sp, [r0], -r6, asr #22
    47e8:	bl	18c27e4 <log_oom_internal@plt+0x18c07cc>
    47ec:	blle	174c004 <log_oom_internal@plt+0x1749fec>
    47f0:	tstcs	r0, #3620864	; 0x374000
    47f4:			; <UNDEFINED> instruction: 0xf1732a1b
    47f8:	svclt	0x00bc0100
    47fc:	eorsvs	r2, r4, r0, lsl #8
    4800:	ldrmi	sp, [r1], -r6, asr #22
    4804:			; <UNDEFINED> instruction: 0xf04f2302
    4808:			; <UNDEFINED> instruction: 0xf04f0800
    480c:	andcs	r0, r1, #0, 18
    4810:	strls	r2, [r0, #-0]
    4814:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4818:	b	342814 <log_oom_internal@plt+0x3407fc>
    481c:	strmi	r1, [r7], -r3, asr #24
    4820:	adchi	pc, r2, r0
    4824:	ldrdhi	pc, [r0], #-141	; 0xffffff73
    4828:	bmi	16cd474 <log_oom_internal@plt+0x16cb45c>
    482c:	smlatbeq	r8, r8, r1, pc	; <UNPREDICTABLE>
    4830:			; <UNDEFINED> instruction: 0xf7fd447a
    4834:			; <UNDEFINED> instruction: 0x4605eb74
    4838:	ldrcc	fp, [r1, #-432]	; 0xfffffe50
    483c:	blne	ffa571a0 <log_oom_internal@plt+0xffa55188>
    4840:	ldrbtmi	r2, [sl], #-773	; 0xfffffcfb
    4844:	smlatbeq	r1, r8, fp, lr
    4848:			; <UNDEFINED> instruction: 0xf7fd4628
    484c:	tstlt	r0, r8, ror #22
    4850:	stmdbcs	r2, {r0, r6, r8, r9, fp, ip}
    4854:	andcs	sp, r0, ip, asr ip
    4858:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    485c:	svclt	0x00dc2802
    4860:	ldreq	pc, [r5], #-111	; 0xffffff91
    4864:	cfstr64le	mvdx2, [r8], #-0
    4868:	ldrtmi	r4, [r8], -r1, asr #12
    486c:	bl	c2868 <log_oom_internal@plt+0xc0850>
    4870:	and	r6, sp, r5, lsr r0
    4874:	bl	1042870 <log_oom_internal@plt+0x1040858>
    4878:	andcs	r4, r0, r3, lsl #12
    487c:			; <UNDEFINED> instruction: 0xf7fd681c
    4880:	stmdacs	r2, {r1, r6, r7, r8, fp, sp, lr, pc}
    4884:	stccs	12, cr13, [r0], {36}	; 0x24
    4888:	rsbmi	fp, r4, #184, 30	; 0x2e0
    488c:	submi	fp, r4, #224, 4
    4890:	blmi	10171a4 <log_oom_internal@plt+0x101518c>
    4894:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4898:	blls	7de908 <log_oom_internal@plt+0x7dc8f0>
    489c:			; <UNDEFINED> instruction: 0xf04f405a
    48a0:	cmnle	r3, r0, lsl #6
    48a4:	eorlt	r4, r1, r0, lsr #12
    48a8:	mvnshi	lr, #12386304	; 0xbd0000
    48ac:			; <UNDEFINED> instruction: 0xf7fd2000
    48b0:	stmdacs	r2, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    48b4:	rsbmi	fp, r0, #888	; 0x378
    48b8:	submi	fp, r4, #192, 4
    48bc:	ldcmi	13, cr13, [r9, #-928]!	; 0xfffffc60
    48c0:	bmi	e5614c <log_oom_internal@plt+0xe54134>
    48c4:	ldcmi	3, cr2, [r9], #-524	; 0xfffffdf4
    48c8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    48cc:	and	r4, r7, ip, ror r4
    48d0:			; <UNDEFINED> instruction: 0x46214d37
    48d4:	cmncs	pc, #225280	; 0x37000
    48d8:	ldrbtmi	r4, [sp], #-3127	; 0xfffff3c9
    48dc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    48e0:	strbtvc	pc, [r4], #1284	; 0x504	; <UNPREDICTABLE>
    48e4:	stmib	sp, {r0, r1, sp}^
    48e8:	strmi	r4, [r2], #-1280	; 0xfffffb00
    48ec:	bl	7428e8 <log_oom_internal@plt+0x7408d0>
    48f0:	strb	r4, [sp, r4, lsl #12]
    48f4:	cmncs	fp, #12544	; 0x3100
    48f8:	andcs	r4, r0, r1, lsr sl
    48fc:	ldrbtmi	r4, [ip], #-2353	; 0xfffff6cf
    4900:			; <UNDEFINED> instruction: 0xf504447a
    4904:	ldrbtmi	r7, [r9], #-1242	; 0xfffffb26
    4908:	strls	r3, [r0], #-515	; 0xfffffdfd
    490c:	bl	42908 <log_oom_internal@plt+0x408f0>
    4910:	strcs	r4, [r1], #-1576	; 0xfffff9d8
    4914:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4918:	stmdacs	r0, {r0, r2, r9, sl, lr}
    491c:	blmi	ab8fb4 <log_oom_internal@plt+0xab6f9c>
    4920:	stmdbmi	sl!, {r0, r1, r3, r4, r7, r9, sp}
    4924:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4928:	mvnvc	pc, #12582912	; 0xc00000
    492c:			; <UNDEFINED> instruction: 0xf7fd3103
    4930:			; <UNDEFINED> instruction: 0xf8ddeb74
    4934:	strmi	r8, [r4], -r0, asr #32
    4938:	stmdami	r5!, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    493c:	bmi	94cd9c <log_oom_internal@plt+0x94ad84>
    4940:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4944:	ldrbtmi	r4, [r8], #-3108	; 0xfffff3dc
    4948:			; <UNDEFINED> instruction: 0xf500447a
    494c:	ldrbtmi	r7, [ip], #-228	; 0xffffff1c
    4950:	stmib	sp, {r0, r1, r9, ip, sp}^
    4954:	orrscs	r0, r5, #0, 8
    4958:	strcs	r2, [r0, #-3]
    495c:	b	ff942958 <log_oom_internal@plt+0xff940940>
    4960:	ldrdhi	pc, [r0], #-141	; 0xffffff73
    4964:	ldrb	r4, [pc, -r4, lsl #12]!
    4968:	b	ff1c2964 <log_oom_internal@plt+0xff1c094c>
    496c:	andcs	r4, r0, r3, lsl #12
    4970:			; <UNDEFINED> instruction: 0xf7fd681c
    4974:	stmdacs	r2, {r3, r6, r8, fp, sp, lr, pc}
    4978:	ldcmi	13, cr13, [r8, #-532]	; 0xfffffdec
    497c:	bmi	616208 <log_oom_internal@plt+0x6141f0>
    4980:	ldcmi	3, cr2, [r8], {140}	; 0x8c
    4984:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4988:			; <UNDEFINED> instruction: 0xe7a9447c
    498c:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4990:	andeq	r5, r1, r0, lsl #12
    4994:	andeq	r0, r0, r4, lsl #4
    4998:	muleq	r0, ip, ip
    499c:	muleq	r0, lr, ip
    49a0:	andeq	r5, r1, r8, lsr #10
    49a4:			; <UNDEFINED> instruction: 0x00003bb8
    49a8:	muleq	r0, r2, r9
    49ac:	andeq	r4, r0, r8, lsr #18
    49b0:	andeq	r3, r0, r6, lsl #23
    49b4:	andeq	r2, r0, r0, lsl #19
    49b8:	andeq	r4, r0, r6, lsl r9
    49bc:	strdeq	r4, [r0], -r6
    49c0:	andeq	r2, r0, ip, asr r9
    49c4:	andeq	r3, r0, r2, asr fp
    49c8:	ldrdeq	r4, [r0], -r0
    49cc:	andeq	r2, r0, r6, lsr r9
    49d0:	andeq	r4, r0, lr, lsr #17
    49d4:	andeq	r2, r0, r4, lsl r9
    49d8:	muleq	r0, sl, fp
    49dc:	andeq	r3, r0, r4, lsr #22
    49e0:	ldrdeq	r2, [r0], -r6
    49e4:	andeq	r4, r0, ip, ror #16
    49e8:	push	{r0, r1, r2, r6, r7, r9, fp, lr}
    49ec:	strdlt	r4, [sp], r0
    49f0:	svcge	0x00044bc6
    49f4:	cmnvs	r8, sl, ror r4
    49f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    49fc:			; <UNDEFINED> instruction: 0xf04f61fb
    4a00:	stmdacs	r0, {r8, r9}
    4a04:	rscshi	pc, r6, r0
    4a08:	strmi	r7, [r4], -r3, lsl #16
    4a0c:			; <UNDEFINED> instruction: 0xf0002b00
    4a10:			; <UNDEFINED> instruction: 0xf7fd80db
    4a14:			; <UNDEFINED> instruction: 0xf100ea24
    4a18:			; <UNDEFINED> instruction: 0xf5b3030b
    4a1c:	vmax.f32	d0, d16, d0
    4a20:	andscc	r8, r2, r5, lsr #2
    4a24:			; <UNDEFINED> instruction: 0xf0204621
    4a28:	bl	feb44a4c <log_oom_internal@plt+0xfeb42a34>
    4a2c:			; <UNDEFINED> instruction: 0xf10d0d00
    4a30:			; <UNDEFINED> instruction: 0x46500a10
    4a34:	stm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a38:	strmi	r4, [r3], -r2, lsl #11
    4a3c:	cmnvs	r8, r2, lsl #12
    4a40:	and	sp, r8, r3, lsl #6
    4a44:			; <UNDEFINED> instruction: 0xf0004553
    4a48:			; <UNDEFINED> instruction: 0x461a80d9
    4a4c:			; <UNDEFINED> instruction: 0xf8123b01
    4a50:	stmdbcs	pc!, {r0, sl, fp, ip}	; <UNPREDICTABLE>
    4a54:	blmi	febb8e34 <log_oom_internal@plt+0xfebb6e1c>
    4a58:	blgt	d5c4c <log_oom_internal@plt+0xd3c34>
    4a5c:	andsvs	r8, r0, fp, lsl r8
    4a60:	tsthi	r3, r1, asr r0
    4a64:			; <UNDEFINED> instruction: 0xf7fd4650
    4a68:	strmi	lr, [r5], -r8, asr #17
    4a6c:			; <UNDEFINED> instruction: 0xf7fd6178
    4a70:	strmi	lr, [r0], r4, asr #20
    4a74:	stfcss	f6, [r0, #-480]	; 0xfffffe20
    4a78:	addshi	pc, r2, r0
    4a7c:	strtmi	r2, [r8], -r0, lsl #8
    4a80:	andmi	pc, r0, r8, asr #17
    4a84:	stm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a88:	stmdacs	r0, {r3, r4, r5, r6, r8, sp, lr}
    4a8c:	teqhi	r8, r0	; <UNPREDICTABLE>
    4a90:	bmi	fe857918 <log_oom_internal@plt+0xfe855900>
    4a94:	addlt	pc, r4, #14614528	; 0xdf0000
    4a98:			; <UNDEFINED> instruction: 0xf8df447b
    4a9c:	ldrbtmi	r9, [sl], #-644	; 0xfffffd7c
    4aa0:			; <UNDEFINED> instruction: 0xf5033203
    4aa4:	ldrbtmi	r7, [fp], #1014	; 0x3f6
    4aa8:	teqvs	ip, r9	; <illegal shifter operand>
    4aac:	ldrhtvs	r6, [fp], #-10
    4ab0:	andge	pc, ip, r7, asr #17
    4ab4:			; <UNDEFINED> instruction: 0x4628e03d
    4ab8:	svc	0x00daf7fc
    4abc:	andcs	pc, r0, #1325400064	; 0x4f000000
    4ac0:			; <UNDEFINED> instruction: 0xf7fd4621
    4ac4:	vmlane.f16	s28, s12, s0	; <UNPREDICTABLE>
    4ac8:	adcshi	pc, r0, r0, asr #5
    4acc:	tsteq	r8, r7, lsl #2	; <UNPREDICTABLE>
    4ad0:	mrc2	7, 3, pc, cr2, cr15, {7}
    4ad4:	vmlal.s8	q9, d0, d0
    4ad8:	ldmibvs	fp!, {r0, r1, r2, r6, r7, pc}
    4adc:	ldmibmi	r1, {r0, r3, r4, ip, lr, pc}
    4ae0:	andcs	r4, sp, #24, 12	; 0x1800000
    4ae4:	ldrbtmi	r6, [r9], #-379	; 0xfffffe85
    4ae8:	svc	0x00faf7fc
    4aec:			; <UNDEFINED> instruction: 0x4682697b
    4af0:			; <UNDEFINED> instruction: 0x4628b978
    4af4:	svc	0x00bcf7fc
    4af8:			; <UNDEFINED> instruction: 0x46214652
    4afc:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b00:	vmlal.s8	q9, d0, d0
    4b04:	ldrbmi	r8, [r0], -r2, asr #1
    4b08:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b0c:	mrrcle	8, 0, r2, pc, cr5	; <UNPREDICTABLE>
    4b10:			; <UNDEFINED> instruction: 0x461869bb
    4b14:	movwcc	r6, #6459	; 0x193b
    4b18:			; <UNDEFINED> instruction: 0xf7fc613b
    4b1c:	ldrtmi	lr, [r0], -sl, asr #31
    4b20:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b24:	strtmi	r2, [r8], -r0, lsl #6
    4b28:	andcc	pc, r0, r8, asr #17
    4b2c:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b30:			; <UNDEFINED> instruction: 0xf100b318
    4b34:			; <UNDEFINED> instruction: 0x46200413
    4b38:	b	e42b34 <log_oom_internal@plt+0xe40b1c>
    4b3c:	cmnvs	r8, r3, lsl #12
    4b40:	mvnle	r2, r0, lsl #16
    4b44:			; <UNDEFINED> instruction: 0x46204659
    4b48:			; <UNDEFINED> instruction: 0xf7fd61bb
    4b4c:	ldrdlt	lr, [r0, #-144]	; 0xffffff70
    4b50:	strbmi	r2, [r9], -r4, lsl #4
    4b54:			; <UNDEFINED> instruction: 0xf7fd4620
    4b58:	pkhbtmi	lr, r2, ip, lsl #18
    4b5c:	stmdacs	r0, {r3, r4, r5, r6, r8, sp, lr}
    4b60:			; <UNDEFINED> instruction: 0xf04fd0a9
    4b64:			; <UNDEFINED> instruction: 0xf7fd30ff
    4b68:	movwcs	lr, #2240	; 0x8c0
    4b6c:			; <UNDEFINED> instruction: 0xf8c84628
    4b70:			; <UNDEFINED> instruction: 0xf7fd3000
    4b74:	stmdacs	r0, {r2, r3, fp, sp, lr, pc}
    4b78:			; <UNDEFINED> instruction: 0x4628d1db
    4b7c:	svc	0x00c8f7fc
    4b80:	blmi	189752c <log_oom_internal@plt+0x1895514>
    4b84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4b88:	ldmibvs	fp!, {r1, r3, r4, fp, sp, lr}^
    4b8c:			; <UNDEFINED> instruction: 0xf04f405a
    4b90:			; <UNDEFINED> instruction: 0xf0400300
    4b94:	ldmdbvs	r8!, {r0, r1, r2, r4, r5, r7, pc}
    4b98:	ldrtmi	r3, [sp], r4, lsr #14
    4b9c:	svchi	0x00f0e8bd
    4ba0:	stccs	8, cr6, [r2], {4}
    4ba4:	teqvs	sp, r8, lsl #30
    4ba8:	strtmi	sp, [r8], -sl, ror #1
    4bac:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bb0:	stcle	8, cr2, [r5], #-8
    4bb4:	stmibvc	r4!, {r2, r7, r9, fp, sp, lr, pc}^
    4bb8:	stmibvc	r4!, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    4bbc:			; <UNDEFINED> instruction: 0xf989fa5f
    4bc0:	movweq	pc, #457	; 0x1c9	; <UNPREDICTABLE>
    4bc4:			; <UNDEFINED> instruction: 0xe7db613b
    4bc8:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    4bcc:			; <UNDEFINED> instruction: 0xe74944fa
    4bd0:			; <UNDEFINED> instruction: 0x465168fa
    4bd4:	ldrsbgt	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    4bd8:	cmpcc	r2, #64, 4	; <UNPREDICTABLE>
    4bdc:	andls	r9, r2, #50331648	; 0x3000000
    4be0:	ldmib	r7, {r2, r3, r4, r5, r6, r7, sl, lr}^
    4be4:			; <UNDEFINED> instruction: 0xf8cd0201
    4be8:	andls	ip, r0, r4
    4bec:			; <UNDEFINED> instruction: 0xf7fd2006
    4bf0:			; <UNDEFINED> instruction: 0xe78de99c
    4bf4:	teqge	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    4bf8:			; <UNDEFINED> instruction: 0xe73344fa
    4bfc:			; <UNDEFINED> instruction: 0xe72a4652
    4c00:	bmi	135648c <log_oom_internal@plt+0x1354474>
    4c04:	andcs	r4, r3, sp, asr #24
    4c08:	ldrbtmi	r4, [sl], #-3405	; 0xfffff2b3
    4c0c:	strmi	r4, [r2], #-1148	; 0xfffffb84
    4c10:			; <UNDEFINED> instruction: 0xf504447d
    4c14:	vqshl.s8	<illegal reg q11.5>, q11, q8
    4c18:			; <UNDEFINED> instruction: 0xf8cd3339
    4c1c:	strls	sl, [r1, #-8]
    4c20:			; <UNDEFINED> instruction: 0xf7fd9400
    4c24:	cmnvs	r8, r2, lsl #19
    4c28:			; <UNDEFINED> instruction: 0xe7a96138
    4c2c:			; <UNDEFINED> instruction: 0xf8d84653
    4c30:	ldrmi	r9, [r8], -r0
    4c34:	ldrdge	pc, [ip], -r7
    4c38:	svc	0x00e4f7fc
    4c3c:	mcrrle	8, 0, r2, r7, cr2
    4c40:	svceq	0x0000f1b9
    4c44:			; <UNDEFINED> instruction: 0xf1c9bfb8
    4c48:	blx	17c7050 <log_oom_internal@plt+0x17c5038>
    4c4c:			; <UNDEFINED> instruction: 0xf1c9f989
    4c50:	teqvs	fp, r0, lsl #6
    4c54:			; <UNDEFINED> instruction: 0xf7fc69b8
    4c58:	ldrtmi	lr, [r0], -ip, lsr #30
    4c5c:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c60:			; <UNDEFINED> instruction: 0xf7fc4628
    4c64:			; <UNDEFINED> instruction: 0xe78bef56
    4c68:			; <UNDEFINED> instruction: 0xe7f36138
    4c6c:	vpmin.s8	d20, d0, d21
    4c70:	ldcmi	3, cr3, [r5], #-204	; 0xffffff34
    4c74:	ldmdbmi	r5!, {sp}
    4c78:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4c7c:	rscvc	pc, lr, #8388608	; 0x800000
    4c80:	andls	r4, r0, #2030043136	; 0x79000000
    4c84:			; <UNDEFINED> instruction: 0xf7fd1ce2
    4c88:	ldrbmi	lr, [r2], -r4, asr #18
    4c8c:	ldrdls	pc, [r0], -r8
    4c90:			; <UNDEFINED> instruction: 0xf8d74610
    4c94:			; <UNDEFINED> instruction: 0xf7fca00c
    4c98:	stmdacs	r2, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4c9c:	strls	sp, [r3], #-3536	; 0xfffff230
    4ca0:	stcmi	0, cr2, [fp], #-12
    4ca4:	bmi	ad65d0 <log_oom_internal@plt+0xad45b8>
    4ca8:	cmpvc	r4, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    4cac:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    4cb0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4cb4:	andge	pc, r8, sp, asr #17
    4cb8:			; <UNDEFINED> instruction: 0xf50244fc
    4cbc:			; <UNDEFINED> instruction: 0xf8cd72f6
    4cc0:	andls	ip, r0, #4
    4cc4:	strmi	r4, [r2], #-1570	; 0xfffff9de
    4cc8:	stmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ccc:			; <UNDEFINED> instruction: 0xe7c16138
    4cd0:	andcs	r9, r3, r3, lsl #8
    4cd4:	strbmi	r4, [r9], -r1, lsr #20
    4cd8:			; <UNDEFINED> instruction: 0xf44f4c21
    4cdc:			; <UNDEFINED> instruction: 0xf8df7352
    4ce0:	ldrbtmi	ip, [sl], #-132	; 0xffffff7c
    4ce4:			; <UNDEFINED> instruction: 0xf502447c
    4ce8:	ldrbtmi	r7, [ip], #758	; 0x2f6
    4cec:			; <UNDEFINED> instruction: 0xf8cd9200
    4cf0:	stmdane	r2!, {r3, sp, pc}
    4cf4:	andgt	pc, r4, sp, asr #17
    4cf8:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cfc:			; <UNDEFINED> instruction: 0xe7a96138
    4d00:			; <UNDEFINED> instruction: 0xe73a6138
    4d04:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d08:	andeq	r5, r1, r8, asr #7
    4d0c:	andeq	r0, r0, r4, lsl #4
    4d10:	andeq	r3, r0, ip, lsr #21
    4d14:	andeq	r4, r0, ip, asr r7
    4d18:			; <UNDEFINED> instruction: 0x000027be
    4d1c:	andeq	r2, r0, sl, lsr r7
    4d20:	andeq	r3, r0, r4, lsl #25
    4d24:	andeq	r3, r0, r6, ror sl
    4d28:	andeq	r5, r1, r8, lsr r2
    4d2c:	andeq	r3, r0, r8, lsr r9
    4d30:	andeq	r3, r0, ip, lsr #19
    4d34:	andeq	r3, r0, ip, lsl #18
    4d38:	andeq	r2, r0, r2, asr r6
    4d3c:	andeq	r4, r0, r8, ror #11
    4d40:	andeq	r3, r0, r0, lsl #18
    4d44:	andeq	r4, r0, ip, ror r5
    4d48:	andeq	r2, r0, r2, ror #11
    4d4c:	andeq	r2, r0, r8, lsr #12
    4d50:	andeq	r2, r0, ip, lsr #11
    4d54:	andeq	r4, r0, r2, asr #10
    4d58:			; <UNDEFINED> instruction: 0x000038b4
    4d5c:	andeq	r4, r0, r2, lsl r5
    4d60:	andeq	r2, r0, r8, ror r5
    4d64:	andeq	r3, r0, sl, asr #16
    4d68:	blmi	d97644 <log_oom_internal@plt+0xd9562c>
    4d6c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4d70:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    4d74:	strmi	sl, [r6], -r2, lsl #30
    4d78:	rsbsvs	r6, fp, fp, lsl r8
    4d7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4d80:	suble	r2, r7, r0, lsl #16
    4d84:	blcs	22d98 <log_oom_internal@plt+0x20d80>
    4d88:			; <UNDEFINED> instruction: 0xf7fdd041
    4d8c:			; <UNDEFINED> instruction: 0xf100e868
    4d90:			; <UNDEFINED> instruction: 0xf5b3030e
    4d94:	stmdale	r2, {r7, r8, r9, sl, fp}^
    4d98:			; <UNDEFINED> instruction: 0x46313015
    4d9c:	andeq	pc, r7, r0, lsr #32
    4da0:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    4da4:	strtmi	sl, [r8], -r2, lsl #26
    4da8:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
    4dac:	strmi	r4, [r3], -r8, lsr #5
    4db0:	stmdale	r2, {r2, r9, sl, lr}
    4db4:	addsmi	lr, sp, #7
    4db8:	ldrmi	sp, [ip], -pc, lsr #32
    4dbc:			; <UNDEFINED> instruction: 0xf8143b01
    4dc0:	bcs	bcfdcc <log_oom_internal@plt+0xbcddb4>
    4dc4:	blmi	8391a8 <log_oom_internal@plt+0x837190>
    4dc8:	blgt	1d5fbc <log_oom_internal@plt+0x1d3fa4>
    4dcc:	eorvs	r7, r0, fp, lsl r8
    4dd0:			; <UNDEFINED> instruction: 0x73236061
    4dd4:	smlatbcs	r6, r2, r0, r6
    4dd8:			; <UNDEFINED> instruction: 0xf7fc4628
    4ddc:			; <UNDEFINED> instruction: 0x4604ef92
    4de0:			; <UNDEFINED> instruction: 0xf7ff4630
    4de4:	blx	fed445f0 <log_oom_internal@plt+0xfed425d8>
    4de8:	bmi	641c00 <log_oom_internal@plt+0x63fbe8>
    4dec:	ldrbtmi	r0, [sl], #-2395	; 0xfffff6a5
    4df0:	bicsvc	lr, r0, #77824	; 0x13000
    4df4:	svclt	0x00084b13
    4df8:	ldmpl	r3, {r5, r9, sl, lr}^
    4dfc:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    4e00:			; <UNDEFINED> instruction: 0xf04f405a
    4e04:	tstle	r9, r0, lsl #6
    4e08:	ldrtmi	r3, [sp], ip, lsl #14
    4e0c:	ldcmi	13, cr11, [r0, #-960]	; 0xfffffc40
    4e10:			; <UNDEFINED> instruction: 0xe7e0447d
    4e14:	ldrbtmi	r4, [sp], #-3343	; 0xfffff2f1
    4e18:			; <UNDEFINED> instruction: 0x462ce7dd
    4e1c:	stcmi	7, cr14, [lr], {211}	; 0xd3
    4e20:	orrcc	pc, r7, #64, 4
    4e24:	andcs	r4, r0, sp, lsl #20
    4e28:	ldrbtmi	r4, [ip], #-2317	; 0xfffff6f3
    4e2c:			; <UNDEFINED> instruction: 0xf504447a
    4e30:	ldrbtmi	r7, [r9], #-1278	; 0xfffffb02
    4e34:	strls	r3, [r0], #-515	; 0xfffffdfd
    4e38:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e3c:	svc	0x0066f7fc
    4e40:	andeq	r5, r1, r0, asr r0
    4e44:	andeq	r0, r0, r4, lsl #4
    4e48:	ldrdeq	r3, [r0], -r8
    4e4c:	andeq	r4, r1, lr, asr #31
    4e50:	muleq	r0, r0, r7
    4e54:	andeq	r3, r0, sl, lsl #15
    4e58:	andeq	r4, r0, sl, asr #7
    4e5c:	andeq	r2, r0, r0, lsr r4
    4e60:	andeq	r2, r0, r6, ror r4
    4e64:	svcmi	0x00f0e92d
    4e68:			; <UNDEFINED> instruction: 0xf8df4691
    4e6c:	addlt	r2, sp, r8, ror r5
    4e70:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4e74:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
    4e78:	orrvc	pc, r0, pc, asr #8
    4e7c:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    4e80:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
    4e84:	ldmdavs	fp, {sl, sp}
    4e88:			; <UNDEFINED> instruction: 0xf04f930b
    4e8c:	strls	r0, [r8], #-768	; 0xfffffd00
    4e90:	svc	0x0012f7fc
    4e94:	vmull.p8	<illegal reg q8.5>, d0, d5
    4e98:			; <UNDEFINED> instruction: 0xf1b98084
    4e9c:	rsble	r0, r6, r0, lsl #30
    4ea0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    4ea4:	tstcs	r0, r8, lsl #20
    4ea8:			; <UNDEFINED> instruction: 0xf7fc4640
    4eac:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4eb0:	rschi	pc, r4, r0, asr #5
    4eb4:			; <UNDEFINED> instruction: 0xf7fc2000
    4eb8:	vmax.f32	d30, d24, d30
    4ebc:	vst4.<illegal width 64>	{d16,d18,d20,d22}, [pc], r1
    4ec0:	vrshr.s64	<illegal reg q11.5>, q1, #64
    4ec4:	strmi	r0, [r1], r8, lsl #2
    4ec8:			; <UNDEFINED> instruction: 0xf7fc9808
    4ecc:	mcrne	14, 0, lr, cr6, cr6, {7}
    4ed0:	adchi	pc, r9, r0, asr #5
    4ed4:	andeq	pc, r8, r9, asr #7
    4ed8:			; <UNDEFINED> instruction: 0xf7fc2400
    4edc:	mulcs	r1, ip, pc	; <UNPREDICTABLE>
    4ee0:	rscscc	pc, pc, #79	; 0x4f
    4ee4:			; <UNDEFINED> instruction: 0xf04f9000
    4ee8:			; <UNDEFINED> instruction: 0x463133ff
    4eec:	stmib	sp, {r3, r5, r9, sl, lr}^
    4ef0:	strls	r4, [r2], #-1027	; 0xfffffbfd
    4ef4:			; <UNDEFINED> instruction: 0xf7fd9401
    4ef8:			; <UNDEFINED> instruction: 0xf1b0e87e
    4efc:	vqdmlal.s<illegal width 8>	q8, d0, d0
    4f00:	strtmi	r8, [r2], -r0, ror #1
    4f04:			; <UNDEFINED> instruction: 0x46284631
    4f08:	stc	7, cr15, [r6, #1008]!	; 0x3f0
    4f0c:			; <UNDEFINED> instruction: 0xf7fc4630
    4f10:	stmdacs	r0, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    4f14:	rscshi	pc, r9, r0, asr #5
    4f18:			; <UNDEFINED> instruction: 0xf7fc4630
    4f1c:			; <UNDEFINED> instruction: 0xf06fee7a
    4f20:	stmdbls	r8, {r0, r1, r5, r6, r9}
    4f24:	ldrmi	r4, [r0], -r3, asr #12
    4f28:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f2c:	vmlal.s8	q9, d0, d0
    4f30:	strtmi	r8, [r0], -r9, lsr #3
    4f34:	mcr	7, 3, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4f38:	stclle	8, cr2, [r2, #-20]	; 0xffffffec
    4f3c:	strteq	pc, [ip], #2271	; 0x8df
    4f40:	movwvc	pc, #54351	; 0xd44f	; <UNPREDICTABLE>
    4f44:	strtcs	pc, [r8], #2271	; 0x8df
    4f48:			; <UNDEFINED> instruction: 0xf8df4621
    4f4c:	ldrbtmi	ip, [r8], #-1192	; 0xfffffb58
    4f50:			; <UNDEFINED> instruction: 0xf500447a
    4f54:	ldrbtmi	r7, [ip], #3
    4f58:	andcc	r9, r3, #0
    4f5c:	andhi	pc, ip, sp, asr #17
    4f60:	andcs	r9, r6, r2, lsl #14
    4f64:	andgt	pc, r4, sp, asr #17
    4f68:	svc	0x00def7fc
    4f6c:	vst4.8	{d30-d33}, [pc :128], r9
    4f70:	strbmi	r7, [r0], -r0, lsl #3
    4f74:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    4f78:	mrc	7, 4, APSR_nzcv, cr14, cr12, {7}
    4f7c:	ble	194c79c <log_oom_internal@plt+0x194a784>
    4f80:	svc	0x00baf7fc
    4f84:	stcne	8, cr6, [r3], #16
    4f88:	strbmi	sp, [r8], -ip, lsl #1
    4f8c:	mrc	7, 1, APSR_nzcv, cr10, cr12, {7}
    4f90:	vsub.i8	d2, d0, d2
    4f94:	stfcsd	f0, [r0], {51}	; 0x33
    4f98:	rsbmi	fp, r4, #184, 30	; 0x2e0
    4f9c:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    4fa0:			; <UNDEFINED> instruction: 0xf7fce00f
    4fa4:	strmi	lr, [r3], -sl, lsr #31
    4fa8:	ldmdavs	ip, {r5, r9, sl, lr}
    4fac:	mcr	7, 1, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4fb0:	stcle	8, cr2, [r0], #-8
    4fb4:			; <UNDEFINED> instruction: 0xf04f2c00
    4fb8:	svclt	0x00b836ff
    4fbc:	rsclt	r4, r4, #100, 4	; 0x40000006
    4fc0:	stmdals	r8, {r2, r5, r6, r9, lr}
    4fc4:	ldcl	7, cr15, [r4, #-1008]!	; 0xfffffc10
    4fc8:			; <UNDEFINED> instruction: 0xf7fc4630
    4fcc:	strtmi	lr, [r8], -lr, lsl #29
    4fd0:	mcr	7, 4, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4fd4:	strtcs	pc, [r0], #-2271	; 0xfffff721
    4fd8:	strcc	pc, [ip], #-2271	; 0xfffff721
    4fdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4fe0:	blls	2df050 <log_oom_internal@plt+0x2dd038>
    4fe4:			; <UNDEFINED> instruction: 0xf04f405a
    4fe8:			; <UNDEFINED> instruction: 0xf0400300
    4fec:	strtmi	r8, [r0], -r2, ror #3
    4ff0:	pop	{r0, r2, r3, ip, sp, pc}
    4ff4:			; <UNDEFINED> instruction: 0xf8df8ff0
    4ff8:	strtmi	r2, [r1], -r4, lsl #8
    4ffc:	strmi	pc, [r0], #-2271	; 0xfffff721
    5000:	ldrbtmi	r2, [sl], #-3
    5004:	bmi	fffe9810 <log_oom_internal@plt+0xfffe77f8>
    5008:			; <UNDEFINED> instruction: 0xf504447c
    500c:	vshl.s8	d23, d3, d0
    5010:	ldrbtmi	r2, [sl], #-771	; 0xfffffcfd
    5014:	strmi	r9, [r2], #-1024	; 0xfffffc00
    5018:			; <UNDEFINED> instruction: 0xf7fc9702
    501c:			; <UNDEFINED> instruction: 0xf04fef86
    5020:			; <UNDEFINED> instruction: 0x460436ff
    5024:			; <UNDEFINED> instruction: 0xf7fce7cd
    5028:	strmi	lr, [r3], -r8, ror #30
    502c:	ldmdavs	ip, {sp}
    5030:	stcl	7, cr15, [r8, #1008]!	; 0x3f0
    5034:	stcle	8, cr2, [pc], #-8	; 5034 <log_oom_internal@plt+0x301c>
    5038:	svclt	0x00b82c00
    503c:	rsclt	r4, r4, #100, 4	; 0x40000006
    5040:	vmlal.u<illegal width 8>	q10, d9, d0[5]
    5044:			; <UNDEFINED> instruction: 0xf7fc0008
    5048:	ldr	lr, [sl, r6, ror #29]!
    504c:	strtmi	sl, [r8], -r9, lsl #18
    5050:	stmdbls	r9, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5054:	blx	fec4305a <log_oom_internal@plt+0xfec41042>
    5058:	vmull.p8	<illegal reg q8.5>, d0, d4
    505c:	cmnle	r7, r3, lsr #3
    5060:	ldcl	7, cr15, [r0, #1008]	; 0x3f0
    5064:	vsub.i8	d2, d0, d2
    5068:	stmdals	sl, {r1, r4, r5, r8, pc}
    506c:	ldreq	pc, [r5], #-111	; 0xffffff91
    5070:	ldc	7, cr15, [lr, #-1008]	; 0xfffffc10
    5074:			; <UNDEFINED> instruction: 0xf7fc9809
    5078:			; <UNDEFINED> instruction: 0xe7a2ed1c
    507c:			; <UNDEFINED> instruction: 0xf44f4be2
    5080:	stmibmi	r2!, {r1, r2, r9, ip, sp, lr}^
    5084:	ldrbtmi	r2, [fp], #-0
    5088:			; <UNDEFINED> instruction: 0xf5034479
    508c:	tstcc	r3, r3, lsl #6
    5090:	svc	0x00c2f7fc
    5094:	ldr	r4, [r4, r4, lsl #12]
    5098:			; <UNDEFINED> instruction: 0x46214add
    509c:	vadd.i8	d25, d0, d8
    50a0:	ldrbtmi	r2, [sl], #-797	; 0xfffffce3
    50a4:	andls	r4, r1, #56064	; 0xdb00
    50a8:	ldrbtmi	r4, [ip], #-2779	; 0xfffff525
    50ac:	strvc	pc, [r3], #-1284	; 0xfffffafc
    50b0:	ldrbtmi	r9, [sl], #-2
    50b4:	strls	r2, [r0], #-3
    50b8:			; <UNDEFINED> instruction: 0xf7fc4402
    50bc:			; <UNDEFINED> instruction: 0x4604ef36
    50c0:	stmdals	r8, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    50c4:	stcl	7, cr15, [ip, #1008]!	; 0x3f0
    50c8:			; <UNDEFINED> instruction: 0xf7fc4620
    50cc:	stmdacs	r2, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    50d0:			; <UNDEFINED> instruction: 0xf1c9bfde
    50d4:	rsclt	r0, r4, #0, 8
    50d8:			; <UNDEFINED> instruction: 0xf77f4264
    50dc:	stclmi	15, cr10, [pc], {114}	; 0x72
    50e0:	stmdals	r8, {r0, r3, r6, r9, sl, lr}
    50e4:	msrcs	CPSR_xc, #64, 4
    50e8:	bmi	ff3562e0 <log_oom_internal@plt+0xff3542c8>
    50ec:	cfstrdmi	mvd9, [sp], {1}
    50f0:			; <UNDEFINED> instruction: 0xf502447a
    50f4:	andls	r7, r3, r3, lsl #4
    50f8:	andcs	r4, r3, ip, ror r4
    50fc:	stmdane	r2!, {r9, ip, pc}
    5100:			; <UNDEFINED> instruction: 0xf7fc9702
    5104:			; <UNDEFINED> instruction: 0x4604ef12
    5108:	stmdals	r8, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    510c:	svc	0x002af7fc
    5110:	mrc	7, 7, APSR_nzcv, cr2, cr12, {7}
    5114:	strtmi	r4, [r0], -r3, lsl #12
    5118:			; <UNDEFINED> instruction: 0xf7fc681c
    511c:	stmdacs	r2, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    5120:	svcge	0x0039f77f
    5124:	stclmi	6, cr4, [r0], {33}	; 0x21
    5128:	vadd.i8	d25, d0, d8
    512c:	ldrbtmi	r2, [ip], #-810	; 0xfffffcd6
    5130:	strls	r4, [r1], #-2750	; 0xfffff542
    5134:	ldrbtmi	r4, [sl], #-3262	; 0xfffff342
    5138:	andvc	pc, r3, #8388608	; 0x800000
    513c:	ldrbtmi	r9, [ip], #-3
    5140:	andls	r2, r0, #3
    5144:	strls	r1, [r2, -r2, lsr #16]
    5148:	mcr	7, 7, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    514c:	ldr	r4, [r8, -r4, lsl #12]!
    5150:	ldrtmi	sl, [r0], -sl, lsl #18
    5154:	blx	c4315a <log_oom_internal@plt+0xc41142>
    5158:	vmull.p8	<illegal reg q8.5>, d0, d4
    515c:			; <UNDEFINED> instruction: 0xf0008123
    5160:	ldmib	sp, {r0, r1, r7, pc}^
    5164:			; <UNDEFINED> instruction: 0xf1bbb409
    5168:			; <UNDEFINED> instruction: 0xf0000f00
    516c:	stccs	0, cr8, [r0], {237}	; 0xed
    5170:	rscshi	pc, sl, r0
    5174:	ldrbmi	r4, [r8], -pc, lsr #19
    5178:	tstls	r6, r9, ror r4
    517c:	ldc	7, cr15, [r6], #1008	; 0x3f0
    5180:	strmi	r9, [r1], r6, lsl #18
    5184:			; <UNDEFINED> instruction: 0xf7fc4620
    5188:	strmi	lr, [r1, #3250]	; 0xcb2
    518c:			; <UNDEFINED> instruction: 0xf0004682
    5190:	cmnle	r9, #212	; 0xd4
    5194:	movwcs	fp, #8076	; 0x1f8c
    5198:	blcs	dda0 <log_oom_internal@plt+0xbd88>
    519c:	ldrbmi	sp, [r9], #356	; 0x164
    51a0:	movwls	r4, #31141	; 0x79a5
    51a4:	ldrbtmi	r4, [r9], #-1186	; 0xfffffb5e
    51a8:	tstls	r6, r8, asr #12
    51ac:	ldc	7, cr15, [lr, #-1008]	; 0xfffffc10
    51b0:	strmi	r9, [r3], r6, lsl #18
    51b4:			; <UNDEFINED> instruction: 0xf7fc4650
    51b8:			; <UNDEFINED> instruction: 0x4601ed1a
    51bc:	andeq	lr, fp, r9, lsl #22
    51c0:			; <UNDEFINED> instruction: 0xf7fc4451
    51c4:	blls	200b5c <log_oom_internal@plt+0x1feb44>
    51c8:	vmlal.s8	q9, d0, d0
    51cc:			; <UNDEFINED> instruction: 0x462080dd
    51d0:	stcl	7, cr15, [lr], #-1008	; 0xfffffc10
    51d4:			; <UNDEFINED> instruction: 0xf7fc9809
    51d8:	strcs	lr, [r0], #-3180	; 0xfffff394
    51dc:	movwcs	r2, #512	; 0x200
    51e0:	strls	r4, [r0], #-1576	; 0xfffff9d8
    51e4:	mrc	7, 2, APSR_nzcv, cr14, cr12, {7}
    51e8:	svclt	0x00083101
    51ec:	svccc	0x00fff1b0
    51f0:			; <UNDEFINED> instruction: 0x4630d019
    51f4:	ldcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    51f8:	ldrb	r4, [r3], -r6, lsl #12
    51fc:	strtmi	r4, [r1], -pc, lsl #21
    5200:	andcs	r4, r3, pc, lsl #25
    5204:	andls	r4, r1, #2046820352	; 0x7a000000
    5208:	ldrbtmi	r4, [ip], #-2702	; 0xfffff572
    520c:	strvc	pc, [r3], #-1284	; 0xfffffafc
    5210:	movwcs	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    5214:	strls	r4, [r0], #-1146	; 0xfffffb86
    5218:			; <UNDEFINED> instruction: 0xf8cd4402
    521c:			; <UNDEFINED> instruction: 0xf7fc8008
    5220:	strmi	lr, [r4], -r4, lsl #29
    5224:			; <UNDEFINED> instruction: 0xf7fce6cd
    5228:	strmi	lr, [r3], -r8, ror #28
    522c:	ldmdavs	ip, {r5, r9, sl, lr}
    5230:	stcl	7, cr15, [r8], #1008	; 0x3f0
    5234:			; <UNDEFINED> instruction: 0xf77f2802
    5238:	strtmi	sl, [r1], -lr, lsr #29
    523c:	bmi	fe0d844c <log_oom_internal@plt+0xfe0d6434>
    5240:	ldrbtmi	r2, [ip], #-3
    5244:	andgt	pc, r8, #14614528	; 0xdf0000
    5248:	vst3.16	{d20-d22}, [pc :256], sl
    524c:	ldrbtmi	r7, [ip], #772	; 0x304
    5250:	andvc	pc, r3, #8388608	; 0x800000
    5254:	andls	r9, r0, #524288	; 0x80000
    5258:			; <UNDEFINED> instruction: 0xf8cd4622
    525c:	strmi	ip, [r2], #-4
    5260:	mcr	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5264:	strt	r4, [ip], r4, lsl #12
    5268:			; <UNDEFINED> instruction: 0xf7fc2000
    526c:	stmdacs	r4, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    5270:	stmdals	sl, {r2, r3, r6, sl, fp, ip, lr, pc}
    5274:	ldreq	pc, [r0], #-111	; 0xffffff91
    5278:	ldc	7, cr15, [sl], {252}	; 0xfc
    527c:			; <UNDEFINED> instruction: 0xf7fc9809
    5280:			; <UNDEFINED> instruction: 0xe69eec18
    5284:			; <UNDEFINED> instruction: 0xf7fc9808
    5288:			; <UNDEFINED> instruction: 0xf7fcee6e
    528c:			; <UNDEFINED> instruction: 0x4603ee36
    5290:	ldmdavs	ip, {r5, r9, sl, lr}
    5294:	ldc	7, cr15, [r6], #1008	; 0x3f0
    5298:			; <UNDEFINED> instruction: 0xf77f2802
    529c:			; <UNDEFINED> instruction: 0x4621ae7c
    52a0:	stmdals	r8, {r2, r3, r5, r6, sl, fp, lr}
    52a4:	teqcs	r1, #64, 4	; <UNPREDICTABLE>
    52a8:	strls	r4, [r1], #-1148	; 0xfffffb84
    52ac:	bmi	1ad845c <log_oom_internal@plt+0x1ad6444>
    52b0:	andls	r4, r2, ip, ror r4
    52b4:	andcs	r4, r3, sl, ror r4
    52b8:	andvc	pc, r3, #8388608	; 0x800000
    52bc:	andhi	pc, ip, sp, asr #17
    52c0:	strtmi	r9, [r2], -r0, lsl #4
    52c4:			; <UNDEFINED> instruction: 0xf7fc4402
    52c8:			; <UNDEFINED> instruction: 0x4604ee30
    52cc:	stmdami	r4!, {r0, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    52d0:	bmi	190d730 <log_oom_internal@plt+0x190b718>
    52d4:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    52d8:	ldrbtmi	r4, [r8], #-3171	; 0xfffff39d
    52dc:			; <UNDEFINED> instruction: 0xf500447a
    52e0:	ldrbtmi	r7, [ip], #-11
    52e4:	strls	r9, [r1], #-0
    52e8:	vst1.8	{d19-d22}, [pc], r3
    52ec:	strdcs	r7, [r3], -r5
    52f0:			; <UNDEFINED> instruction: 0xf7fc9702
    52f4:			; <UNDEFINED> instruction: 0x4604ee1a
    52f8:			; <UNDEFINED> instruction: 0xf7fc980a
    52fc:	stmdals	r9, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    5300:	bl	ff5c32f8 <log_oom_internal@plt+0xff5c12e0>
    5304:			; <UNDEFINED> instruction: 0xf6bf2c00
    5308:	ldrb	sl, [sl], -r8, ror #30
    530c:	tstcs	r1, r7, asr r8
    5310:	vmov.i16	q10, #18176	; 0x4700
    5314:	ldfmie	f0, [r7], {-0}
    5318:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    531c:	andvc	pc, fp, r0, lsl #10
    5320:	andls	r4, r0, ip, ror r4
    5324:	andcc	r9, r3, #16777216	; 0x1000000
    5328:	mvnsvc	pc, #1325400064	; 0x4f000000
    532c:			; <UNDEFINED> instruction: 0xf8cd2005
    5330:			; <UNDEFINED> instruction: 0xf7fc8008
    5334:			; <UNDEFINED> instruction: 0x4604edfa
    5338:			; <UNDEFINED> instruction: 0x464ae7de
    533c:	ldrbmi	r4, [r8], -r1, lsr #12
    5340:	bl	ff3c3338 <log_oom_internal@plt+0xff3c1320>
    5344:	str	r4, [r8, -r3, lsl #12]!
    5348:			; <UNDEFINED> instruction: 0xf44f4c4b
    534c:	bmi	12e22e0 <log_oom_internal@plt+0x12e02c8>
    5350:	stmdbmi	fp, {r3, r4, r6, r9, sl, lr}^
    5354:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5358:	andvc	pc, pc, #8388608	; 0x800000
    535c:	andls	r4, r0, #2030043136	; 0x79000000
    5360:	andcc	r4, r3, #35651584	; 0x2200000
    5364:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    5368:	mcrrmi	6, 2, r4, r6, cr0
    536c:	vpmax.s8	q10, q0, q3
    5370:	stmdbmi	r6, {r0, r1, r2, r6, r7, r8, r9, ip}^
    5374:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5378:	andvc	pc, pc, #8388608	; 0x800000
    537c:	andls	r4, r0, #2030043136	; 0x79000000
    5380:	andcc	r4, r3, #35651584	; 0x2200000
    5384:	stcl	7, cr15, [r4, #1008]	; 0x3f0
    5388:			; <UNDEFINED> instruction: 0xf7fc4618
    538c:	stmdacs	r3, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    5390:			; <UNDEFINED> instruction: 0x4620dc11
    5394:	ldrbteq	pc, [r3], #-111	; 0xffffff91	; <UNPREDICTABLE>
    5398:	bl	fe2c3390 <log_oom_internal@plt+0xfe2c1378>
    539c:			; <UNDEFINED> instruction: 0xf7fc9809
    53a0:	str	lr, [lr], -r8, lsl #23
    53a4:			; <UNDEFINED> instruction: 0xf7fc980a
    53a8:	stmdals	r9, {r2, r7, r8, r9, fp, sp, lr, pc}
    53ac:	bl	fe0433a4 <log_oom_internal@plt+0xfe04138c>
    53b0:			; <UNDEFINED> instruction: 0xf7fce607
    53b4:	ldmdami	r6!, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    53b8:	bmi	d8d990 <log_oom_internal@plt+0xd8b978>
    53bc:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    53c0:	ldrbtmi	r4, [r8], #-3125	; 0xfffff3cb
    53c4:			; <UNDEFINED> instruction: 0xf500447a
    53c8:	ldrbtmi	r7, [ip], #-11
    53cc:	strls	r9, [r1], #-0
    53d0:	vhsub.s8	d19, d0, d3
    53d4:	strdcs	r1, [r4], -r7
    53d8:	andhi	pc, r8, sp, asr #17
    53dc:	stc	7, cr15, [r4, #1008]!	; 0x3f0
    53e0:	str	r4, [r9, r4, lsl #12]
    53e4:	andeq	r4, r1, r6, asr #30
    53e8:	andeq	r0, r0, r4, lsl #4
    53ec:	andeq	r4, r0, r6, lsr #5
    53f0:	andeq	r2, r0, ip, lsl #6
    53f4:	andeq	r3, r0, r6, lsr #15
    53f8:	andeq	r4, r1, r0, ror #27
    53fc:	andeq	r3, r0, lr, lsr #11
    5400:	andeq	r4, r0, ip, ror #3
    5404:	andeq	r2, r0, sl, asr #4
    5408:	andeq	r4, r0, lr, ror #2
    540c:	ldrdeq	r2, [r0], -r4
    5410:	andeq	r3, r0, r6, asr #3
    5414:	andeq	r4, r0, sl, asr #2
    5418:	andeq	r2, r0, sl, lsr #3
    541c:	andeq	r3, r0, r4, asr #11
    5420:	andeq	r4, r0, r4, lsl #2
    5424:	andeq	r2, r0, r4, ror #2
    5428:	andeq	r3, r0, lr, ror r5
    542c:	strheq	r4, [r0], -lr
    5430:	andeq	r2, r0, lr, lsl r1
    5434:	andeq	r3, r0, r4, ror #6
    5438:	andeq	r3, r0, r6, lsr r3
    543c:	andeq	r3, r0, ip, lsr #7
    5440:	andeq	r3, r0, sl, ror #31
    5444:	andeq	r2, r0, r8, asr #32
    5448:	andeq	r2, r0, sl, lsl r0
    544c:	andeq	r3, r0, ip, lsr #31
    5450:	andeq	r3, r0, r2, asr #8
    5454:	andeq	r3, r0, r0, lsr r4
    5458:	andeq	r1, r0, ip, lsr #31
    545c:	andeq	r3, r0, r0, asr #30
    5460:	andeq	r3, r0, sl, lsl pc
    5464:	andeq	r1, r0, r0, lsl #31
    5468:	strdeq	r3, [r0], -r2
    546c:	ldrdeq	r3, [r0], -ip
    5470:	andeq	r1, r0, r2, asr #30
    5474:	strdeq	r3, [r0], -r4
    5478:	andeq	r1, r0, r8, lsl #30
    547c:	muleq	r0, lr, lr
    5480:			; <UNDEFINED> instruction: 0x000032b0
    5484:	andeq	r1, r0, r8, ror #29
    5488:	andeq	r3, r0, lr, ror lr
    548c:	muleq	r0, r4, r2
    5490:	andeq	r3, r0, r2, lsr lr
    5494:	muleq	r0, r8, lr
    5498:	andeq	r3, r0, r2, lsl #5
    549c:	svcmi	0x00f0e92d
    54a0:	stc	6, cr4, [sp, #-16]!
    54a4:	strmi	r8, [r8], -r2, lsl #22
    54a8:			; <UNDEFINED> instruction: 0x460d4b76
    54ac:	bcs	440cd4 <log_oom_internal@plt+0x43ecbc>
    54b0:	addlt	r4, r9, r5, ror sl
    54b4:	svcge	0x0002447a
    54b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    54bc:			; <UNDEFINED> instruction: 0xf04f617b
    54c0:			; <UNDEFINED> instruction: 0xf7fc0300
    54c4:			; <UNDEFINED> instruction: 0xf100eccc
    54c8:			; <UNDEFINED> instruction: 0xf5b3031b
    54cc:	vmax.f32	d0, d16, d0
    54d0:	cdpmi	0, 6, cr8, cr14, cr10, {5}
    54d4:			; <UNDEFINED> instruction: 0xf0203022
    54d8:			; <UNDEFINED> instruction: 0xf1070007
    54dc:	ldrbtmi	r0, [lr], #-780	; 0xfffffcf4
    54e0:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    54e4:			; <UNDEFINED> instruction: 0xf10d607b
    54e8:	vmlagt.f64	d0, d15, d8
    54ec:			; <UNDEFINED> instruction: 0xf8d746dc
    54f0:			; <UNDEFINED> instruction: 0xf04f8004
    54f4:	stmia	ip!, {r9, fp}
    54f8:	strbmi	r0, [r1], pc
    54fc:	muleq	r7, r6, r8
    5500:	ldreq	pc, [r4], -r7, lsl #2
    5504:	andeq	lr, r3, ip, lsr #17
    5508:	andseq	pc, sl, fp, lsl #2
    550c:	andcs	pc, r0, ip, lsr #17
    5510:			; <UNDEFINED> instruction: 0xf7fc4629
    5514:	bmi	17c044c <log_oom_internal@plt+0x17be434>
    5518:	teqvs	sp, r0, lsr #12
    551c:	rscsvs	r4, sl, sl, ror r4
    5520:			; <UNDEFINED> instruction: 0xf7fcb140
    5524:	strbmi	lr, [r6, #-3228]	; 0xfffff364
    5528:	andle	r4, r3, r2, lsl #9
    552c:	bleq	143694 <log_oom_internal@plt+0x14167c>
    5530:	mvnsle	r2, r0, lsl #16
    5534:	andeq	pc, r1, #-2147483646	; 0x80000002
    5538:	svceq	0x0080f5b2
    553c:	addhi	pc, r2, r0, lsl #4
    5540:	movweq	pc, #33034	; 0x810a	; <UNPREDICTABLE>
    5544:			; <UNDEFINED> instruction: 0xf0234621
    5548:	bl	feb4616c <log_oom_internal@plt+0xfeb44154>
    554c:			; <UNDEFINED> instruction: 0xf10d0d03
    5550:	strbmi	r0, [r0], -r8, lsl #16
    5554:			; <UNDEFINED> instruction: 0xf7fcb139
    5558:	strbmi	lr, [lr, #-2810]	; 0xfffff506
    555c:			; <UNDEFINED> instruction: 0xf859d003
    5560:	stmdbcs	r0, {r2, r8, r9, fp, ip}
    5564:			; <UNDEFINED> instruction: 0x4641d1f7
    5568:	bcs	440dd0 <log_oom_internal@plt+0x43edb8>
    556c:	andvc	r2, r3, r0, lsl #6
    5570:			; <UNDEFINED> instruction: 0xf7ff4658
    5574:	stmdbmi	r7, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    5578:	ldrbtmi	r2, [r9], #-524	; 0xfffffdf4
    557c:	strtmi	r4, [r8], -r0, lsl #13
    5580:	b	febc3578 <log_oom_internal@plt+0xfebc1560>
    5584:			; <UNDEFINED> instruction: 0xf8d7bb48
    5588:			; <UNDEFINED> instruction: 0xf1059004
    558c:	bmi	10859c4 <log_oom_internal@plt+0x10839ac>
    5590:	strtmi	r4, [r0], -r5, lsl #12
    5594:			; <UNDEFINED> instruction: 0x46ca6139
    5598:	rscsvs	r4, sl, sl, ror r4
    559c:			; <UNDEFINED> instruction: 0xf7fcb370
    55a0:	ldrbmi	lr, [r6, #-3166]	; 0xfffff3a2
    55a4:	eorle	r4, r9, r5, lsl #8
    55a8:	bleq	143718 <log_oom_internal@plt+0x141700>
    55ac:	movwcs	lr, #2038	; 0x7f6
    55b0:	andvc	r2, r3, pc, lsr #2
    55b4:			; <UNDEFINED> instruction: 0xf7fc4628
    55b8:			; <UNDEFINED> instruction: 0x3001ecbe
    55bc:	ldc	7, cr15, [lr], {252}	; 0xfc
    55c0:	bcs	440e28 <log_oom_internal@plt+0x43ee10>
    55c4:	ldrbmi	r4, [r8], -r9, lsr #12
    55c8:	mcrr2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    55cc:			; <UNDEFINED> instruction: 0xf388fab8
    55d0:	b	4c7b44 <log_oom_internal@plt+0x4c5b2c>
    55d4:	svclt	0x001873d0
    55d8:	bmi	c16fe0 <log_oom_internal@plt+0xc14fc8>
    55dc:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    55e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    55e4:	subsmi	r6, sl, fp, ror r9
    55e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55ec:	strbmi	sp, [r0], -r8, asr #2
    55f0:	ssatmi	r3, #30, ip, lsl #14
    55f4:	blhi	c08f0 <log_oom_internal@plt+0xbe8d8>
    55f8:	svchi	0x00f0e8bd
    55fc:			; <UNDEFINED> instruction: 0xf5b31c6b
    5600:	stmdale	lr!, {r7, r8, r9, sl, fp}
    5604:			; <UNDEFINED> instruction: 0xf0253508
    5608:	bl	feb46a2c <log_oom_internal@plt+0xfeb44a14>
    560c:	stcge	13, cr0, [r2, #-20]	; 0xffffffec
    5610:	stccs	6, cr4, [r0], {40}	; 0x28
    5614:	strtmi	sp, [r1], -fp, asr #1
    5618:	b	fe643610 <log_oom_internal@plt+0xfe6415f8>
    561c:	strhle	r4, [r6], #81	; 0x51
    5620:	blmi	14378c <log_oom_internal@plt+0x141774>
    5624:	ldcmi	7, cr14, [lr], {245}	; 0xf5
    5628:	msrcs	SPSR_fx, #64, 4
    562c:	andcs	r4, r0, sp, lsl sl
    5630:	ldrbtmi	r4, [ip], #-2333	; 0xfffff6e3
    5634:			; <UNDEFINED> instruction: 0xf504447a
    5638:	ldrbtmi	r7, [r9], #-1043	; 0xfffffbed
    563c:	strls	r3, [r0], #-515	; 0xfffffdfd
    5640:	stcl	7, cr15, [r6], #-1008	; 0xfffffc10
    5644:	vfma.f32	d20, d0, d9
    5648:	bmi	64e3fc <log_oom_internal@plt+0x64c3e4>
    564c:	ldmdbmi	r9, {sp}
    5650:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5654:	ldrvc	pc, [r3], #-1284	; 0xfffffafc
    5658:	andcc	r4, r3, #2030043136	; 0x79000000
    565c:			; <UNDEFINED> instruction: 0xf7fc9400
    5660:	ldcmi	12, cr14, [r5], {88}	; 0x58
    5664:	tstvc	sp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5668:	andcs	r4, r0, r4, lsl sl
    566c:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    5670:			; <UNDEFINED> instruction: 0xf504447a
    5674:	ldrbtmi	r7, [r9], #-1043	; 0xfffffbed
    5678:	strls	r3, [r0], #-515	; 0xfffffdfd
    567c:	mcrr	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    5680:	bl	1143678 <log_oom_internal@plt+0x1141660>
    5684:	andeq	r0, r0, r4, lsl #4
    5688:	andeq	r4, r1, r8, lsl #18
    568c:	andeq	r3, r0, r6, asr r2
    5690:	andeq	r2, r0, r0, lsr #2
    5694:	andeq	r3, r0, sl, lsr #3
    5698:	andeq	r3, r0, ip, ror r1
    569c:	ldrdeq	r4, [r1], -lr
    56a0:	andeq	r3, r0, r2, asr #23
    56a4:	andeq	r1, r0, r8, lsr #24
    56a8:	andeq	r1, r0, lr, ror #24
    56ac:	andeq	r3, r0, r4, lsr #23
    56b0:	andeq	r1, r0, sl, lsl #24
    56b4:	andeq	r1, r0, r0, asr ip
    56b8:	andeq	r3, r0, r6, lsl #23
    56bc:	andeq	r1, r0, ip, ror #23
    56c0:	andeq	r1, r0, r2, lsr ip
    56c4:	svcmi	0x00f0e92d
    56c8:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    56cc:	bmi	ff2682dc <log_oom_internal@plt+0xff2662c4>
    56d0:	ldrbtmi	r4, [sl], #-3017	; 0xfffff437
    56d4:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    56d8:	ldmdavs	fp, {r2, r8, r9, sl, fp, sp, pc}
    56dc:			; <UNDEFINED> instruction: 0xf04f61fb
    56e0:	stmdacs	r0, {r8, r9}
    56e4:	teqhi	sp, r0	; <UNPREDICTABLE>
    56e8:	strmi	r7, [fp], sp, lsl #16
    56ec:	stccs	6, cr4, [pc, #-516]!	; 54f0 <log_oom_internal@plt+0x34d8>
    56f0:	msrhi	SPSR_xc, r0, asr #32
    56f4:	ldrmi	r4, [sl], fp, lsl #12
    56f8:	svccs	0x0001f813
    56fc:	rscsle	r2, sl, pc, lsr #20
    5700:	mulcc	r0, r9, r8
    5704:			; <UNDEFINED> instruction: 0xf0402b00
    5708:			; <UNDEFINED> instruction: 0x4650809a
    570c:	b	1d43704 <log_oom_internal@plt+0x1d416ec>
    5710:	cmnvs	r8, r6, lsl #12
    5714:	bl	ffc4370c <log_oom_internal@plt+0xffc416f4>
    5718:	rsbsvs	r6, r8, r8, ror r1
    571c:			; <UNDEFINED> instruction: 0xf0002e00
    5720:	ldmdavs	sp!, {r0, r2, r3, r4, r5, r7, pc}^
    5724:	ldrtmi	r2, [r0], -r0, lsl #8
    5728:			; <UNDEFINED> instruction: 0xf7fc602c
    572c:	cmnvs	r8, r0, lsr sl
    5730:			; <UNDEFINED> instruction: 0xf0002800
    5734:	bmi	fec65ca8 <log_oom_internal@plt+0xfec63c90>
    5738:	blmi	fec571c4 <log_oom_internal@plt+0xfec551ac>
    573c:			; <UNDEFINED> instruction: 0xf8c7447a
    5740:	ldrbtmi	sl, [fp], #-0
    5744:	andslt	pc, r0, r7, asr #17
    5748:	bcs	440f70 <log_oom_internal@plt+0x43ef58>
    574c:	strtmi	r4, [fp], sp, lsr #21
    5750:	ldrbtmi	r4, [sl], #-1690	; 0xfffff966
    5754:	bcs	fe440f7c <log_oom_internal@plt+0xfe43ef64>
    5758:	cmnvs	r8, r1, lsr r0
    575c:	ldc	7, cr15, [sl], {252}	; 0xfc
    5760:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, fp, sp, lr}
    5764:	sbcshi	pc, r5, r0, asr #32
    5768:	ldrbtmi	r4, [r9], #-2471	; 0xfffff659
    576c:	stmib	r7, {r0, r1, r3, r4, r5, r7, r8, fp, sp, lr}^
    5770:	cmnvs	fp, r2, lsl #2
    5774:	stc	7, cr15, [lr], {252}	; 0xfc
    5778:	ldmib	r7, {r0, r1, r3, r4, r5, r6, r8, fp, sp, lr}^
    577c:	stmdacs	r0, {r1, r8, sp}
    5780:	sbchi	pc, r4, r0, asr #32
    5784:	ldrbtmi	r4, [r8], #-2209	; 0xfffff75f
    5788:	andcc	lr, r2, sp, asr #19
    578c:	tstls	r1, r1
    5790:			; <UNDEFINED> instruction: 0xee18693b
    5794:	strls	r1, [r0], #-2704	; 0xfffff570
    5798:	ldc	7, cr15, [r2], #-1008	; 0xfffffc10
    579c:			; <UNDEFINED> instruction: 0xf1094628
    57a0:			; <UNDEFINED> instruction: 0xf7fc0901
    57a4:	ldmibvs	r8!, {r1, r5, r7, r9, fp, sp, lr, pc}
    57a8:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57ac:	ldrtmi	r2, [r0], -r0, lsl #6
    57b0:	andcc	pc, r0, fp, asr #17
    57b4:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57b8:			; <UNDEFINED> instruction: 0xf0002800
    57bc:			; <UNDEFINED> instruction: 0xf10080a3
    57c0:			; <UNDEFINED> instruction: 0x46200413
    57c4:	bl	ffcc37bc <log_oom_internal@plt+0xffcc17a4>
    57c8:	cmnvs	r8, r3, lsl #12
    57cc:	mvnle	r2, r0, lsl #16
    57d0:			; <UNDEFINED> instruction: 0x46204651
    57d4:			; <UNDEFINED> instruction: 0xf7fc61bb
    57d8:	stmdacs	r0, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
    57dc:	addhi	pc, r2, r0
    57e0:	svceq	0x0000f1b8
    57e4:	strbmi	sp, [r0], -r9
    57e8:	bl	e437e0 <log_oom_internal@plt+0xe417c8>
    57ec:	strmi	r4, [r2], -r1, asr #12
    57f0:			; <UNDEFINED> instruction: 0xf7fc4620
    57f4:	stmdacs	r0, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    57f8:			; <UNDEFINED> instruction: 0x4630d174
    57fc:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5800:	andcs	pc, r0, #1325400064	; 0x4f000000
    5804:			; <UNDEFINED> instruction: 0xf7fc4621
    5808:			; <UNDEFINED> instruction: 0x1e05ea5e
    580c:	adcshi	pc, r6, r0, asr #5
    5810:	tsteq	r8, r7, lsl #2	; <UNPREDICTABLE>
    5814:			; <UNDEFINED> instruction: 0xffd0f7fe
    5818:	vmull.p8	<illegal reg q8.5>, d0, d3
    581c:	andcs	r8, r2, ip, asr #1
    5820:			; <UNDEFINED> instruction: 0xf7fc617b
    5824:	ldmdbvs	fp!, {r1, r3, r5, r7, r9, fp, sp, lr, pc}^
    5828:	blcs	17038 <log_oom_internal@plt+0x15020>
    582c:	mrc	1, 0, sp, cr8, cr5, {4}
    5830:	andcs	r1, r1, r0, lsl sl
    5834:	strls	r6, [r0], #-2363	; 0xfffff6c5
    5838:	bl	ff8c3830 <log_oom_internal@plt+0xff8c1818>
    583c:	strbmi	lr, [r8], -lr, lsr #15
    5840:	bl	343838 <log_oom_internal@plt+0x341820>
    5844:	ldrbmi	r4, [r0], -r4, lsl #12
    5848:	bl	243840 <log_oom_internal@plt+0x241828>
    584c:	strmi	r1, [r6], -r3, lsr #16
    5850:			; <UNDEFINED> instruction: 0xf5b21c9a
    5854:	ldmdale	r6!, {r7, r8, r9, sl, fp}^
    5858:	strbmi	r3, [r9], -r9, lsl #6
    585c:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    5860:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    5864:	strtmi	sl, [r0], -r4, lsl #24
    5868:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    586c:	strmi	r4, [r3], -r0, lsr #5
    5870:	and	sp, r7, r2, lsl #16
    5874:	umaalle	r4, pc, ip, r2	; <UNPREDICTABLE>
    5878:	blcc	570e0 <log_oom_internal@plt+0x550c8>
    587c:	stccs	8, cr15, [r1], {16}
    5880:	rscsle	r2, r7, pc, lsr #20
    5884:	ldrbmi	r2, [r1], -pc, lsr #26
    5888:	andeq	pc, r1, #-2147483647	; 0x80000001
    588c:	svclt	0x001c46a2
    5890:			; <UNDEFINED> instruction: 0xf800232f
    5894:			; <UNDEFINED> instruction: 0xf7fc3b01
    5898:			; <UNDEFINED> instruction: 0xe736eab8
    589c:	stccs	8, cr6, [r2], {4}
    58a0:	ldrtmi	fp, [r1], r8, lsl #30
    58a4:	ldrtmi	sp, [r0], -ip
    58a8:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58ac:	ldcle	8, cr2, [r5], #-8
    58b0:	stmibvc	r4!, {r2, r7, r9, fp, sp, lr, pc}^
    58b4:	stmibvc	r4!, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    58b8:			; <UNDEFINED> instruction: 0xf989fa5f
    58bc:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
    58c0:	blmi	1358214 <log_oom_internal@plt+0x13561fc>
    58c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    58c8:	ldmibvs	fp!, {r1, r3, r4, fp, sp, lr}^
    58cc:			; <UNDEFINED> instruction: 0xf04f405a
    58d0:			; <UNDEFINED> instruction: 0xf0400300
    58d4:	strbmi	r8, [r8], -sp, lsl #1
    58d8:	ldrtmi	r3, [sp], r4, lsr #14
    58dc:	blhi	c0bd8 <log_oom_internal@plt+0xbebc0>
    58e0:	svchi	0x00f0e8bd
    58e4:	rscscc	pc, pc, pc, asr #32
    58e8:	ldmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58ec:			; <UNDEFINED> instruction: 0xf7fc69b8
    58f0:	movwcs	lr, #2272	; 0x8e0
    58f4:			; <UNDEFINED> instruction: 0xf8cb4630
    58f8:			; <UNDEFINED> instruction: 0xf7fc3000
    58fc:	stmdacs	r0, {r3, r6, r8, fp, sp, lr, pc}
    5900:	svcge	0x005df47f
    5904:			; <UNDEFINED> instruction: 0xf7fc4630
    5908:	ldrb	lr, [r9, r4, lsl #18]
    590c:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    5910:	stmdbmi	r1, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    5914:			; <UNDEFINED> instruction: 0xe7294479
    5918:	ldr	r4, [r3, r0, lsr #12]!
    591c:	bmi	fd71a8 <log_oom_internal@plt+0xfd5190>
    5920:	andcs	r4, r3, pc, lsr ip
    5924:	ldrbtmi	r4, [sl], #-3391	; 0xfffff2c1
    5928:	strmi	r4, [r2], #-1148	; 0xfffffb84
    592c:			; <UNDEFINED> instruction: 0xf504447d
    5930:			; <UNDEFINED> instruction: 0x23b5741c
    5934:	andge	pc, r8, sp, asr #17
    5938:	strls	r9, [r0], #-1281	; 0xfffffaff
    593c:	b	ffd43934 <log_oom_internal@plt+0xffd4191c>
    5940:	cmnvs	r8, r1, lsl #13
    5944:	bmi	e3f83c <log_oom_internal@plt+0xe3d824>
    5948:	ldcmi	3, cr2, [r8], #-700	; 0xfffffd44
    594c:	ldmdbmi	r8!, {sp}
    5950:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5954:	andsvc	pc, r7, #8388608	; 0x800000
    5958:	andls	r4, r0, #2030043136	; 0x79000000
    595c:			; <UNDEFINED> instruction: 0xf7fc1ce2
    5960:			; <UNDEFINED> instruction: 0x4c34ead8
    5964:	bmi	d0e81c <log_oom_internal@plt+0xd0c804>
    5968:	ldrbtmi	r4, [ip], #-2356	; 0xfffff6cc
    596c:			; <UNDEFINED> instruction: 0xf504447a
    5970:	ldrbtmi	r7, [r9], #-1047	; 0xfffffbe9
    5974:	strls	r3, [r0], #-515	; 0xfffffdfd
    5978:	b	ff2c3970 <log_oom_internal@plt+0xff2c1958>
    597c:	andcs	r6, r0, fp, ror r8
    5980:	ldrdge	pc, [r0], -r7
    5984:	ldrdls	pc, [r0], -r3
    5988:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    598c:	ldcle	8, cr2, [r6], {2}
    5990:	svceq	0x0000f1b9
    5994:			; <UNDEFINED> instruction: 0xf1c9bfb8
    5998:	blx	17c7da0 <log_oom_internal@plt+0x17c5d88>
    599c:			; <UNDEFINED> instruction: 0xf1c9f989
    59a0:	strtmi	r0, [r8], -r0, lsl #18
    59a4:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59a8:			; <UNDEFINED> instruction: 0xf7fc69b8
    59ac:	ldrtmi	lr, [r0], -r2, lsl #17
    59b0:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59b4:	ldrmi	lr, [r9], r4, lsl #15
    59b8:			; <UNDEFINED> instruction: 0x468ae7f3
    59bc:	strls	lr, [r3], #-1696	; 0xfffff960
    59c0:	bmi	7d72ec <log_oom_internal@plt+0x7d52d4>
    59c4:	ldcmi	0, cr2, [pc], {3}
    59c8:			; <UNDEFINED> instruction: 0xf8df23c4
    59cc:	ldrbtmi	ip, [sl], #-124	; 0xffffff84
    59d0:			; <UNDEFINED> instruction: 0xf502447c
    59d4:	ldrbtmi	r7, [ip], #540	; 0x21c
    59d8:			; <UNDEFINED> instruction: 0xf8cd9200
    59dc:	stmdane	r2!, {r3, sp, pc}
    59e0:	andgt	pc, r4, sp, asr #17
    59e4:	b	fe8439dc <log_oom_internal@plt+0xfe8419c4>
    59e8:	ldrb	r4, [sl, r1, lsl #13]
    59ec:	str	r4, [r9, r1, lsl #13]
    59f0:	stmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59f4:	andeq	r4, r1, sl, ror #13
    59f8:	andeq	r0, r0, r4, lsl #4
    59fc:	andeq	r3, r0, ip, asr r0
    5a00:	muleq	r0, lr, sl
    5a04:	andeq	r3, r0, r2, lsr #32
    5a08:	andeq	r2, r0, lr, lsr r4
    5a0c:	andeq	r2, r0, r2, lsr #8
    5a10:	strdeq	r4, [r1], -r8
    5a14:	andeq	r2, r0, r6, asr r2
    5a18:	muleq	r0, r8, r2
    5a1c:	andeq	r1, r0, r6, lsr r9
    5a20:	andeq	r3, r0, ip, asr #17
    5a24:	andeq	r2, r0, r0, lsr lr
    5a28:	andeq	r3, r0, r4, lsr #17
    5a2c:	andeq	r1, r0, sl, lsl #18
    5a30:	andeq	r1, r0, r0, asr r9
    5a34:	andeq	r3, r0, sl, lsl #17
    5a38:	strdeq	r1, [r0], -r0
    5a3c:	ldrdeq	r2, [r0], -lr
    5a40:	andeq	r3, r0, r6, lsr #16
    5a44:	andeq	r1, r0, ip, lsl #17
    5a48:	andeq	r2, r0, lr, asr fp
    5a4c:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    5a50:	ldrbtmi	fp, [ip], #1392	; 0x570
    5a54:	addlt	r4, r6, r7, lsr lr
    5a58:			; <UNDEFINED> instruction: 0x460d4c37
    5a5c:			; <UNDEFINED> instruction: 0x4601447e
    5a60:	strtmi	sl, [fp], -r4, lsl #20
    5a64:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    5a68:	stmdavs	r4!, {r4, r5, r6, fp, sp, lr}
    5a6c:			; <UNDEFINED> instruction: 0xf04f9405
    5a70:			; <UNDEFINED> instruction: 0xf7fc0400
    5a74:	strmi	lr, [r4], -r4, lsr #17
    5a78:	andsle	r3, ip, lr, ror r0
    5a7c:	blle	350a84 <log_oom_internal@plt+0x34ea6c>
    5a80:	strcs	r6, [r0], #-2160	; 0xfffff790
    5a84:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a88:	strtmi	r9, [r0], -r4, lsl #26
    5a8c:	rsbsvs	r9, r5, r4, lsl #8
    5a90:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a94:	svclt	0x00d82806
    5a98:	cfstrsle	mvf2, [r1], #-4
    5a9c:	blmi	998340 <log_oom_internal@plt+0x996328>
    5aa0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5aa4:	blls	15fb14 <log_oom_internal@plt+0x15dafc>
    5aa8:			; <UNDEFINED> instruction: 0xf04f405a
    5aac:	teqle	sp, r0, lsl #6
    5ab0:	andlt	r4, r6, r0, lsr #12
    5ab4:	andcs	fp, r0, r0, ror sp
    5ab8:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5abc:	stcle	8, cr2, [r2], #-24	; 0xffffffe8
    5ac0:	andcs	fp, r0, #1073741835	; 0x4000000b
    5ac4:	stmib	r5, {r8, r9, sp}^
    5ac8:	stmib	r5, {r8, r9, sp}^
    5acc:	ldcmi	3, cr2, [ip, #-8]
    5ad0:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5ad4:	svc	0x00ecf7fb
    5ad8:	ldrmi	r2, [ip], -r0, lsl #6
    5adc:	ldrb	r6, [sp, fp, rrx]
    5ae0:			; <UNDEFINED> instruction: 0x46214818
    5ae4:	cmncs	lr, #24, 20	; 0x18000
    5ae8:	ldrbtmi	r4, [r8], #-3608	; 0xfffff1e8
    5aec:			; <UNDEFINED> instruction: 0xf500447a
    5af0:	ldrbtmi	r7, [lr], #-33	; 0xffffffdf
    5af4:	andcc	r9, r3, #0
    5af8:	strls	r2, [r2, #-7]
    5afc:	strls	r2, [r1], -r1, lsl #8
    5b00:	b	4c3af8 <log_oom_internal@plt+0x4c1ae0>
    5b04:	ldmdami	r2, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    5b08:	bmi	497394 <log_oom_internal@plt+0x49537c>
    5b0c:	cdpmi	3, 1, cr2, cr2, cr4, {3}
    5b10:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5b14:	eorvc	pc, r1, r0, lsl #10
    5b18:	andcc	r4, r3, #2113929216	; 0x7e000000
    5b1c:	streq	lr, [r0], -sp, asr #19
    5b20:			; <UNDEFINED> instruction: 0xf7fc2007
    5b24:	vstrcs	s28, [r0, #-8]
    5b28:	ldrb	sp, [r0, fp, asr #3]
    5b2c:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b30:	andeq	r4, r1, sl, ror #6
    5b34:			; <UNDEFINED> instruction: 0x000145bc
    5b38:	andeq	r0, r0, r4, lsl #4
    5b3c:	andeq	r4, r1, ip, lsl r3
    5b40:	andeq	r4, r1, r8, asr #10
    5b44:	andeq	r3, r0, sl, lsl #14
    5b48:	andeq	r1, r0, r0, ror r7
    5b4c:	strdeq	r2, [r0], -lr
    5b50:	andeq	r3, r0, r4, ror #13
    5b54:	andeq	r1, r0, sl, asr #14
    5b58:	muleq	r0, ip, ip
    5b5c:	svcmi	0x00f0e92d
    5b60:			; <UNDEFINED> instruction: 0xf8dfb09b
    5b64:	movwcs	r5, #1060	; 0x424
    5b68:	strtmi	pc, [r0], #-2271	; 0xfffff721
    5b6c:	ldrbtmi	sl, [sp], #-3598	; 0xfffff1f2
    5b70:	ldrmi	r9, [sl], -r0, lsl #12
    5b74:	stmdbpl	ip!, {r0, r3, r4, r9, sl, lr}
    5b78:	strcs	r4, [r0, #-1560]	; 0xfffff9e8
    5b7c:	ldrls	r6, [r9], #-2084	; 0xfffff7dc
    5b80:	streq	pc, [r0], #-79	; 0xffffffb1
    5b84:	stmib	sp, {sl, sp}^
    5b88:	stmib	sp, {r1, r2, r3, r8, sl, lr}^
    5b8c:			; <UNDEFINED> instruction: 0xf7fc4510
    5b90:	cdpne	15, 0, cr15, cr4, cr3, {3}
    5b94:	adcshi	pc, r7, r0, asr #5
    5b98:	strmi	r2, [r8], -r0, lsl #2
    5b9c:			; <UNDEFINED> instruction: 0xff56f7ff
    5ba0:	vmull.p8	<illegal reg q8.5>, d0, d4
    5ba4:	svcge	0x000a80b0
    5ba8:			; <UNDEFINED> instruction: 0xf7fc4638
    5bac:	vmlane.f16	s28, s9, s28	; <UNPREDICTABLE>
    5bb0:	addhi	pc, lr, r0, asr #5
    5bb4:	ldrbtmi	r4, [sp], #-3574	; 0xfffff20a
    5bb8:			; <UNDEFINED> instruction: 0xf7ff6828
    5bbc:	ldmibmi	r5!, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    5bc0:	sxtab16mi	r4, r2, r9, ror #8
    5bc4:			; <UNDEFINED> instruction: 0xf7fe6828
    5bc8:	b	1c0432c <log_oom_internal@plt+0x1c02314>
    5bcc:	b	13c67fc <log_oom_internal@plt+0x13c47e4>
    5bd0:			; <UNDEFINED> instruction: 0xf8cd7bd3
    5bd4:	andsmi	fp, r8, #16
    5bd8:			; <UNDEFINED> instruction: 0xf1004681
    5bdc:	stmibmi	lr!, {r0, r1, r3, r5, r6, r7, pc}^
    5be0:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    5be4:			; <UNDEFINED> instruction: 0xf9c8f7fe
    5be8:	b	4ac400 <log_oom_internal@plt+0x4aa3e8>
    5bec:			; <UNDEFINED> instruction: 0x460473d0
    5bf0:	adcshi	pc, r0, r0
    5bf4:			; <UNDEFINED> instruction: 0xf10d49e9
    5bf8:	stmdavs	r8!, {r4, r5, fp}
    5bfc:			; <UNDEFINED> instruction: 0xf1014479
    5c00:			; <UNDEFINED> instruction: 0xf7fe0914
    5c04:	stmdavs	r8!, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
    5c08:			; <UNDEFINED> instruction: 0xf7fe4649
    5c0c:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    5c10:			; <UNDEFINED> instruction: 0xf8d50003
    5c14:	ldm	r7, {lr, pc}
    5c18:	stm	sp, {r2, r3}
    5c1c:	strbtmi	r0, [r0], -r3
    5c20:	blx	fe343c22 <log_oom_internal@plt+0xfe341c0a>
    5c24:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    5c28:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
    5c2c:			; <UNDEFINED> instruction: 0xf968f7fd
    5c30:	ldrbtmi	r4, [fp], #-3035	; 0xfffff425
    5c34:	blcs	23ca8 <log_oom_internal@plt+0x21c90>
    5c38:	ldm	r6, {r0, r2, r5, r6, ip, lr, pc}
    5c3c:	ldcge	0, cr0, [r2, #-60]	; 0xffffffc4
    5c40:	andeq	lr, pc, r5, lsl #17
    5c44:	stm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c48:			; <UNDEFINED> instruction: 0xf0402800
    5c4c:	ssatmi	r8, #3, r6, asr #2
    5c50:	ldrdcs	r4, [r0, -r4]
    5c54:			; <UNDEFINED> instruction: 0xf10d4bd4
    5c58:	ldrbtmi	r0, [sl], #-2384	; 0xfffff6b0
    5c5c:	ldmmi	r4, {r0, r1, r4, r6, r7, r8, sl, fp, lr}^
    5c60:			; <UNDEFINED> instruction: 0x4690447b
    5c64:	bmi	ff4ea4b4 <log_oom_internal@plt+0xff4e849c>
    5c68:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    5c6c:	ldrdcc	r4, [r3], -r2
    5c70:			; <UNDEFINED> instruction: 0x461f447a
    5c74:	andls	r9, r7, r4, lsl #10
    5c78:	strvc	pc, [sl, #-1285]!	; 0xfffffafb
    5c7c:	strbmi	r4, [r4], -pc, asr #17
    5c80:	pkhbtmi	r9, r8, r3, lsl #6
    5c84:	ldrbtmi	r4, [lr], #-3022	; 0xfffff432
    5c88:	ldrbtmi	r9, [r8], #-517	; 0xfffffdfb
    5c8c:	ldrbtmi	r4, [fp], #-2765	; 0xfffff533
    5c90:	ldrbtmi	r9, [sl], #-1556	; 0xfffff9ec
    5c94:	andls	r9, r6, #21
    5c98:	tstcc	r6, sp, asr #19
    5c9c:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    5ca0:	strls	r2, [r0], #-1536	; 0xfffffa00
    5ca4:	strvs	lr, [r1], -sp, asr #19
    5ca8:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5cac:	svceq	0x0002f110
    5cb0:	andle	r4, r6, r3, lsl #13
    5cb4:			; <UNDEFINED> instruction: 0xf7fb4630
    5cb8:	ldrmi	lr, [r3, #4006]!	; 0xfa6
    5cbc:	stmdacs	r5, {r1, r6, r8, r9, fp, ip, lr, pc}
    5cc0:	svccs	0x0000dc30
    5cc4:	rschi	pc, r9, r0
    5cc8:			; <UNDEFINED> instruction: 0xf859463c
    5ccc:	strb	r7, [r5, r4, lsl #22]!
    5cd0:			; <UNDEFINED> instruction: 0xf7fb2000
    5cd4:	stmdacs	r2, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    5cd8:	rsbmi	fp, r0, #888	; 0x378
    5cdc:	submi	fp, r4, #192, 4
    5ce0:			; <UNDEFINED> instruction: 0x4621dd11
    5ce4:	vldmiami	r9!, {s8-s191}
    5ce8:	ldcmi	0, cr2, [r9, #12]!
    5cec:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5cf0:			; <UNDEFINED> instruction: 0xf5044402
    5cf4:	ldrbtmi	r7, [sp], #-1062	; 0xfffffbda
    5cf8:	teqvs	r5, #64, 4	; <UNPREDICTABLE>
    5cfc:	strmi	lr, [r0, #-2509]	; 0xfffff633
    5d00:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d04:	bmi	fecd751c <log_oom_internal@plt+0xfecd5504>
    5d08:	ldrbtmi	r4, [sl], #-2976	; 0xfffff460
    5d0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d10:	subsmi	r9, sl, r9, lsl fp
    5d14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5d18:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
    5d1c:	andslt	r4, fp, r0, lsr #12
    5d20:	svchi	0x00f0e8bd
    5d24:	ldrtmi	r9, [r1], -r6, lsl #22
    5d28:	andcs	r9, r6, r2, lsl #8
    5d2c:	blls	12a938 <log_oom_internal@plt+0x128920>
    5d30:	eorvc	pc, lr, #12582912	; 0xc00000
    5d34:	bls	16a53c <log_oom_internal@plt+0x168524>
    5d38:	biccc	pc, pc, #64, 4
    5d3c:			; <UNDEFINED> instruction: 0xf7fc3203
    5d40:			; <UNDEFINED> instruction: 0xe7bee8f4
    5d44:	vsub.i8	d2, d0, d3
    5d48:			; <UNDEFINED> instruction: 0xf1b880ae
    5d4c:	svclt	0x00080f00
    5d50:	sbfx	r4, r8, #13, #23
    5d54:	addhi	pc, r0, #14614528	; 0xdf0000
    5d58:	ldrbtmi	r6, [r8], #2088	; 0x828
    5d5c:			; <UNDEFINED> instruction: 0xf1084641
    5d60:			; <UNDEFINED> instruction: 0xf7fe0814
    5d64:	bls	1448b8 <log_oom_internal@plt+0x1428a0>
    5d68:	bicsvc	lr, r0, #73728	; 0x12000
    5d6c:	subsle	r4, sl, r4, lsl #12
    5d70:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5d74:	stmdavs	r8!, {r0, r6, r9, sl, lr}
    5d78:	blx	ff243d78 <log_oom_internal@plt+0xff241d60>
    5d7c:	muleq	r3, r9, r8
    5d80:	ldrdgt	pc, [r0], -r5
    5d84:	muleq	ip, r7, r8
    5d88:	andeq	lr, r3, sp, lsl #17
    5d8c:			; <UNDEFINED> instruction: 0xf7fe4660
    5d90:	stmdavs	r8!, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    5d94:			; <UNDEFINED> instruction: 0xf43f2800
    5d98:	strbmi	sl, [r1], -r9, asr #30
    5d9c:	blx	fedc3d9c <log_oom_internal@plt+0xfedc1d84>
    5da0:	muleq	r3, r9, r8
    5da4:	muleq	ip, r7, r8
    5da8:	andeq	lr, r3, sp, lsl #17
    5dac:			; <UNDEFINED> instruction: 0xf7fe6868
    5db0:	ldr	pc, [fp, -r5, asr #21]!
    5db4:			; <UNDEFINED> instruction: 0xf10d4c89
    5db8:	stmibmi	r9, {r4, r5, fp}
    5dbc:	stmdavs	r8!, {r2, r3, r4, r5, r6, sl, lr}
    5dc0:			; <UNDEFINED> instruction: 0xf7fe4479
    5dc4:			; <UNDEFINED> instruction: 0x4621f8d9
    5dc8:			; <UNDEFINED> instruction: 0xf7fe6828
    5dcc:			; <UNDEFINED> instruction: 0xf104fa9f
    5dd0:	stmdavs	r8!, {r2, r4, r8}
    5dd4:	blx	fe6c3dd4 <log_oom_internal@plt+0xfe6c1dbc>
    5dd8:	ldm	r8, {r2, r3, r5, fp, sp, lr}
    5ddc:	ldm	r7, {r0, r1}
    5de0:	stm	sp, {r2, r3}
    5de4:	strtmi	r0, [r0], -r3
    5de8:	blx	fea43de8 <log_oom_internal@plt+0xfea41dd0>
    5dec:	ldrbtmi	r4, [sp], #-3453	; 0xfffff283
    5df0:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    5df4:	sbchi	pc, r6, r0
    5df8:	ldrbtmi	r4, [r9], #-2427	; 0xfffff685
    5dfc:			; <UNDEFINED> instruction: 0xf7fe3114
    5e00:	b	1c0481c <log_oom_internal@plt+0x1c02804>
    5e04:	b	13c6a30 <log_oom_internal@plt+0x13c4a18>
    5e08:	andsmi	r7, r8, #864256	; 0xd3000
    5e0c:	strble	r4, [r2, #-1540]!	; 0xfffff9fc
    5e10:	ldm	r8, {r0, r2, r3, r5, r6, fp, sp, lr}
    5e14:	ldm	r7, {r0, r1}
    5e18:	stm	sp, {r2, r3}
    5e1c:	strtmi	r0, [r8], -r3
    5e20:	blx	fe343e20 <log_oom_internal@plt+0xfe341e08>
    5e24:	stmdavs	r8!, {r1, r8, r9, sl, sp, lr, pc}
    5e28:			; <UNDEFINED> instruction: 0xf7fe4641
    5e2c:	b	7047f0 <log_oom_internal@plt+0x7027d8>
    5e30:			; <UNDEFINED> instruction: 0x460473d0
    5e34:			; <UNDEFINED> instruction: 0xf10dd01e
    5e38:			; <UNDEFINED> instruction: 0xf8d50930
    5e3c:	ldm	r7, {lr, pc}
    5e40:	ldm	r9, {r2, r3}
    5e44:	stm	sp, {r0, r1}
    5e48:	strbtmi	r0, [r0], -r3
    5e4c:	blx	1dc3e4c <log_oom_internal@plt+0x1dc1e34>
    5e50:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    5e54:	mcrge	4, 7, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    5e58:			; <UNDEFINED> instruction: 0xf7fe4641
    5e5c:	stmdavs	sp!, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}^
    5e60:	muleq	r3, r9, r8
    5e64:	muleq	ip, r7, r8
    5e68:	andeq	lr, r3, sp, lsl #17
    5e6c:			; <UNDEFINED> instruction: 0xf7fe4628
    5e70:	ldrb	pc, [fp], r5, ror #20	; <UNPREDICTABLE>
    5e74:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5e78:	ldm	r7, {r2, r3, r5, fp, sp, lr}
    5e7c:	ldm	r8, {r2, r3}
    5e80:	stm	sp, {r0, r1}
    5e84:	strtmi	r0, [r0], -r3
    5e88:	blx	1643e88 <log_oom_internal@plt+0x1641e70>
    5e8c:	bicsvc	lr, r0, #110592	; 0x1b000
    5e90:	ldrbmi	fp, [r1], ip, lsl #30
    5e94:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5e98:	b	e3fd40 <log_oom_internal@plt+0xe3dd28>
    5e9c:	strbmi	r0, [r4], -sl, lsl #6
    5ea0:	usaxmi	fp, r4, r8
    5ea4:	blls	13fb68 <log_oom_internal@plt+0x13db50>
    5ea8:	ldmdami	r0, {r0, r3, r4, r6, r9, sl, lr}^
    5eac:	eorvc	pc, lr, #12582912	; 0xc00000
    5eb0:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
    5eb4:	andls	r9, r1, r0, lsl #4
    5eb8:	biccc	pc, fp, #64, 4
    5ebc:	andcs	r9, r4, r7, lsl #20
    5ec0:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ec4:	strbmi	lr, [r9], -r1, asr #14
    5ec8:	beq	14088c <log_oom_internal@plt+0x13e874>
    5ecc:	blx	7c3ecc <log_oom_internal@plt+0x7c1eb4>
    5ed0:	bvc	ff6c0814 <log_oom_internal@plt+0xff6be7fc>
    5ed4:	mcrrmi	6, 10, r4, r6, cr1
    5ed8:	muleq	r3, r8, r8
    5edc:	ldm	r7, {r2, r3, r4, r5, r6, sl, lr}
    5ee0:	stmdavs	r4!, {r2, r3}^
    5ee4:	andeq	lr, r3, sp, lsl #17
    5ee8:			; <UNDEFINED> instruction: 0xf7fe4620
    5eec:	b	6c4790 <log_oom_internal@plt+0x6c2778>
    5ef0:			; <UNDEFINED> instruction: 0x460473d0
    5ef4:	strbmi	fp, [ip], -r8, lsl #30
    5ef8:			; <UNDEFINED> instruction: 0xf10de698
    5efc:	movwls	r0, #802	; 0x322
    5f00:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    5f04:	blx	fe6c3efc <log_oom_internal@plt+0xfe6c1ee4>
    5f08:			; <UNDEFINED> instruction: 0xf47f2801
    5f0c:			; <UNDEFINED> instruction: 0xf8bdaea0
    5f10:			; <UNDEFINED> instruction: 0xf7fb0022
    5f14:			; <UNDEFINED> instruction: 0xf1b0edba
    5f18:	blle	7c8720 <log_oom_internal@plt+0x7c6708>
    5f1c:			; <UNDEFINED> instruction: 0xf8bda809
    5f20:	strcs	r7, [r0, #-34]	; 0xffffffde
    5f24:			; <UNDEFINED> instruction: 0xf7fb9509
    5f28:			; <UNDEFINED> instruction: 0xf1b0ef0a
    5f2c:	vldrle	s0, [r2, #-0]
    5f30:	strmi	r9, [r3], -r9, lsl #16
    5f34:			; <UNDEFINED> instruction: 0x461a881e
    5f38:	movwcc	r1, #11369	; 0x2c69
    5f3c:			; <UNDEFINED> instruction: 0xd00342be
    5f40:	andsle	r4, sl, r1, asr r5
    5f44:	ldrb	r4, [r5, sp, lsl #12]!
    5f48:	blle	317494 <log_oom_internal@plt+0x31547c>
    5f4c:	mvnscc	pc, sl, lsl #2
    5f50:	svc	0x00fcf7fb
    5f54:	stmdals	r9, {r1, r7, r9, sl, lr}
    5f58:	stc	7, cr15, [sl, #1004]!	; 0x3ec
    5f5c:	movweq	lr, #19002	; 0x4a3a
    5f60:	ssatmi	fp, #3, r8, asr #30
    5f64:	bl	feabf93c <log_oom_internal@plt+0xfeabd924>
    5f68:	bl	7384 <log_oom_internal@plt+0x536c>
    5f6c:	ldrmi	r0, [r0], -r1, asr #2
    5f70:			; <UNDEFINED> instruction: 0xf7fb006a
    5f74:	stmdals	r9, {r2, r7, r9, sl, fp, sp, lr, pc}
    5f78:			; <UNDEFINED> instruction: 0xf04fe7e8
    5f7c:	strb	r0, [sl, r0, lsl #20]!
    5f80:	mcr	7, 6, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    5f84:	ldrb	r4, [r1], -ip, asr #12
    5f88:	andeq	r4, r1, lr, asr #4
    5f8c:	andeq	r0, r0, r4, lsl #4
    5f90:	andeq	r4, r1, r2, ror #8
    5f94:	muleq	r0, r4, r6
    5f98:	strdeq	r1, [r0], -lr
    5f9c:	andeq	r3, r1, r8, ror #28
    5fa0:	andeq	r4, r1, lr, asr #7
    5fa4:	ldrdeq	r2, [r0], -lr
    5fa8:			; <UNDEFINED> instruction: 0x00002bbc
    5fac:	andeq	r3, r0, ip, lsl #11
    5fb0:	strdeq	r1, [r0], -r2
    5fb4:	andeq	r1, r0, ip, ror #11
    5fb8:	strdeq	r1, [r0], -r6
    5fbc:	andeq	r1, r0, r6, lsl #16
    5fc0:	andeq	r1, r0, r2, lsr #25
    5fc4:	strdeq	r2, [r0], -lr
    5fc8:	andeq	r1, r0, r0, ror r5
    5fcc:	andeq	r3, r0, r6, lsl #10
    5fd0:	andeq	r2, r0, r6, asr fp
    5fd4:	strheq	r4, [r1], -r2
    5fd8:	andeq	r3, r1, sl, lsl #26
    5fdc:	andeq	r3, r1, r8, lsr #25
    5fe0:	andeq	r1, r0, r0, lsr #18
    5fe4:	andeq	r4, r1, sl, lsr #4
    5fe8:	andeq	r3, r1, sl, ror #24
    5fec:			; <UNDEFINED> instruction: 0x000029ba
    5ff0:	andeq	r4, r1, ip, lsr r1
    5ff4:	svcmi	0x00f0e92d
    5ff8:	ldcmi	6, cr4, [r6], #56	; 0x38
    5ffc:	ldmibmi	r6!, {r0, r3, r5, r7, ip, sp, pc}
    6000:	ldrbtmi	sl, [ip], #-2838	; 0xfffff4ea
    6004:	ldrmi	r9, [sl], -fp, lsl #6
    6008:	stmdapl	r1!, {r9, ip, pc}^
    600c:	blge	38fc14 <log_oom_internal@plt+0x38dbfc>
    6010:	stmdavs	r9, {r4, r9, fp, sp, pc}
    6014:			; <UNDEFINED> instruction: 0xf04f9127
    6018:	ldrtmi	r0, [r8], -r0, lsl #2
    601c:	strcs	sl, [r0, #-2317]	; 0xfffff6f3
    6020:	strcs	r9, [r0], #-1805	; 0xfffff8f3
    6024:	ldrmi	lr, [r6, #-2509]	; 0xfffff633
    6028:	ldrmi	lr, [r8, #-2509]	; 0xfffff633
    602c:	ldrmi	lr, [r0, #-2509]	; 0xfffff633
    6030:	strmi	lr, [lr, #-2509]	; 0xfffff633
    6034:	ldc2	7, cr15, [r0, #-1008]	; 0xfffffc10
    6038:	vmull.p8	<illegal reg q8.5>, d0, d4
    603c:			; <UNDEFINED> instruction: 0x46398096
    6040:			; <UNDEFINED> instruction: 0xf7ff4638
    6044:	cdpne	13, 0, cr15, cr4, cr3, {0}
    6048:	addhi	pc, pc, r0, asr #5
    604c:	movwls	sl, #43794	; 0xab12
    6050:			; <UNDEFINED> instruction: 0xf7fb4618
    6054:	mcrne	15, 0, lr, cr4, cr10, {1}
    6058:	rschi	pc, lr, r0, asr #5
    605c:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r7, r8, fp, lr}
    6060:			; <UNDEFINED> instruction: 0xf7fb4479
    6064:			; <UNDEFINED> instruction: 0x4607ef38
    6068:			; <UNDEFINED> instruction: 0xf7fb2002
    606c:	blx	fee01bc4 <log_oom_internal@plt+0xfedffbac>
    6070:	b	1404294 <log_oom_internal@plt+0x140227c>
    6074:	andls	r1, r9, r8, asr r8
    6078:	vldrmi.16	s22, [r9, #350]	; 0x15e	; <UNPREDICTABLE>
    607c:	ldrbtmi	r4, [sp], #-2457	; 0xfffff667
    6080:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    6084:	blx	244084 <log_oom_internal@plt+0x24206c>
    6088:	vmull.p8	<illegal reg q8.5>, d0, d4
    608c:	stmdavs	r8!, {r1, r2, r5, r7, pc}^
    6090:			; <UNDEFINED> instruction: 0xf0002800
    6094:	ldmibmi	r4, {r0, r1, r2, r3, r6, r7, pc}
    6098:	tstcc	r4, r9, ror r4
    609c:			; <UNDEFINED> instruction: 0xf9fcf7fe
    60a0:	vmull.p8	<illegal reg q8.5>, d0, d4
    60a4:	blmi	fe466314 <log_oom_internal@plt+0xfe4642fc>
    60a8:	ldrbtmi	r4, [fp], #-2193	; 0xfffff76f
    60ac:			; <UNDEFINED> instruction: 0xf8d34478
    60b0:			; <UNDEFINED> instruction: 0xf7fb9000
    60b4:	strmi	lr, [r5], -r2, lsr #27
    60b8:	svc	0x001ef7fb
    60bc:	stccs	6, cr4, [r0, #-24]	; 0xffffffe8
    60c0:	addshi	pc, r1, r0
    60c4:	strtmi	r2, [r8], -r0, lsl #8
    60c8:			; <UNDEFINED> instruction: 0xf7fb6034
    60cc:	strmi	lr, [r3], -r0, ror #26
    60d0:			; <UNDEFINED> instruction: 0xf0002800
    60d4:			; <UNDEFINED> instruction: 0xf8df80f4
    60d8:	ldrbtmi	fp, [fp], #540	; 0x21c
    60dc:	beq	5024e4 <log_oom_internal@plt+0x5004cc>
    60e0:			; <UNDEFINED> instruction: 0xf7fb4650
    60e4:	stmiblt	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    60e8:			; <UNDEFINED> instruction: 0x46504659
    60ec:	mrc	7, 7, APSR_nzcv, cr14, cr11, {7}
    60f0:			; <UNDEFINED> instruction: 0x4651b158
    60f4:	strbmi	r4, [r8], -r2, asr #12
    60f8:			; <UNDEFINED> instruction: 0xf9d0f7ff
    60fc:			; <UNDEFINED> instruction: 0xf384fab4
    6100:	b	4c8674 <log_oom_internal@plt+0x4c665c>
    6104:	svclt	0x001873d0
    6108:	movwcs	r4, #1540	; 0x604
    610c:	eorsvs	r4, r3, r8, lsr #12
    6110:	ldc	7, cr15, [ip, #-1004]!	; 0xfffffc14
    6114:	mvnle	r2, r0, lsl #16
    6118:	mcrcs	8, 0, r6, cr0, cr6, {1}
    611c:	strtmi	sp, [r8], -pc, ror #24
    6120:	ldcl	7, cr15, [r6], #1004	; 0x3ec
    6124:	blle	161112c <log_oom_internal@plt+0x160f114>
    6128:	blls	272f0c <log_oom_internal@plt+0x270ef4>
    612c:	andeq	pc, r8, r3, asr #7
    6130:	mrc	7, 3, APSR_nzcv, cr0, cr11, {7}
    6134:	mcr2	7, 7, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    6138:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
    613c:			; <UNDEFINED> instruction: 0xb1a3781b
    6140:			; <UNDEFINED> instruction: 0xac029b0b
    6144:	ldmib	sp, {r0, r2, r3, r5, r6, r8, sl, fp, lr}^
    6148:	blgt	3dfd88 <log_oom_internal@plt+0x3ddd70>
    614c:	stmdavs	sp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    6150:	andshi	pc, r8, sp, asr #17
    6154:	andeq	lr, pc, r4, lsl #17
    6158:	ldmib	sp, {r3, r5, r9, sl, lr}^
    615c:	stmdbls	sp, {r4, r8, r9, sp}
    6160:	strvs	lr, [r0, -sp, asr #19]
    6164:	blx	94415c <log_oom_internal@plt+0x942144>
    6168:	bmi	1957980 <log_oom_internal@plt+0x1955968>
    616c:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    6170:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6174:	subsmi	r9, sl, r7, lsr #22
    6178:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    617c:	adchi	pc, r7, r0, asr #32
    6180:	eorlt	r4, r9, r0, lsr #12
    6184:	svchi	0x00f0e8bd
    6188:	ldmib	sp, {r1, r2, r3, r4, r6, r8, sl, fp, lr}^
    618c:	ldrbtmi	r0, [sp], #-276	; 0xfffffeec
    6190:	stmdavs	ip!, {r1, r3, r8, r9, fp, ip, pc}
    6194:	stm	sp, {r2, r3, r8, r9, fp, lr, pc}
    6198:	strtmi	r0, [r0], -r3
    619c:	stc2	7, cr15, [r6, #1012]!	; 0x3f4
    61a0:	blle	68d9b8 <log_oom_internal@plt+0x68b9a0>
    61a4:			; <UNDEFINED> instruction: 0xac1a9b0a
    61a8:	blgt	3e0368 <log_oom_internal@plt+0x3de350>
    61ac:	rsbsle	r2, r2, r0, lsl #28
    61b0:	andeq	lr, pc, r4, lsl #17
    61b4:	movwls	sl, #2846	; 0xb1e
    61b8:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    61bc:	svc	0x000ef7fb
    61c0:	ldrtmi	r4, [r0], -r1, lsl #12
    61c4:			; <UNDEFINED> instruction: 0xf900f7fe
    61c8:	blle	18d9e0 <log_oom_internal@plt+0x18b9c8>
    61cc:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    61d0:			; <UNDEFINED> instruction: 0xf7fc6818
    61d4:	mcrne	14, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    61d8:	blls	27cc7c <log_oom_internal@plt+0x27ac64>
    61dc:	andeq	pc, r8, r3, asr #7
    61e0:	mrc	7, 0, APSR_nzcv, cr8, cr11, {7}
    61e4:	strtmi	lr, [r8], -r1, asr #15
    61e8:			; <UNDEFINED> instruction: 0xf7fb6834
    61ec:	stmdacs	r2, {r2, r3, r8, sl, fp, sp, lr, pc}
    61f0:	stccs	12, cr13, [r0], {62}	; 0x3e
    61f4:	rsbmi	fp, r4, #184, 30	; 0x2e0
    61f8:	submi	fp, r4, #224, 4
    61fc:	mulcs	r0, r2, r7
    6200:	stc	7, cr15, [r0, #-1004]	; 0xfffffc14
    6204:	svclt	0x00dc2802
    6208:	submi	fp, r4, #240, 4
    620c:	ldmdami	pc!, {r0, r1, r2, r7, r8, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
    6210:	bmi	fd7adc <log_oom_internal@plt+0xfd5ac4>
    6214:	msrvc	CPSR_x, #1325400064	; 0x4f000000
    6218:	ldrbtmi	r4, [r8], #-3134	; 0xfffff3c2
    621c:			; <UNDEFINED> instruction: 0xf500447a
    6220:	ldrbtmi	r7, [ip], #-56	; 0xffffffc8
    6224:	stmib	sp, {r0, r1, r9, ip, sp}^
    6228:	andcs	r0, r3, r0, lsl #8
    622c:	mrc	7, 3, APSR_nzcv, cr12, cr11, {7}
    6230:	ldrb	r4, [r4, -r4, lsl #12]!
    6234:	str	r6, [lr, -r8, lsr #16]!
    6238:			; <UNDEFINED> instruction: 0xf7fb4638
    623c:	stmdacs	r2, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    6240:	rsbmi	fp, r0, #888	; 0x378
    6244:	submi	fp, r4, #192, 4
    6248:	strtmi	sp, [r1], -pc, lsl #27
    624c:			; <UNDEFINED> instruction: 0x4c334a32
    6250:	ldcmi	0, cr2, [r3, #-12]!
    6254:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6258:			; <UNDEFINED> instruction: 0xf5044402
    625c:	ldrbtmi	r7, [sp], #-1076	; 0xfffffbcc
    6260:	mvnspl	pc, #64, 4
    6264:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6268:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    626c:	ldrb	r4, [ip, -r4, lsl #12]!
    6270:	strtmi	r4, [r1], -ip, lsr #16
    6274:	vpmax.s8	d20, d0, d28
    6278:	stcmi	3, cr2, [ip, #-536]!	; 0xfffffde8
    627c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6280:	eorsvc	pc, r8, r0, lsl #10
    6284:	andcc	r4, r3, #2097152000	; 0x7d000000
    6288:	streq	lr, [r0, #-2509]	; 0xfffff633
    628c:			; <UNDEFINED> instruction: 0xf7fb2003
    6290:	strmi	lr, [r4], -ip, asr #28
    6294:	stmdavs	lr!, {r1, r2, r6, r8, r9, sl, sp, lr, pc}
    6298:	andeq	lr, pc, r4, lsl #17
    629c:	orrle	r2, r9, r0, lsl #28
    62a0:	ldrtmi	r4, [r8], -r3, lsr #24
    62a4:	vpmax.s8	d20, d0, d19
    62a8:	stmdbmi	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    62ac:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    62b0:	ldrtvc	pc, [sp], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    62b4:	andcc	r4, r3, #2030043136	; 0x79000000
    62b8:			; <UNDEFINED> instruction: 0xf7fb9400
    62bc:	ldmdavs	r6!, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
    62c0:	lfmle	f4, 4, [ip], {166}	; 0xa6
    62c4:	ldrmi	r4, [ip], -r8, lsr #12
    62c8:	stc	7, cr15, [r2], #-1004	; 0xfffffc14
    62cc:			; <UNDEFINED> instruction: 0xf7fbe72c
    62d0:	svclt	0x0000ed1e
    62d4:			; <UNDEFINED> instruction: 0x00013dba
    62d8:	andeq	r0, r0, r4, lsl #4
    62dc:	andeq	r2, r0, ip, asr #16
    62e0:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    62e4:	andeq	r3, r1, r4, ror #19
    62e8:	andeq	r3, r1, ip, asr #19
    62ec:	andeq	r3, r1, lr, ror #30
    62f0:	andeq	r2, r0, r8, lsl #16
    62f4:	andeq	r1, r0, r6, lsl #2
    62f8:	andeq	r3, r1, r6, asr #29
    62fc:	andeq	r3, r1, ip, asr #29
    6300:	andeq	r3, r1, lr, asr #24
    6304:	andeq	r3, r1, sl, lsl #29
    6308:	andeq	r3, r1, sl, asr #28
    630c:	ldrdeq	r2, [r0], -sl
    6310:	andeq	r1, r0, r0, asr #32
    6314:	ldrdeq	r2, [r0], -lr
    6318:	andeq	r1, r0, r8
    631c:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    6320:	andeq	r2, r0, lr, ror #11
    6324:	andeq	r2, r0, r8, ror pc
    6328:	ldrdeq	r0, [r0], -lr
    632c:	andeq	r2, r0, ip, asr #12
    6330:	andeq	r2, r0, r8, asr #30
    6334:	andeq	r0, r0, lr, lsr #31
    6338:	andeq	r2, r0, r8, asr #32
    633c:	mvnsmi	lr, sp, lsr #18
    6340:	mrrcmi	0, 9, fp, pc, cr0	; <UNPREDICTABLE>
    6344:	blmi	17f1758 <log_oom_internal@plt+0x17ef740>
    6348:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    634c:			; <UNDEFINED> instruction: 0x46282230
    6350:	stmiapl	r3!, {r0, r1, r2, r3, r9, sl, lr}^
    6354:	ldmdavs	fp, {r2, r3, r4, r6, r9, sl, fp, lr}
    6358:			; <UNDEFINED> instruction: 0xf04f930f
    635c:			; <UNDEFINED> instruction: 0xf7fb0300
    6360:			; <UNDEFINED> instruction: 0xf7fbec3a
    6364:	ldrtmi	lr, [fp], -sl, ror #26
    6368:			; <UNDEFINED> instruction: 0x4639463a
    636c:	ldrbtmi	r9, [lr], #-1792	; 0xfffff900
    6370:	svclt	0x00181bc0
    6374:			; <UNDEFINED> instruction: 0xf7fc2001
    6378:	strmi	pc, [r4], -pc, ror #22
    637c:	eorsle	r3, r7, sp
    6380:	blle	911388 <log_oom_internal@plt+0x90f370>
    6384:	ldcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    6388:	stmdacc	r0, {r0, r3, r4, r5, r9, sl, lr}
    638c:	andcs	fp, r1, r8, lsl pc
    6390:	blx	1744396 <log_oom_internal@plt+0x174237e>
    6394:	svceq	0x000df110
    6398:	suble	r4, r4, r4, lsl #12
    639c:	blle	5903a4 <log_oom_internal@plt+0x58e38c>
    63a0:	ldrdhi	pc, [r8, -pc]!	; <UNPREDICTABLE>
    63a4:	ldrbtmi	r4, [r8], #1578	; 0x62a
    63a8:	ldrdeq	lr, [r0, -r8]
    63ac:	bl	ff5443a0 <log_oom_internal@plt+0xff542388>
    63b0:	blle	30dbc8 <log_oom_internal@plt+0x30bbb0>
    63b4:			; <UNDEFINED> instruction: 0x46284639
    63b8:	ldc	7, cr15, [r4, #-1004]	; 0xfffffc14
    63bc:	stccs	12, cr9, [r0], {13}
    63c0:	strtmi	sp, [r0], -r0, asr #2
    63c4:	ldc	7, cr15, [lr], {251}	; 0xfb
    63c8:	stclle	8, cr2, [r4], #-20	; 0xffffffec
    63cc:	strtmi	r2, [r8], -r0, lsl #8
    63d0:	stc	7, cr15, [sl], #-1004	; 0xfffffc14
    63d4:	blmi	ed8cd4 <log_oom_internal@plt+0xed6cbc>
    63d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    63dc:	blls	3e044c <log_oom_internal@plt+0x3de434>
    63e0:			; <UNDEFINED> instruction: 0xf04f405a
    63e4:	cmnle	r8, r0, lsl #6
    63e8:	andslt	r4, r0, r0, lsr #12
    63ec:	ldrhhi	lr, [r0, #141]!	; 0x8d
    63f0:			; <UNDEFINED> instruction: 0xf7fb4638
    63f4:	stmdacs	r2, {r3, sl, fp, sp, lr, pc}
    63f8:			; <UNDEFINED> instruction: 0xf06fdc02
    63fc:	strb	r0, [r6, ip, lsl #8]!
    6400:			; <UNDEFINED> instruction: 0x46214e34
    6404:	vtst.8	d20, d0, d20
    6408:	bmi	d1b0bc <log_oom_internal@plt+0xd190a4>
    640c:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    6410:			; <UNDEFINED> instruction: 0xf500447a
    6414:	andcc	r7, r3, #69	; 0x45
    6418:	streq	lr, [r0], -sp, asr #19
    641c:			; <UNDEFINED> instruction: 0xf7fb2003
    6420:	strmi	lr, [r4], -r4, lsl #27
    6424:			; <UNDEFINED> instruction: 0x4638e7d3
    6428:	bl	ffb4441c <log_oom_internal@plt+0xffb42404>
    642c:	stclle	8, cr2, [r4, #8]!
    6430:	strtmi	r4, [r1], -fp, lsr #28
    6434:	vadd.i8	d20, d0, d27
    6438:	bmi	adb104 <log_oom_internal@plt+0xad90ec>
    643c:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    6440:			; <UNDEFINED> instruction: 0xe7e6447a
    6444:	ldrdeq	pc, [ip], -r8
    6448:	stc	7, cr15, [r6, #1004]	; 0x3ec
    644c:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    6450:	bl	fe444444 <log_oom_internal@plt+0xfe44242c>
    6454:	blcs	2d090 <log_oom_internal@plt+0x2b078>
    6458:			; <UNDEFINED> instruction: 0x46b8d0b8
    645c:	blls	37e49c <log_oom_internal@plt+0x37c484>
    6460:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6464:	adcsle	r4, r1, #152, 10	; 0x26000000
    6468:	andcs	r4, sl, r1, lsr #24
    646c:	ldmdbpl	r3!, {r2, r3, r4, r5, r8, r9, sl, ip, sp}
    6470:			; <UNDEFINED> instruction: 0xf7fb6819
    6474:	blls	38163c <log_oom_internal@plt+0x37f624>
    6478:	adcle	r4, r7, #152, 10	; 0x26000000
    647c:	stmdals	ip, {r1, r2, r3, r8, fp, ip, pc}
    6480:	smlatbeq	r8, r1, fp, lr
    6484:			; <UNDEFINED> instruction: 0xf181fab1
    6488:	stmdbeq	r9, {r3, r4, r5, sl, lr}^
    648c:			; <UNDEFINED> instruction: 0xf816f7fe
    6490:	ble	ff90dca8 <log_oom_internal@plt+0xff90bc90>
    6494:	ldmdami	r7, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    6498:	teqpl	ip, #64, 4	; <UNPREDICTABLE>
    649c:			; <UNDEFINED> instruction: 0x46214a16
    64a0:	ldrbtmi	r4, [r8], #-3606	; 0xfffff1ea
    64a4:			; <UNDEFINED> instruction: 0xf500447a
    64a8:	ldrbtmi	r7, [lr], #-69	; 0xffffffbb
    64ac:	stmib	sp, {r0, r1, r9, ip, sp}^
    64b0:	andcs	r0, r6, r0, lsl #12
    64b4:	ldc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    64b8:			; <UNDEFINED> instruction: 0xf7fbe789
    64bc:	svclt	0x0000ec28
    64c0:	andeq	r3, r1, r2, ror sl
    64c4:	andeq	r0, r0, r4, lsl #4
    64c8:	andeq	r3, r1, lr, asr #20
    64cc:	andeq	r3, r1, r2, ror ip
    64d0:	andeq	r3, r1, r4, ror #19
    64d4:	andeq	r2, r0, r4, lsr #10
    64d8:	andeq	r2, r0, r6, ror #27
    64dc:	andeq	r0, r0, ip, asr #28
    64e0:	andeq	r2, r0, r0, lsl r5
    64e4:			; <UNDEFINED> instruction: 0x00002db6
    64e8:	andeq	r0, r0, ip, lsl lr
    64ec:	andeq	r2, r0, sl, asr #10
    64f0:	andeq	r0, r0, r4, lsr #4
    64f4:	andeq	r2, r0, r2, asr sp
    64f8:			; <UNDEFINED> instruction: 0x00000db8
    64fc:	andeq	r2, r0, lr, asr #9
    6500:	bcs	ff744884 <log_oom_internal@plt+0xff74286c>
    6504:	bcc	ff744888 <log_oom_internal@plt+0xff742870>
    6508:	push	{r1, r3, r4, r5, r6, sl, lr}
    650c:	ldrshlt	r4, [r7], #240	; 0xf0
    6510:	andcs	r5, r0, #13828096	; 0xd30000
    6514:	ldmdavs	fp, {r6, r8, sl, fp, sp, pc}
    6518:			; <UNDEFINED> instruction: 0xf04f9355
    651c:	movwcs	r0, #768	; 0x300
    6520:	movtcs	lr, #2509	; 0x9cd
    6524:	movtcs	lr, #10701	; 0x29cd
    6528:	teqcs	ip, #3358720	; 0x334000
    652c:	teqcs	lr, #3358720	; 0x334000
    6530:	stc	7, cr15, [r2], {251}	; 0xfb
    6534:	strls	r2, [r0, #-768]	; 0xfffffd00
    6538:			; <UNDEFINED> instruction: 0x4619461a
    653c:	svclt	0x00181ac0
    6540:			; <UNDEFINED> instruction: 0xf7fc2001
    6544:			; <UNDEFINED> instruction: 0xf8dffa89
    6548:	ldrbtmi	r3, [fp], #-2720	; 0xfffff560
    654c:	cmplt	sl, sl, lsl ip
    6550:	svceq	0x000df110
    6554:			; <UNDEFINED> instruction: 0xf0004604
    6558:	stmdacs	r0, {r0, r3, r9, pc}
    655c:	ldmdavs	r8, {r2, r5, r8, r9, fp, ip, lr, pc}
    6560:	bl	244554 <log_oom_internal@plt+0x24253c>
    6564:	stcl	7, cr15, [r8], #-1004	; 0xfffffc14
    6568:	stmdacc	r0, {r2, r3, r4, r5, r8, fp, sp, pc}
    656c:	andcs	fp, r1, r8, lsl pc
    6570:	blx	1b44574 <log_oom_internal@plt+0x1b4255c>
    6574:	bcc	1d448f8 <log_oom_internal@plt+0x1d428e0>
    6578:	cfldrdvc	mvd4, [sl], {123}	; 0x7b
    657c:			; <UNDEFINED> instruction: 0xb3224604
    6580:	svceq	0x000df110
    6584:	orrhi	pc, r7, #0
    6588:	blle	350590 <log_oom_internal@plt+0x34e578>
    658c:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    6590:			; <UNDEFINED> instruction: 0x83a1f000
    6594:	b	ffbc4588 <log_oom_internal@plt+0xffbc2570>
    6598:	bcc	154491c <log_oom_internal@plt+0x1542904>
    659c:	cfldrsvc	mvf4, [sl], {123}	; 0x7b
    65a0:	mrrcvc	9, 0, fp, fp, cr10	; <UNPREDICTABLE>
    65a4:	strcs	fp, [r0], #-419	; 0xfffffe5d
    65a8:	bcs	124492c <log_oom_internal@plt+0x1242914>
    65ac:	bcc	d44930 <log_oom_internal@plt+0xd42918>
    65b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    65b4:	blls	1560624 <log_oom_internal@plt+0x155e60c>
    65b8:			; <UNDEFINED> instruction: 0xf04f405a
    65bc:			; <UNDEFINED> instruction: 0xf0400300
    65c0:	strtmi	r8, [r0], -ip, lsl #10
    65c4:	pop	{r0, r1, r2, r4, r6, ip, sp, pc}
    65c8:	ldcvc	15, cr8, [fp], {240}	; 0xf0
    65cc:	mvnle	r2, r0, lsl #22
    65d0:	bcc	944954 <log_oom_internal@plt+0x94293c>
    65d4:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    65d8:	ldc	7, cr15, [lr], #1004	; 0x3ec
    65dc:	bl	ff0445d0 <log_oom_internal@plt+0xff0425b8>
    65e0:	stmdacs	r0, {r2, r9, sl, lr}
    65e4:	bichi	pc, fp, r0
    65e8:	beq	44496c <log_oom_internal@plt+0x442954>
    65ec:	movwcs	sl, #2351	; 0x92f
    65f0:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    65f4:			; <UNDEFINED> instruction: 0x332ee9cd
    65f8:			; <UNDEFINED> instruction: 0x332ce9cd
    65fc:			; <UNDEFINED> instruction: 0x932b2700
    6600:	strbvs	lr, [r8, -sp, asr #19]
    6604:	strbvs	lr, [sl, -sp, asr #19]
    6608:	ldrvs	lr, [r0, -sp, asr #19]!
    660c:	blx	ff0c4608 <log_oom_internal@plt+0xff0c25f0>
    6610:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6614:	ldrbtmi	sl, [r8], #-2350	; 0xfffff6d2
    6618:	blx	fef44614 <log_oom_internal@plt+0xfef425fc>
    661c:	stmibeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6620:	ldrbtmi	sl, [r8], #-2349	; 0xfffff6d3
    6624:	blx	fedc4620 <log_oom_internal@plt+0xfedc2608>
    6628:	ldmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    662c:	ldrbtmi	sl, [r8], #-2347	; 0xfffff6d5
    6630:	blx	fec4462c <log_oom_internal@plt+0xfec42614>
    6634:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6638:	ldrbtmi	sl, [r8], #-2348	; 0xfffff6d4
    663c:	blx	feac4638 <log_oom_internal@plt+0xfeac2620>
    6640:			; <UNDEFINED> instruction: 0xf7fba830
    6644:	stmdals	ip!, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    6648:			; <UNDEFINED> instruction: 0xf7fbb108
    664c:	stmdage	r8, {r2, r4, r6, r8, r9, fp, sp, lr, pc}^
    6650:	ldc	7, cr15, [r4], {251}	; 0xfb
    6654:	strmi	r1, [r6], -r4, lsl #25
    6658:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    665c:	sbcsvc	lr, r0, r4, lsl sl
    6660:	strmi	fp, [r4], -r8, lsl #30
    6664:	andcs	sp, r0, sp, lsl r0
    6668:	b	ff34465c <log_oom_internal@plt+0xff342644>
    666c:	svclt	0x00de2803
    6670:	sbclt	r4, r0, #112, 4
    6674:	lfmle	f4, 4, [r4, #-272]	; 0xfffffef0
    6678:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    667c:			; <UNDEFINED> instruction: 0xf8df4631
    6680:	vmul.i8	d18, d16, d4
    6684:			; <UNDEFINED> instruction: 0xf8df43db
    6688:	ldrbtmi	r4, [r8], #-2448	; 0xfffff670
    668c:			; <UNDEFINED> instruction: 0xf500447a
    6690:	ldrbtmi	r7, [ip], #-72	; 0xffffffb8
    6694:	stmib	sp, {r0, r1, r9, ip, sp}^
    6698:	andcs	r0, r4, r0, lsl #8
    669c:	mcrr	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    66a0:			; <UNDEFINED> instruction: 0xf8df4604
    66a4:	ldrbtmi	r0, [r8], #-2424	; 0xfffff688
    66a8:	b	194469c <log_oom_internal@plt+0x1942684>
    66ac:	ldcl	7, cr15, [r2], #-1004	; 0xfffffc14
    66b0:			; <UNDEFINED> instruction: 0xf0402800
    66b4:			; <UNDEFINED> instruction: 0xf8df832e
    66b8:	ldrbtmi	r2, [sl], #-2408	; 0xfffff698
    66bc:	svccs	0x00009f2f
    66c0:			; <UNDEFINED> instruction: 0x83b4f000
    66c4:	cdpcs	14, 0, cr9, cr0, cr14, {1}
    66c8:			; <UNDEFINED> instruction: 0x83adf000
    66cc:			; <UNDEFINED> instruction: 0xf7fb920e
    66d0:	bls	3c1860 <log_oom_internal@plt+0x3bf848>
    66d4:			; <UNDEFINED> instruction: 0xf0402800
    66d8:			; <UNDEFINED> instruction: 0xf8df8376
    66dc:	ldrbtmi	r3, [fp], #-2376	; 0xfffff6b8
    66e0:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    66e4:	movwls	r2, #4097	; 0x1001
    66e8:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
    66ec:			; <UNDEFINED> instruction: 0xf7fb9600
    66f0:			; <UNDEFINED> instruction: 0xf7fbec88
    66f4:	stmdacs	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    66f8:	msrhi	SPSR_x, #64	; 0x40
    66fc:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6700:			; <UNDEFINED> instruction: 0xf8df447a
    6704:	andcs	r1, r1, ip, lsr #18
    6708:			; <UNDEFINED> instruction: 0xf7fb4479
    670c:			; <UNDEFINED> instruction: 0xf7fbec7a
    6710:	stmdacs	r0, {r1, r3, r8, r9, fp, sp, lr, pc}
    6714:	cmphi	r1, #64	; 0x40	; <UNPREDICTABLE>
    6718:	ldmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    671c:			; <UNDEFINED> instruction: 0xf8df447a
    6720:	andcs	r1, r1, r8, lsl r9
    6724:			; <UNDEFINED> instruction: 0xf7fb4479
    6728:	andcs	lr, sl, ip, ror #24
    672c:	b	1344720 <log_oom_internal@plt+0x1342708>
    6730:	stmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6734:			; <UNDEFINED> instruction: 0xf7fb4478
    6738:			; <UNDEFINED> instruction: 0xf7fbea1e
    673c:	stmdacs	r0, {r2, r3, r5, sl, fp, sp, lr, pc}
    6740:	teqhi	r8, #64	; 0x40	; <UNPREDICTABLE>
    6744:	ldmcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6748:	mcrls	4, 1, r4, cr13, cr10, {3}
    674c:			; <UNDEFINED> instruction: 0xf0002e00
    6750:	andls	r8, lr, #-1677721599	; 0x9c000001
    6754:	ldc	7, cr15, [lr], {251}	; 0xfb
    6758:	stmdacs	r0, {r1, r2, r3, r9, fp, ip, pc}
    675c:	teqhi	r6, #64	; 0x40	; <UNPREDICTABLE>
    6760:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6764:			; <UNDEFINED> instruction: 0xf8df447b
    6768:	andcs	r1, r1, r0, ror #17
    676c:	ldrtmi	r9, [r3], -r0, lsl #6
    6770:	ldmvc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6774:			; <UNDEFINED> instruction: 0xf7fb4479
    6778:			; <UNDEFINED> instruction: 0xf8dfec44
    677c:	ldrbtmi	r2, [pc], #-2260	; 6784 <log_oom_internal@plt+0x476c>
    6780:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    6784:	ldrmi	r3, [r8], r8, lsr #14
    6788:	and	r2, r3, r0, lsl r6
    678c:	movwvs	lr, #18903	; 0x49d7
    6790:	ldmvs	sl!, {r4, r8, r9, sl, ip, sp}
    6794:	teqeq	r0, sp	; <illegal shifter operand>
    6798:	movweq	lr, #6691	; 0x1a23
    679c:	streq	lr, [r0], -r6, lsr #20
    67a0:	blx	fee17474 <log_oom_internal@plt+0xfee1545c>
    67a4:			; <UNDEFINED> instruction: 0xf108f088
    67a8:	svclt	0x000c0801
    67ac:	tstcs	r0, r1, lsl #2
    67b0:			; <UNDEFINED> instruction: 0xf7fd0940
    67b4:			; <UNDEFINED> instruction: 0xf1b8f80d
    67b8:	mvnle	r0, r7, lsl #30
    67bc:	ldrtmi	sl, [r8], -r4, asr #30
    67c0:	bl	ff7447b4 <log_oom_internal@plt+0xff74279c>
    67c4:	stmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    67c8:	bicmi	r4, r1, #2046820352	; 0x7a000000
    67cc:	svceq	0x00c94606
    67d0:			; <UNDEFINED> instruction: 0xf7fc2000
    67d4:	mcrcs	15, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    67d8:	ldm	r5, {r1, r4, r8, r9, fp, ip, lr, pc}
    67dc:	cdpge	0, 5, cr0, cr0, cr15, {0}
    67e0:	andeq	lr, pc, r6, lsl #17
    67e4:	ldm	r7, {r2, r3, r6, r9, sl, fp, sp, pc}
    67e8:	svcls	0x0050000f
    67ec:	stm	r6, {r0, r1, r2, r7, r9, lr}
    67f0:			; <UNDEFINED> instruction: 0xf000000f
    67f4:			; <UNDEFINED> instruction: 0xf8df8346
    67f8:	ldrbtmi	r0, [r8], #-2144	; 0xfffff7a0
    67fc:	ldmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6800:			; <UNDEFINED> instruction: 0xb12a9a2b
    6804:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6808:	ldrbtmi	r2, [r9], #-1
    680c:	bl	ffe44800 <log_oom_internal@plt+0xffe427e8>
    6810:	vmlsls.f16	s19, s20, s16	; <UNPREDICTABLE>
    6814:	b	11ac948 <log_oom_internal@plt+0x11aa930>
    6818:	stmdbls	r9, {r0, r9}^
    681c:	movweq	lr, #6720	; 0x1a40
    6820:			; <UNDEFINED> instruction: 0xf0004313
    6824:			; <UNDEFINED> instruction: 0xf89d8315
    6828:	andcs	r1, r1, pc, lsr #2
    682c:	msrcs	CPSR_xc, sp	; <illegal shifter operand>
    6830:	msrcc	CPSR_x, sp	; <illegal shifter operand>
    6834:	msrvs	CPSR_fsx, sp	; <illegal shifter operand>
    6838:			; <UNDEFINED> instruction: 0xf89d910d
    683c:			; <UNDEFINED> instruction: 0xf89d112a
    6840:	andls	r7, r1, #1073741835	; 0x4000000b
    6844:			; <UNDEFINED> instruction: 0xf89d9300
    6848:			; <UNDEFINED> instruction: 0xf89d212b
    684c:	strls	r3, [ip], -ip, lsr #2
    6850:			; <UNDEFINED> instruction: 0xf89d9108
    6854:			; <UNDEFINED> instruction: 0xf89d6129
    6858:	strls	r1, [fp, -r5, lsr #2]
    685c:			; <UNDEFINED> instruction: 0xf89d930a
    6860:			; <UNDEFINED> instruction: 0xf89d7128
    6864:	andls	r3, r9, #-1073741815	; 0xc0000009
    6868:	msrcs	CPSR_sx, sp	; <illegal shifter operand>
    686c:	tstls	r3, r7, lsl #12
    6870:	msrvs	CPSR_s, sp	; <illegal shifter operand>
    6874:	ubfxne	pc, pc, #17, #9
    6878:	strcc	lr, [r5, -sp, asr #19]
    687c:	ldrbtmi	r9, [r9], #-516	; 0xfffffdfc
    6880:	msrcc	CPSR_c, sp	; <illegal shifter operand>
    6884:	msrcs	CPSR_, sp	; <illegal shifter operand>
    6888:			; <UNDEFINED> instruction: 0xf7fb9602
    688c:			; <UNDEFINED> instruction: 0x2002ebba
    6890:	b	1cc4884 <log_oom_internal@plt+0x1cc286c>
    6894:	strmi	r9, [r2], -ip, lsr #22
    6898:			; <UNDEFINED> instruction: 0xf0002b00
    689c:			; <UNDEFINED> instruction: 0xf8df82ca
    68a0:	andcs	r1, r1, r4, asr #15
    68a4:			; <UNDEFINED> instruction: 0xf7fb4479
    68a8:	andcs	lr, sl, ip, lsr #23
    68ac:	stmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68b0:	sbfxeq	pc, pc, #17, #21
    68b4:			; <UNDEFINED> instruction: 0xf7fb4478
    68b8:			; <UNDEFINED> instruction: 0xf8dfe95e
    68bc:			; <UNDEFINED> instruction: 0x210007b0
    68c0:			; <UNDEFINED> instruction: 0xf7fb4478
    68c4:	stmdacs	r0, {r1, r6, r9, fp, sp, lr, pc}
    68c8:	rsbshi	pc, r1, #128, 4
    68cc:	sbfxcs	pc, pc, #17, #1
    68d0:			; <UNDEFINED> instruction: 0xf8df447a
    68d4:	andcs	r1, r1, r0, lsr #15
    68d8:			; <UNDEFINED> instruction: 0xf7fb4479
    68dc:			; <UNDEFINED> instruction: 0xf8dfeb92
    68e0:			; <UNDEFINED> instruction: 0x21000798
    68e4:			; <UNDEFINED> instruction: 0xf7fb4478
    68e8:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
    68ec:	addhi	pc, pc, #192, 4
    68f0:			; <UNDEFINED> instruction: 0x2788f8df
    68f4:			; <UNDEFINED> instruction: 0xf8df447a
    68f8:	andcs	r1, r1, r8, lsl #15
    68fc:			; <UNDEFINED> instruction: 0xf7fb4479
    6900:			; <UNDEFINED> instruction: 0xf8dfeb80
    6904:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    6908:	mvnlt	r6, r8, lsl r8
    690c:			; <UNDEFINED> instruction: 0x1778f8df
    6910:	rscscc	pc, pc, #79	; 0x4f
    6914:			; <UNDEFINED> instruction: 0xf7fb4479
    6918:			; <UNDEFINED> instruction: 0x4606e8f0
    691c:			; <UNDEFINED> instruction: 0xf0002800
    6920:	smlabtcs	r0, lr, r2, r8
    6924:	b	444918 <log_oom_internal@plt+0x442900>
    6928:	vmlal.s8	q1, d0, d0
    692c:			; <UNDEFINED> instruction: 0xf8df8285
    6930:	ldrbtmi	r2, [sl], #-1884	; 0xfffff8a4
    6934:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
    6938:	ldrbtmi	r2, [r9], #-1
    693c:	bl	1844930 <log_oom_internal@plt+0x1842918>
    6940:			; <UNDEFINED> instruction: 0xf7fb4630
    6944:			; <UNDEFINED> instruction: 0x200ae8b6
    6948:	ldmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    694c:			; <UNDEFINED> instruction: 0xf7fb982b
    6950:	stmdals	ip!, {r4, r5, r7, fp, sp, lr, pc}
    6954:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6958:			; <UNDEFINED> instruction: 0xf7fb982d
    695c:	stmdals	lr!, {r1, r3, r5, r7, fp, sp, lr, pc}
    6960:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6964:			; <UNDEFINED> instruction: 0xf7fb982f
    6968:	and	lr, sp, r4, lsr #17
    696c:			; <UNDEFINED> instruction: 0xf7fb2000
    6970:	stmdacs	r2, {r1, r3, r6, r8, fp, sp, lr, pc}
    6974:	bicshi	pc, pc, r0, lsl #6
    6978:	streq	pc, [ip], #-111	; 0xffffff91
    697c:			; <UNDEFINED> instruction: 0xf8dfe614
    6980:	ldrbtmi	r0, [r8], #-1812	; 0xfffff8ec
    6984:	ldm	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6988:			; <UNDEFINED> instruction: 0x370cf8df
    698c:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    6990:			; <UNDEFINED> instruction: 0xf0002e00
    6994:	ldm	r5, {r0, r3, r7, pc}
    6998:	ldclge	0, cr0, [r0, #-60]	; 0xffffffc4
    699c:	andeq	lr, pc, r5, lsl #17
    69a0:	usateq	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    69a4:			; <UNDEFINED> instruction: 0xf7fb4478
    69a8:			; <UNDEFINED> instruction: 0xf8dfe8e6
    69ac:			; <UNDEFINED> instruction: 0x463216f4
    69b0:	ldrbtmi	r2, [r9], #-1
    69b4:	bl	9449a8 <log_oom_internal@plt+0x942990>
    69b8:	ldrbeq	lr, [r1, #-2525]	; 0xfffff623
    69bc:	ldmdbls	r3, {r4, r6, r8, r9, sl, fp, ip, pc}^
    69c0:	andeq	lr, r5, #290816	; 0x47000
    69c4:	movweq	lr, #6720	; 0x1a40
    69c8:	eorsle	r4, r3, r3, lsl r3
    69cc:			; <UNDEFINED> instruction: 0x114ff89d
    69d0:			; <UNDEFINED> instruction: 0xf89d2001
    69d4:			; <UNDEFINED> instruction: 0xf89d2143
    69d8:			; <UNDEFINED> instruction: 0xf89d3142
    69dc:	tstls	sp, lr, asr #2
    69e0:			; <UNDEFINED> instruction: 0x114af89d
    69e4:			; <UNDEFINED> instruction: 0x714df89d
    69e8:	movwls	r9, #513	; 0x201
    69ec:			; <UNDEFINED> instruction: 0x214bf89d
    69f0:			; <UNDEFINED> instruction: 0x314cf89d
    69f4:	tstls	r8, ip, lsl #10
    69f8:			; <UNDEFINED> instruction: 0x5149f89d
    69fc:			; <UNDEFINED> instruction: 0x1145f89d
    6a00:	movwls	r9, #42763	; 0xa70b
    6a04:			; <UNDEFINED> instruction: 0x7148f89d
    6a08:			; <UNDEFINED> instruction: 0x3147f89d
    6a0c:			; <UNDEFINED> instruction: 0xf89d9209
    6a10:	strls	r2, [r7, #-326]	; 0xfffffeba
    6a14:			; <UNDEFINED> instruction: 0xf89d9103
    6a18:			; <UNDEFINED> instruction: 0xf8df5144
    6a1c:	stmib	sp, {r3, r7, r9, sl, ip}^
    6a20:	andls	r3, r4, #1310720	; 0x140000
    6a24:			; <UNDEFINED> instruction: 0xf89d4479
    6a28:			; <UNDEFINED> instruction: 0xf89d3141
    6a2c:	strls	r2, [r2, #-320]	; 0xfffffec0
    6a30:	b	ff9c4a24 <log_oom_internal@plt+0xff9c2a0c>
    6a34:			; <UNDEFINED> instruction: 0xf7fb200a
    6a38:			; <UNDEFINED> instruction: 0xf8dfe8c8
    6a3c:	andcs	r1, r0, #108, 12	; 0x6c00000
    6a40:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6a44:	mrc2	7, 1, pc, cr14, cr14, {7}
    6a48:	vmull.p8	<illegal reg q8.5>, d0, d5
    6a4c:	tstle	r6, pc, ror #2
    6a50:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a54:	ldcle	8, cr2, [r2, #-20]	; 0xffffffec
    6a58:			; <UNDEFINED> instruction: 0x0650f8df
    6a5c:			; <UNDEFINED> instruction: 0xf8df4629
    6a60:	mvncs	r2, #80, 12	; 0x5000000
    6a64:			; <UNDEFINED> instruction: 0x764cf8df
    6a68:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6a6c:	subvc	pc, fp, r0, lsl #10
    6a70:	andcc	r4, r3, #2130706432	; 0x7f000000
    6a74:	streq	lr, [r0, -sp, asr #19]
    6a78:			; <UNDEFINED> instruction: 0xf7fb2006
    6a7c:			; <UNDEFINED> instruction: 0xf8dfea56
    6a80:			; <UNDEFINED> instruction: 0x46302638
    6a84:			; <UNDEFINED> instruction: 0x1634f8df
    6a88:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6a8c:	mrc2	7, 0, pc, cr10, cr14, {7}
    6a90:	vmull.p8	<illegal reg q8.5>, d0, d5
    6a94:	tstle	r4, fp, asr #2
    6a98:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a9c:	vsub.i8	d2, d0, d5
    6aa0:	andcs	r8, sl, fp, lsr #4
    6aa4:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6aa8:	ldmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6aac:			; <UNDEFINED> instruction: 0xf0402800
    6ab0:			; <UNDEFINED> instruction: 0xf8df814c
    6ab4:	ldrbtmi	r3, [fp], #-1548	; 0xfffff9f4
    6ab8:	strge	lr, [r0, #-2515]	; 0xfffff62d
    6abc:	svceq	0x0000f1ba
    6ac0:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    6ac4:			; <UNDEFINED> instruction: 0x3100f89d
    6ac8:	eorscs	sl, r0, #48, 28	; 0x300
    6acc:	ldrtmi	r2, [r0], -r0, lsl #2
    6ad0:			; <UNDEFINED> instruction: 0xf89d9329
    6ad4:			; <UNDEFINED> instruction: 0x93273101
    6ad8:			; <UNDEFINED> instruction: 0x3102f89d
    6adc:			; <UNDEFINED> instruction: 0xf89d9328
    6ae0:			; <UNDEFINED> instruction: 0x93263103
    6ae4:			; <UNDEFINED> instruction: 0x3104f89d
    6ae8:			; <UNDEFINED> instruction: 0xf89d9325
    6aec:			; <UNDEFINED> instruction: 0x93243105
    6af0:			; <UNDEFINED> instruction: 0x3106f89d
    6af4:			; <UNDEFINED> instruction: 0xf89d9323
    6af8:			; <UNDEFINED> instruction: 0x93213107
    6afc:			; <UNDEFINED> instruction: 0x3108f89d
    6b00:			; <UNDEFINED> instruction: 0xf89d9322
    6b04:	tstls	lr, #1073741826	; 0x40000002
    6b08:			; <UNDEFINED> instruction: 0x310af89d
    6b0c:			; <UNDEFINED> instruction: 0xf89d931f
    6b10:			; <UNDEFINED> instruction: 0x9320310b
    6b14:			; <UNDEFINED> instruction: 0x310cf89d
    6b18:			; <UNDEFINED> instruction: 0xf89d931c
    6b1c:	tstls	sp, #1073741827	; 0x40000003
    6b20:			; <UNDEFINED> instruction: 0x310ef89d
    6b24:			; <UNDEFINED> instruction: 0xf89d931b
    6b28:	tstls	sl, #-1073741821	; 0xc0000003
    6b2c:	smlalsvc	pc, r0, sp, r8	; <UNPREDICTABLE>
    6b30:	smlalscc	pc, r3, sp, r8	; <UNPREDICTABLE>
    6b34:	smlalshi	pc, r1, sp, r8	; <UNPREDICTABLE>
    6b38:	smlalslt	pc, r2, sp, r8	; <UNPREDICTABLE>
    6b3c:			; <UNDEFINED> instruction: 0xf89d9311
    6b40:			; <UNDEFINED> instruction: 0xf89d30f4
    6b44:	tstls	r2, #255	; 0xff
    6b48:	smlalscc	pc, r5, sp, r8	; <UNPREDICTABLE>
    6b4c:			; <UNDEFINED> instruction: 0xf89d9313
    6b50:	tstls	r4, #246	; 0xf6
    6b54:	smlalscc	pc, r7, sp, r8	; <UNPREDICTABLE>
    6b58:			; <UNDEFINED> instruction: 0xf89d9315
    6b5c:	tstls	r6, #248	; 0xf8
    6b60:	smlalscc	pc, r9, sp, r8	; <UNPREDICTABLE>
    6b64:			; <UNDEFINED> instruction: 0xf89d9317
    6b68:	tstls	r0, #250	; 0xfa
    6b6c:	smlalscc	pc, fp, sp, r8	; <UNPREDICTABLE>
    6b70:			; <UNDEFINED> instruction: 0xf89d930f
    6b74:	tstls	r8, #252	; 0xfc
    6b78:	smlalscc	pc, sp, sp, r8	; <UNPREDICTABLE>
    6b7c:			; <UNDEFINED> instruction: 0xf89d9319
    6b80:	movwls	r3, #57598	; 0xe0fe
    6b84:	stmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b88:	stccs	6, cr4, [r0, #-168]	; 0xffffff58
    6b8c:	msrhi	CPSR_c, r0
    6b90:	ldrne	pc, [r0, #-2271]!	; 0xfffff721
    6b94:	ldrbtmi	r2, [r9], #-1
    6b98:	b	cc4b8c <log_oom_internal@plt+0xcc2b74>
    6b9c:	ldmdbls	r1, {r1, r2, r4, fp, ip, pc}
    6ba0:	smlalbbvc	pc, r0, sp, r8	; <UNPREDICTABLE>
    6ba4:	smlalbbeq	pc, r8, sp, r8	; <UNPREDICTABLE>
    6ba8:			; <UNDEFINED> instruction: 0xf88d9817
    6bac:	ldmdbls	r0, {r0, r1, r6, r8, ip}
    6bb0:	smlalbbeq	pc, r9, sp, r8	; <UNPREDICTABLE>
    6bb4:			; <UNDEFINED> instruction: 0xf88d980f
    6bb8:	ldmdbls	r3, {r1, r3, r6, r8, ip}
    6bbc:	smlalbbeq	pc, fp, sp, r8	; <UNPREDICTABLE>
    6bc0:			; <UNDEFINED> instruction: 0xf88d9812
    6bc4:	ldmdbls	r5, {r0, r2, r6, r8, ip}
    6bc8:	smlalbbeq	pc, r4, sp, r8	; <UNPREDICTABLE>
    6bcc:			; <UNDEFINED> instruction: 0xf88d9814
    6bd0:	ldmdbls	r9, {r0, r1, r2, r6, r8, ip}
    6bd4:	smlalbbeq	pc, r6, sp, r8	; <UNPREDICTABLE>
    6bd8:			; <UNDEFINED> instruction: 0xf88d9818
    6bdc:			; <UNDEFINED> instruction: 0xf88d8141
    6be0:			; <UNDEFINED> instruction: 0xf88db142
    6be4:	stmdals	lr, {r2, r3, r6, r8}
    6be8:	smlalbbne	pc, sp, sp, r8	; <UNPREDICTABLE>
    6bec:			; <UNDEFINED> instruction: 0xf88d9952
    6bf0:	ldmdals	r0, {r1, r2, r3, r6, r8}^
    6bf4:	smlalbbls	pc, pc, sp, r8	; <UNPREDICTABLE>
    6bf8:	andeq	lr, r1, #64, 20	; 0x40000
    6bfc:	ldmdals	r1, {r0, r1, r4, r6, r8, fp, ip, pc}^
    6c00:	movweq	lr, #6720	; 0x1a40
    6c04:	eorle	r4, r2, r3, lsl r3
    6c08:	strbmi	r9, [r3], -lr, lsl #20
    6c0c:	andcs	r9, r1, r9, lsl r9
    6c10:	eorsls	pc, r4, sp, asr #17
    6c14:	ldrtmi	r9, [sl], -ip, lsl #4
    6c18:	tstls	fp, r8, lsl pc
    6c1c:	smladls	sl, r0, r9, r9
    6c20:	tstls	r8, pc, lsl #30
    6c24:	smladls	r9, r1, r9, r9
    6c28:	stmib	sp, {r0, r1, r2, r4, r8, r9, sl, fp, ip, pc}^
    6c2c:			; <UNDEFINED> instruction: 0xf8dfb100
    6c30:			; <UNDEFINED> instruction: 0x97071498
    6c34:	ldrbtmi	r9, [r9], #-3862	; 0xfffff0ea
    6c38:	svcls	0x00159706
    6c3c:	svcls	0x00149705
    6c40:	svcls	0x00139704
    6c44:	svcls	0x00129703
    6c48:			; <UNDEFINED> instruction: 0xf7fb9702
    6c4c:			; <UNDEFINED> instruction: 0xf8dfe9da
    6c50:	ldrbtmi	r0, [r8], #-1148	; 0xfffffb84
    6c54:	svc	0x008ef7fa
    6c58:			; <UNDEFINED> instruction: 0x46294632
    6c5c:			; <UNDEFINED> instruction: 0xf7fa4650
    6c60:	mcrne	15, 0, lr, cr3, cr12, {3}
    6c64:	sbcshi	pc, r6, r0, asr #5
    6c68:	blcs	2d95c <log_oom_internal@plt+0x2b944>
    6c6c:			; <UNDEFINED> instruction: 0xf8dfdb54
    6c70:	ldrbtmi	r0, [r8], #-1120	; 0xfffffba0
    6c74:	svc	0x007ef7fa
    6c78:	blls	e6d56c <log_oom_internal@plt+0xe6b554>
    6c7c:	tstcs	r0, ip, lsr r0
    6c80:	andcc	pc, r2, r0, lsl #22
    6c84:	ldc2	7, cr15, [sl], {253}	; 0xfd
    6c88:	vsub.i8	d2, d0, d0
    6c8c:			; <UNDEFINED> instruction: 0x463080d8
    6c90:	svc	0x00caf7fa
    6c94:	andcs	lr, r0, r8, lsl #9
    6c98:	svc	0x00b4f7fa
    6c9c:			; <UNDEFINED> instruction: 0xf77f2802
    6ca0:			; <UNDEFINED> instruction: 0xf8dfae6b
    6ca4:			; <UNDEFINED> instruction: 0x46215430
    6ca8:	strtcs	pc, [ip], #-2271	; 0xfffff721
    6cac:			; <UNDEFINED> instruction: 0x43a9f240
    6cb0:	strtmi	pc, [r8], #-2271	; 0xfffff721
    6cb4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    6cb8:			; <UNDEFINED> instruction: 0xf504447c
    6cbc:	andcs	r7, r3, r8, asr #8
    6cc0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6cc4:			; <UNDEFINED> instruction: 0xf7fb4402
    6cc8:			; <UNDEFINED> instruction: 0x4604e930
    6ccc:	cfstrscs	mvf14, [r0, #-432]	; 0xfffffe50
    6cd0:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {3}
    6cd4:	ldmdavs	r8, {r3, r5, r6, sl, sp, lr, pc}
    6cd8:			; <UNDEFINED> instruction: 0xf47f2800
    6cdc:			; <UNDEFINED> instruction: 0xf7faac5b
    6ce0:	stmdacs	r2, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    6ce4:	mcrge	7, 2, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    6ce8:	strdcs	r4, [sp, -sp]
    6cec:			; <UNDEFINED> instruction: 0xf2c44afd
    6cf0:	ldfmie	f0, [sp]
    6cf4:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6cf8:	subvc	pc, r8, r0, lsl #10
    6cfc:	andcc	r4, r3, #124, 8	; 0x7c000000
    6d00:	streq	lr, [r0], #-2509	; 0xfffff633
    6d04:			; <UNDEFINED> instruction: 0x43aff240
    6d08:			; <UNDEFINED> instruction: 0xf7fb2003
    6d0c:	strmi	lr, [r4], -lr, lsl #18
    6d10:	bmi	ffdbfe40 <log_oom_internal@plt+0xffdbde28>
    6d14:	ldrb	r4, [r1], #1146	; 0x47a
    6d18:	strdcs	r4, [r1], -r5
    6d1c:	ldrbtmi	r9, [r9], #-2618	; 0xfffff5c6
    6d20:	stmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d24:			; <UNDEFINED> instruction: 0xf7fa4630
    6d28:	ldrt	lr, [sp], #-3968	; 0xfffff080
    6d2c:	strtmi	r2, [ip], -sl
    6d30:	svc	0x004af7fa
    6d34:	stclmi	6, cr14, [pc, #736]!	; 701c <log_oom_internal@plt+0x5004>
    6d38:	bmi	ffbd85c4 <log_oom_internal@plt+0xffbd65ac>
    6d3c:	orrsmi	pc, pc, #64, 4
    6d40:	ldrbtmi	r4, [sp], #-3310	; 0xfffff312
    6d44:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6d48:	stmdage	pc!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    6d4c:	stmib	sp, {r8, sl, sp}^
    6d50:			; <UNDEFINED> instruction: 0xf7fa552f
    6d54:	stcne	15, cr14, [r3], {238}	; 0xee
    6d58:			; <UNDEFINED> instruction: 0xf0004606
    6d5c:	stmdacs	r0, {r1, r5, r7, pc}
    6d60:	ldmdage	r0!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}
    6d64:	svc	0x00eaf7fa
    6d68:	svceq	0x0002f110
    6d6c:			; <UNDEFINED> instruction: 0xf0004680
    6d70:	stmdacs	r0, {r2, r5, r8, pc}
    6d74:	rscshi	pc, lr, r0, asr #5
    6d78:	ldrbtmi	r4, [r8], #-2273	; 0xfffff71f
    6d7c:	mrc	7, 7, APSR_nzcv, cr10, cr10, {7}
    6d80:	svceq	0x0000f1b8
    6d84:	b	13fadb0 <log_oom_internal@plt+0x13f8d98>
    6d88:	blls	c08ab0 <log_oom_internal@plt+0xc06a98>
    6d8c:	blpl	160f198 <log_oom_internal@plt+0x160d180>
    6d90:			; <UNDEFINED> instruction: 0xf7fc3502
    6d94:	adcsmi	pc, sp, #272	; 0x110
    6d98:	mcrcs	1, 0, sp, cr0, cr7, {7}
    6d9c:	sbchi	pc, r0, r0, asr #32
    6da0:			; <UNDEFINED> instruction: 0xf7fa9830
    6da4:	stmdals	pc!, {r1, r2, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    6da8:	mcr	7, 4, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    6dac:	bmi	ff5807b8 <log_oom_internal@plt+0xff57e7a0>
    6db0:	str	r4, [lr, #1146]	; 0x47a
    6db4:	ldrbtmi	r4, [sl], #-2772	; 0xfffff52c
    6db8:	bmi	ff5400dc <log_oom_internal@plt+0xff53e0c4>
    6dbc:	strt	r4, [lr], #1146	; 0x47a
    6dc0:	ldrbtmi	r4, [sl], #-2771	; 0xfffff52d
    6dc4:	blmi	ff500040 <log_oom_internal@plt+0xff4fe028>
    6dc8:	str	r4, [r9], #1147	; 0x47b
    6dcc:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    6dd0:	ldmib	sp, {r0, r3, r6, r7, sl, sp, lr, pc}^
    6dd4:			; <UNDEFINED> instruction: 0x4652931a
    6dd8:	blhi	a01554 <log_oom_internal@plt+0x9ff53c>
    6ddc:	movwls	r9, #61225	; 0xef29
    6de0:	tstls	r9, #29696	; 0x7400
    6de4:	tstls	r8, #28, 22	; 0x7000
    6de8:	movwls	r9, #64288	; 0xfb20
    6dec:	tstls	r0, #31744	; 0x7c00
    6df0:	tstls	r7, #30720	; 0x7800
    6df4:	tstls	r6, #34816	; 0x8800
    6df8:	tstls	r5, #33792	; 0x8400
    6dfc:	tstls	r4, #35840	; 0x8c00
    6e00:	tstls	r3, #36, 22	; 0x9000
    6e04:	tstls	r2, #37888	; 0x9400
    6e08:	tstls	r1, #38912	; 0x9800
    6e0c:	bmi	ff100914 <log_oom_internal@plt+0xff0fe8fc>
    6e10:	ldrb	r4, [r0, #-1146]!	; 0xfffffb86
    6e14:			; <UNDEFINED> instruction: 0x461c4630
    6e18:	svc	0x0006f7fa
    6e1c:	bllt	ff144e20 <log_oom_internal@plt+0xff142e08>
    6e20:	ldrbtmi	r4, [lr], #-3775	; 0xfffff141
    6e24:	mrcmi	4, 5, lr, cr15, cr5, {4}
    6e28:	strb	r4, [pc], #-1150	; 6e30 <log_oom_internal@plt+0x4e18>
    6e2c:	ldrbtmi	r4, [pc], #-4030	; 6e34 <log_oom_internal@plt+0x4e1c>
    6e30:	blmi	fefbff58 <log_oom_internal@plt+0xfefbdf40>
    6e34:	ldr	r4, [r2, #-1147]!	; 0xfffffb85
    6e38:	ldrbtmi	r4, [sl], #-2749	; 0xfffff543
    6e3c:	popmi	{r1, r3, r4, r5, r6, r8, sl, sp, lr, pc}
    6e40:			; <UNDEFINED> instruction: 0xf7fa4478
    6e44:			; <UNDEFINED> instruction: 0x4630ee98
    6e48:	mcr	7, 7, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6e4c:	bllt	feb44e50 <log_oom_internal@plt+0xfeb42e38>
    6e50:	ldrbtmi	r4, [r8], #-2233	; 0xfffff747
    6e54:	mcr	7, 4, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6e58:			; <UNDEFINED> instruction: 0x4628e519
    6e5c:	mrc	7, 6, APSR_nzcv, cr2, cr10, {7}
    6e60:	svclt	0x00de2802
    6e64:	sbcslt	r4, fp, #805306375	; 0x30000007
    6e68:	lfmle	f4, 2, [r0], #-364	; 0xfffffe94
    6e6c:	b	d2cf34 <log_oom_internal@plt+0xd2af1c>
    6e70:	svclt	0x00280423
    6e74:			; <UNDEFINED> instruction: 0xf7fa461c
    6e78:	stmdals	pc!, {r2, r3, r4, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    6e7c:	mrc	7, 0, APSR_nzcv, cr8, cr10, {7}
    6e80:	bls	14806e4 <log_oom_internal@plt+0x147e6cc>
    6e84:	addsmi	r9, sl, #78848	; 0x13400
    6e88:	cfldrsge	mvf15, [r5], #508	; 0x1fc
    6e8c:	blls	13ad7dc <log_oom_internal@plt+0x13ab7c4>
    6e90:			; <UNDEFINED> instruction: 0xf47f429a
    6e94:	bls	14f215c <log_oom_internal@plt+0x14f0144>
    6e98:	addsmi	r9, sl, #80896	; 0x13c00
    6e9c:	cfstrsge	mvf15, [fp], #508	; 0x1fc
    6ea0:	strtmi	lr, [r8], -lr, lsr #9
    6ea4:	mcr	7, 5, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6ea8:	vsub.i8	d2, d0, d2
    6eac:	ldmdals	r0!, {r2, r3, r7, pc}
    6eb0:			; <UNDEFINED> instruction: 0xf7fa4634
    6eb4:	stmdals	pc!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    6eb8:	ldcl	7, cr15, [sl, #1000]!	; 0x3e8
    6ebc:	blmi	fe8006a8 <log_oom_internal@plt+0xfe7fe690>
    6ec0:	andpl	pc, r3, #64, 4
    6ec4:	ldrbtmi	r4, [fp], #-2462	; 0xfffff662
    6ec8:			; <UNDEFINED> instruction: 0xf5034479
    6ecc:	tstcc	r3, r8, asr #6
    6ed0:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ed4:	stmdals	fp!, {r2, r9, sl, lr}
    6ed8:	stcl	7, cr15, [sl, #1000]!	; 0x3e8
    6edc:			; <UNDEFINED> instruction: 0xf7fa982c
    6ee0:	stmdals	sp!, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6ee4:	stcl	7, cr15, [r4, #1000]!	; 0x3e8
    6ee8:			; <UNDEFINED> instruction: 0xf7fa982e
    6eec:	stmdals	pc!, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    6ef0:	ldcl	7, cr15, [lr, #1000]	; 0x3e8
    6ef4:	bllt	1644ef8 <log_oom_internal@plt+0x1642ee0>
    6ef8:			; <UNDEFINED> instruction: 0x46294a92
    6efc:	mvncs	r4, #9568256	; 0x920000
    6f00:	ldrbtmi	r4, [sl], #-3730	; 0xfffff16e
    6f04:			; <UNDEFINED> instruction: 0xf5024478
    6f08:	ldrbtmi	r7, [lr], #-587	; 0xfffffdb5
    6f0c:	strcs	lr, [r0], -sp, asr #19
    6f10:	andcs	r1, r6, r2, asr #25
    6f14:	stmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f18:			; <UNDEFINED> instruction: 0xf7fa200a
    6f1c:	strb	lr, [r3, #3670]	; 0xe56
    6f20:	b	13c7100 <log_oom_internal@plt+0x13c50e8>
    6f24:	strcs	r0, [r0, #-1864]	; 0xfffff8b8
    6f28:	blpl	162dbec <log_oom_internal@plt+0x162bbd4>
    6f2c:	ldmne	r9!, {r4, r5, r8, r9, fp, ip, pc}^
    6f30:	svceq	0x0000f1b8
    6f34:	eors	sp, ip, r2, lsl #2
    6f38:	mlasle	sl, r9, r2, r4
    6f3c:	blcs	c5010 <log_oom_internal@plt+0xc2ff8>
    6f40:	mvnsle	r4, r2, lsl #5
    6f44:	adcsmi	r3, r5, #8388608	; 0x800000
    6f48:	svcge	0x002af43f
    6f4c:	stcmi	7, cr14, [r0, #944]	; 0x3b0
    6f50:	bmi	fe01881c <log_oom_internal@plt+0xfe016804>
    6f54:	orrvc	pc, lr, #1325400064	; 0x4f000000
    6f58:	ldrbtmi	r4, [sp], #-2175	; 0xfffff781
    6f5c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    6f60:	subvc	pc, pc, #8388608	; 0x800000
    6f64:	strcs	lr, [r0, #-2509]	; 0xfffff633
    6f68:	andcs	r1, r3, r2, asr #25
    6f6c:	svc	0x00dcf7fa
    6f70:	ldrb	r4, [fp, -r3, lsl #12]!
    6f74:			; <UNDEFINED> instruction: 0xf7fa4628
    6f78:	stmdacs	r2, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
    6f7c:			; <UNDEFINED> instruction: 0xf1c8bfde
    6f80:	sbcslt	r0, fp, #0, 6
    6f84:			; <UNDEFINED> instruction: 0xf77f425b
    6f88:	ldmdami	r4!, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    6f8c:	orrsvc	pc, r1, #1325400064	; 0x4f000000
    6f90:			; <UNDEFINED> instruction: 0x46414a73
    6f94:	cfldrdmi	mvd4, [r3, #-480]!	; 0xfffffe20
    6f98:			; <UNDEFINED> instruction: 0xf502447a
    6f9c:	ldrbtmi	r7, [sp], #-591	; 0xfffffdb1
    6fa0:	strcs	lr, [r0, #-2509]	; 0xfffff633
    6fa4:	andcs	r4, r3, r2, lsl #12
    6fa8:			; <UNDEFINED> instruction: 0xf7fa3203
    6fac:			; <UNDEFINED> instruction: 0x4603efbe
    6fb0:	tstcs	r0, ip, asr r7
    6fb4:	stc2	7, cr15, [r0, #-1008]	; 0xfffffc10
    6fb8:	stmdami	fp!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    6fbc:	ldrbtmi	r4, [r8], #-1704	; 0xfffff958
    6fc0:	ldcl	7, cr15, [r8, #1000]	; 0x3e8
    6fc4:	stclmi	6, cr14, [r9, #-932]!	; 0xfffffc5c
    6fc8:	bmi	1a58894 <log_oom_internal@plt+0x1a5687c>
    6fcc:	orrvc	pc, ip, #1325400064	; 0x4f000000
    6fd0:	ldrbtmi	r4, [sp], #-2152	; 0xfffff798
    6fd4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    6fd8:			; <UNDEFINED> instruction: 0xf7fae7c2
    6fdc:	svclt	0x0000ee98
    6fe0:			; <UNDEFINED> instruction: 0x000138b4
    6fe4:	andeq	r0, r0, r4, lsl #4
    6fe8:	andeq	r3, r1, lr, asr #21
    6fec:	andeq	r3, r1, r0, lsr #21
    6ff0:	andeq	r3, r1, ip, ror sl
    6ff4:	andeq	r3, r1, ip, lsl #16
    6ff8:	andeq	r3, r1, r4, asr #20
    6ffc:	andeq	r2, r0, sl, asr #8
    7000:	andeq	r2, r0, sl, lsr r4
    7004:	andeq	r2, r0, r2, asr #8
    7008:	andeq	r2, r0, r2, asr #8
    700c:	andeq	r2, r0, r2, asr #8
    7010:	andeq	r2, r0, sl, ror #22
    7014:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7018:	andeq	r2, r0, r2, lsl #8
    701c:	andeq	r2, r0, r6, lsr #8
    7020:	andeq	r1, r0, lr, ror #9
    7024:	andeq	r1, r0, sl, asr #9
    7028:	andeq	r2, r0, sl, ror #7
    702c:			; <UNDEFINED> instruction: 0x000022b8
    7030:	andeq	r2, r0, r8, ror #7
    7034:	andeq	r2, r0, ip, lsr #5
    7038:	andeq	r2, r0, r0, ror #7
    703c:	andeq	r2, r0, r4, ror #7
    7040:	andeq	r1, r0, r0, ror #8
    7044:	andeq	r1, r0, r4, asr #8
    7048:			; <UNDEFINED> instruction: 0x000023bc
    704c:	andeq	r3, r1, r6, ror #5
    7050:	andeq	r2, r0, lr, asr #4
    7054:	andeq	r2, r0, r0, lsl #7
    7058:	andeq	r2, r0, sl, ror r3
    705c:	andeq	r2, r0, lr, lsr #7
    7060:	andeq	r2, r0, r2, ror #6
    7064:	andeq	r1, r0, r4, ror #7
    7068:	muleq	r0, r8, r3
    706c:	muleq	r0, ip, r3
    7070:	andeq	r0, r0, ip, ror sp
    7074:	ldrdeq	r2, [r0], -r4
    7078:	ldrdeq	r2, [r0], -ip
    707c:	strdeq	r2, [r0], -r0
    7080:	andeq	r2, r0, r8, lsl r4
    7084:	andeq	r3, r1, r2, lsl r7
    7088:	andeq	r0, r0, ip, asr #27
    708c:	andeq	r0, r0, sl, lsl sp
    7090:	andeq	r2, r0, lr, ror #7
    7094:			; <UNDEFINED> instruction: 0x000023ba
    7098:	andeq	r3, r1, ip, lsl #13
    709c:			; <UNDEFINED> instruction: 0x000023bc
    70a0:	andeq	r2, r0, lr, asr #7
    70a4:	andeq	r2, r0, r0, ror r3
    70a8:			; <UNDEFINED> instruction: 0x000023b2
    70ac:	andeq	r2, r0, ip, lsl #15
    70b0:	strdeq	r0, [r0], -r2
    70b4:	muleq	r0, r0, r3
    70b8:	andeq	r1, r0, r4, lsr #25
    70bc:	muleq	r0, sl, r3
    70c0:	andeq	r3, r1, r2, ror #10
    70c4:	muleq	r0, lr, r3
    70c8:	andeq	r2, r0, lr, asr r1
    70cc:	andeq	r1, r0, r2, asr #22
    70d0:	andeq	r2, r0, r2, lsr #6
    70d4:	andeq	r1, r0, ip, asr sp
    70d8:	andeq	r0, r0, r6, lsr #11
    70dc:	andeq	r2, r0, ip, lsr r5
    70e0:	andeq	r2, r0, r0, lsl #10
    70e4:	andeq	r0, r0, r6, ror #10
    70e8:	andeq	r1, r0, r4, lsl sp
    70ec:	muleq	r0, r8, lr
    70f0:	andeq	r2, r0, lr, lsr r2
    70f4:	andeq	r1, r0, r6, lsr #25
    70f8:	andeq	r0, r0, r8, lsl r5
    70fc:	andeq	r2, r0, lr, lsr #9
    7100:	muleq	r0, r2, r1
    7104:	ldrdeq	r0, [r0], -r8
    7108:	strdeq	r0, [r0], -r6
    710c:	andeq	r1, r0, r4, lsl #24
    7110:	andeq	r1, r0, lr, ror #23
    7114:	muleq	r0, ip, sp
    7118:	muleq	r0, r6, sp
    711c:	ldrdeq	r1, [r0], -r0
    7120:	muleq	r0, r6, sp
    7124:	muleq	r0, r0, sp
    7128:	andeq	r0, r0, sl, lsl #27
    712c:	andeq	r0, r0, r4, lsl #27
    7130:	andeq	r0, r0, lr, asr #16
    7134:	andeq	r2, r0, r0, ror r1
    7138:	andeq	r1, r0, sl, ror sp
    713c:	andeq	r2, r0, lr, lsr #6
    7140:	muleq	r0, r4, r3
    7144:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    7148:	andeq	r0, r0, r8, asr r3
    714c:	andeq	r1, r0, r6, lsr #30
    7150:	andeq	r1, r0, sl, ror #30
    7154:	muleq	r0, r8, r2
    7158:	strdeq	r0, [r0], -lr
    715c:	andeq	r0, r0, r8, asr #5
    7160:	andeq	r2, r0, ip, asr r2
    7164:	andeq	r1, r0, sl, asr #30
    7168:	andeq	r1, r0, lr, asr #30
    716c:	muleq	r0, r2, lr
    7170:	andeq	r2, r0, r0, lsr #4
    7174:	andeq	r0, r0, r6, lsl #5
    7178:	mvnsmi	lr, #737280	; 0xb4000
    717c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    7180:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    7184:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    7188:	mcrr	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    718c:	blne	1d98388 <log_oom_internal@plt+0x1d96370>
    7190:	strhle	r1, [sl], -r6
    7194:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    7198:	svccc	0x0004f855
    719c:	strbmi	r3, [sl], -r1, lsl #8
    71a0:	ldrtmi	r4, [r8], -r1, asr #12
    71a4:	adcmi	r4, r6, #152, 14	; 0x2600000
    71a8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    71ac:	svclt	0x000083f8
    71b0:	ldrdeq	r2, [r1], -sl
    71b4:	ldrdeq	r2, [r1], -r0
    71b8:	svclt	0x00004770

Disassembly of section .fini:

000071bc <.fini>:
    71bc:	push	{r3, lr}
    71c0:	pop	{r3, pc}
