#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 15 09:22:57 2024
# Process ID: 20956
# Current directory: C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11420 C:\FHNW\prj2\fhnw_zt\4_vivado\zt_20240308\zt.xpr
# Log file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/vivado.log
# Journal file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308\vivado.jou
# Running On: DESKTOP-EOOIIGE, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16539 MB
#-----------------------------------------------------------
start_gui
open_project C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.xpr
update_compile_order -fileset sources_1
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
set_property part xc7z020clg400-1 [current_project]
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd}
validate_bd_design -force
report_ip_status -name ip_status 
upgrade_ip [get_ips  {ZyboTank_processing_system7_0_0 ZyboTank_lf_sampler_axi_maste_0_2 ZyboTank_proc_sys_reset_0_0 ZyboTank_system_ila_0_1 ZyboTank_axi_dma_1_0 ZyboTank_ila_1_1 ZyboTank_smartconnect_0_0 ZyboTank_ila_0_2}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {ZyboTank_processing_system7_0_0 ZyboTank_lf_sampler_axi_maste_0_2 ZyboTank_proc_sys_reset_0_0 ZyboTank_system_ila_0_1 ZyboTank_axi_dma_1_0 ZyboTank_ila_1_1 ZyboTank_smartconnect_0_0 ZyboTank_ila_0_2}] -no_script -sync -force -quiet
generate_target all [get_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins lf_sampler_axi_maste_0/Axi_ACLK]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
delete_runs "impl_1_copy_1"
add_files -norecurse C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_axi_master_adapter.vhd
update_compile_order -fileset sources_1
set_property library zt_lib [get_files  C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_axi_master_adapter.vhd]
update_compile_order -fileset sources_1
update_module_reference ZyboTank_lf_sampler_axi_maste_0_2
validate_bd_design
save_bd_design
close_project
