<stg><name>LowMCEnc</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="11" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="17" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="24" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:0  %output_addr = getelementptr [8 x i32]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
.preheader1.preheader:1  %roundKey = alloca [16 x i32], align 16

]]></Node>
<StgValue><ssdm name="roundKey"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
.preheader1.preheader:2  %temp = alloca [120 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:3  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %loop_0 = phi i3 [ %loop, %0 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:2  %icmp_ln169 = icmp eq i3 %loop_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %loop = add i3 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln169, label %.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln170 = zext i3 %loop_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="plaintext_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="3">
<![CDATA[
:2  %plaintext_load = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="32">
<![CDATA[
.loopexit:0  call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="3">
<![CDATA[
:2  %plaintext_load = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr_1 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %plaintext_load, i32* %output_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="32">
<![CDATA[
.loopexit:0  call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i3 [ 0, %.loopexit ], [ %i_7, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln111 = icmp eq i3 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_7 = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln111, label %xor_array.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln112 = zext i3 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_2 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="3">
<![CDATA[
:3  %output_load_1 = load i32* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %roundKey_addr = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="roundKey_addr"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
:5  %roundKey_load = load i32* %roundKey_addr, align 4

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
xor_array.exit:0  %temp_addr = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
xor_array.exit:1  %temp_addr_4 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
xor_array.exit:2  %temp_addr_5 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_addr_5"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
xor_array.exit:3  %temp_addr_6 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_addr_6"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
xor_array.exit:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str380) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="3">
<![CDATA[
:3  %output_load_1 = load i32* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
:5  %roundKey_load = load i32* %roundKey_addr, align 4

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %xor_ln112 = xor i32 %roundKey_load, %output_load_1

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:7  store i32 %xor_ln112, i32* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i5 [ 1, %xor_array.exit ], [ %r, %xor_array.exit65 ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln184 = icmp eq i5 %r_0, -11

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln184, label %12, label %4

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
:0  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %r_0, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln229"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %loop_1 = phi i3 [ 0, %4 ], [ %loop_7, %6 ]

]]></Node>
<StgValue><ssdm name="loop_1"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln189 = icmp eq i3 %loop_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %loop_7 = add i3 %loop_1, 1

]]></Node>
<StgValue><ssdm name="loop_7"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln189, label %.preheader.preheader, label %6

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3">
<![CDATA[
:0  %output_load = load i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3">
<![CDATA[
:0  %output_load = load i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
:1  %trunc_ln191 = trunc i32 %output_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="3">
<![CDATA[
:2  %zext_ln191 = zext i3 %loop_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %temp_addr_7 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="temp_addr_7"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4  store i8 %trunc_ln191, i8* %temp_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %lshr_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %output_load, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="24">
<![CDATA[
:6  %zext_ln192 = zext i24 %lshr_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:7  store i32 %zext_ln192, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %5

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %bitNumber_assign_2 = phi i5 [ %add_ln194, %7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="bitNumber_assign_2"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln194 = icmp ult i5 %bitNumber_assign_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln194, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln200 = add i5 2, %bitNumber_assign_2

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %lshr_ln8 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln200, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln55 = zext i2 %lshr_ln8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %temp_addr_8 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="temp_addr_8"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="7">
<![CDATA[
:4  %temp_load_5 = load i8* %temp_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_load_5"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="7">
<![CDATA[
:0  %temp_load = load i8* %temp_addr, align 16

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="7">
<![CDATA[
:1  %temp_load_2 = load i8* %temp_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="7">
<![CDATA[
:4  %temp_load_5 = load i8* %temp_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_load_5"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="5">
<![CDATA[
:5  %trunc_ln194 = trunc i5 %bitNumber_assign_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %add_ln201 = add i5 1, %bitNumber_assign_2

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %lshr_ln55_2 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln201, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln55_2"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="2">
<![CDATA[
:12  %zext_ln55_2 = zext i2 %lshr_ln55_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %temp_addr_9 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="temp_addr_9"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
:14  %temp_load_6 = load i8* %temp_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_load_6"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %lshr_ln55_4 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_2, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln55_4"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="2">
<![CDATA[
:20  %zext_ln55_4 = zext i2 %lshr_ln55_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %temp_addr_10 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln55_4

]]></Node>
<StgValue><ssdm name="temp_addr_10"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="7">
<![CDATA[
:22  %temp_load_7 = load i8* %temp_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_load_7"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:58  %add_ln194 = add i5 3, %bitNumber_assign_2

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %sub_ln55 = sub i3 -3, %trunc_ln194

]]></Node>
<StgValue><ssdm name="sub_ln55"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="3">
<![CDATA[
:7  %zext_ln55_1 = zext i3 %sub_ln55 to i8

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %lshr_ln55 = lshr i8 %temp_load_5, %zext_ln55_1

]]></Node>
<StgValue><ssdm name="lshr_ln55"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8">
<![CDATA[
:9  %a = trunc i8 %lshr_ln55 to i1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
:14  %temp_load_6 = load i8* %temp_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_load_6"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  %sub_ln55_1 = sub i3 -2, %trunc_ln194

]]></Node>
<StgValue><ssdm name="sub_ln55_1"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="3">
<![CDATA[
:16  %zext_ln55_3 = zext i3 %sub_ln55_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %lshr_ln55_1 = lshr i8 %temp_load_6, %zext_ln55_3

]]></Node>
<StgValue><ssdm name="lshr_ln55_1"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="8">
<![CDATA[
:18  %b = trunc i8 %lshr_ln55_1 to i1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="7">
<![CDATA[
:22  %temp_load_7 = load i8* %temp_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_load_7"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  %xor_ln55 = xor i3 %trunc_ln194, -1

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="3">
<![CDATA[
:24  %zext_ln55_5 = zext i3 %xor_ln55 to i8

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %lshr_ln55_3 = lshr i8 %temp_load_7, %zext_ln55_5

]]></Node>
<StgValue><ssdm name="lshr_ln55_3"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="8">
<![CDATA[
:26  %c = trunc i8 %lshr_ln55_3 to i1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %and_ln204 = and i1 %c, %b

]]></Node>
<StgValue><ssdm name="and_ln204"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %xor_ln204 = xor i1 %and_ln204, %a

]]></Node>
<StgValue><ssdm name="xor_ln204"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1">
<![CDATA[
:29  %zext_ln204 = zext i1 %xor_ln204 to i8

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %shl_ln68 = shl i8 1, %zext_ln55_1

]]></Node>
<StgValue><ssdm name="shl_ln68"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %xor_ln68 = xor i8 %shl_ln68, -1

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %shl_ln68_3 = shl i8 %zext_ln204, %zext_ln55_1

]]></Node>
<StgValue><ssdm name="shl_ln68_3"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  %and_ln68 = and i8 %temp_load_5, %xor_ln68

]]></Node>
<StgValue><ssdm name="and_ln68"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %or_ln68 = or i8 %and_ln68, %shl_ln68_3

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:35  store i8 %or_ln68, i8* %temp_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7" op_1_bw="0">
<![CDATA[
:40  %temp_load_8 = load i8* %temp_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_load_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %and_ln205 = and i1 %c, %a

]]></Node>
<StgValue><ssdm name="and_ln205"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %xor_ln205 = xor i1 %b, %a

]]></Node>
<StgValue><ssdm name="xor_ln205"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %xor_ln205_1 = xor i1 %and_ln205, %xor_ln205

]]></Node>
<StgValue><ssdm name="xor_ln205_1"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1">
<![CDATA[
:39  %zext_ln205 = zext i1 %xor_ln205_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7" op_1_bw="0">
<![CDATA[
:40  %temp_load_8 = load i8* %temp_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_load_8"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %shl_ln68_4 = shl i8 1, %zext_ln55_3

]]></Node>
<StgValue><ssdm name="shl_ln68_4"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %xor_ln68_3 = xor i8 %shl_ln68_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln68_3"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  %shl_ln68_5 = shl i8 %zext_ln205, %zext_ln55_3

]]></Node>
<StgValue><ssdm name="shl_ln68_5"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %and_ln68_1 = and i8 %temp_load_8, %xor_ln68_3

]]></Node>
<StgValue><ssdm name="and_ln68_1"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %or_ln68_1 = or i8 %and_ln68_1, %shl_ln68_5

]]></Node>
<StgValue><ssdm name="or_ln68_1"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="8">
<![CDATA[
:46  store i8 %or_ln68_1, i8* %temp_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="149" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="7" op_1_bw="0">
<![CDATA[
:51  %temp_load_9 = load i8* %temp_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_load_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %and_ln206 = and i1 %b, %a

]]></Node>
<StgValue><ssdm name="and_ln206"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %xor_ln206 = xor i1 %c, %xor_ln205

]]></Node>
<StgValue><ssdm name="xor_ln206"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %xor_ln206_1 = xor i1 %xor_ln206, %and_ln206

]]></Node>
<StgValue><ssdm name="xor_ln206_1"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1">
<![CDATA[
:50  %zext_ln206 = zext i1 %xor_ln206_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="7" op_1_bw="0">
<![CDATA[
:51  %temp_load_9 = load i8* %temp_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_load_9"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:52  %shl_ln68_6 = shl i8 1, %zext_ln55_5

]]></Node>
<StgValue><ssdm name="shl_ln68_6"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %xor_ln68_4 = xor i8 %shl_ln68_6, -1

]]></Node>
<StgValue><ssdm name="xor_ln68_4"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %shl_ln68_7 = shl i8 %zext_ln206, %zext_ln55_5

]]></Node>
<StgValue><ssdm name="shl_ln68_7"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:55  %and_ln68_2 = and i8 %temp_load_9, %xor_ln68_4

]]></Node>
<StgValue><ssdm name="and_ln68_2"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %or_ln68_2 = or i8 %and_ln68_2, %shl_ln68_7

]]></Node>
<StgValue><ssdm name="or_ln68_2"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="8">
<![CDATA[
:57  store i8 %or_ln68_2, i8* %temp_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:59  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="162" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="7">
<![CDATA[
:0  %temp_load = load i8* %temp_addr, align 16

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="7">
<![CDATA[
:1  %temp_load_2 = load i8* %temp_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="7">
<![CDATA[
:2  %temp_load_3 = load i8* %temp_addr_5, align 2

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="7">
<![CDATA[
:3  %temp_load_4 = load i8* %temp_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_load_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="166" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="7">
<![CDATA[
:2  %temp_load_3 = load i8* %temp_addr_5, align 2

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="7">
<![CDATA[
:3  %temp_load_4 = load i8* %temp_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_load_4"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:4  %or_ln220_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %temp_load_4, i8 %temp_load_3, i8 %temp_load_2, i8 %temp_load)

]]></Node>
<StgValue><ssdm name="or_ln220_2"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:5  store i32 %or_ln220_2, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="170" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %add_ln225 = add i14 %shl_ln, -512

]]></Node>
<StgValue><ssdm name="add_ln225"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="14" op_3_bw="32" op_4_bw="0">
<![CDATA[
:7  call fastcc void @matrix_mul([8 x i32]* %output_r, i14 %add_ln225)

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="172" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="14" op_3_bw="32" op_4_bw="0">
<![CDATA[
:7  call fastcc void @matrix_mul([8 x i32]* %output_r, i14 %add_ln225)

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:8  %shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %add_ln226 = add i7 %shl_ln1, -4

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %9

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i49 = phi i3 [ 0, %8 ], [ %i, %10 ]

]]></Node>
<StgValue><ssdm name="i_0_i49"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln111_1 = icmp eq i3 %i_0_i49, -4

]]></Node>
<StgValue><ssdm name="icmp_ln111_1"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i = add i3 %i_0_i49, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln111_1, label %xor_array.1.exit.preheader, label %10

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln112_1 = zext i3 %i_0_i49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="3">
<![CDATA[
:2  %zext_ln112_3 = zext i3 %i_0_i49 to i7

]]></Node>
<StgValue><ssdm name="zext_ln112_3"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr_3 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="3">
<![CDATA[
:4  %output_load_2 = load i32* %output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %add_ln112 = add i7 %zext_ln112_3, %add_ln226

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln112_4 = zext i7 %add_ln112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln112_4"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_matrix3_addr = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln112_4

]]></Node>
<StgValue><ssdm name="temp_matrix3_addr"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="7">
<![CDATA[
:8  %temp_matrix3_load = load i32* %temp_matrix3_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
xor_array.1.exit.preheader:0  br label %xor_array.1.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str380) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="3">
<![CDATA[
:4  %output_load_2 = load i32* %output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="7">
<![CDATA[
:8  %temp_matrix3_load = load i32* %temp_matrix3_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %xor_ln112_1 = xor i32 %temp_matrix3_load, %output_load_2

]]></Node>
<StgValue><ssdm name="xor_ln112_1"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:10  store i32 %xor_ln112_1, i32* %output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %9

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
xor_array.1.exit:0  %i_0_i56 = phi i3 [ %i_8, %11 ], [ 0, %xor_array.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i56"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
xor_array.1.exit:1  %icmp_ln111_2 = icmp eq i3 %i_0_i56, -4

]]></Node>
<StgValue><ssdm name="icmp_ln111_2"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
xor_array.1.exit:2  %empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
xor_array.1.exit:3  %i_8 = add i3 %i_0_i56, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
xor_array.1.exit:4  br i1 %icmp_ln111_2, label %xor_array.exit65, label %11

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln112_2 = zext i3 %i_0_i56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_4 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
:3  %output_load_3 = load i32* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="output_load_3"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %roundKey_addr_1 = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="roundKey_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4">
<![CDATA[
:5  %roundKey_load_1 = load i32* %roundKey_addr_1, align 4

]]></Node>
<StgValue><ssdm name="roundKey_load_1"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
xor_array.exit65:0  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
xor_array.exit65:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str380) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
:3  %output_load_3 = load i32* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="output_load_3"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4">
<![CDATA[
:5  %roundKey_load_1 = load i32* %roundKey_addr_1, align 4

]]></Node>
<StgValue><ssdm name="roundKey_load_1"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %xor_ln112_2 = xor i32 %roundKey_load_1, %output_load_3

]]></Node>
<StgValue><ssdm name="xor_ln112_2"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:7  store i32 %xor_ln112_2, i32* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %xor_array.1.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="254" name="plaintext" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="plaintext"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="255" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="256" name="key" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="257" name="temp_matrix" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="258" name="temp_matrix2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="259" name="temp_matrix3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="temp_matrix3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="260" from="output_r" to="output_addr" fromId="255" toId="26">
</dataflow>
<dataflow id="262" from="StgValue_261" to="output_addr" fromId="261" toId="26">
</dataflow>
<dataflow id="263" from="StgValue_261" to="output_addr" fromId="261" toId="26">
</dataflow>
<dataflow id="265" from="StgValue_264" to="roundKey" fromId="264" toId="27">
</dataflow>
<dataflow id="266" from="StgValue_264" to="temp" fromId="264" toId="28">
</dataflow>
<dataflow id="267" from="loop" to="loop_0" fromId="33" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="268" from="br_ln169" to="loop_0" fromId="42" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="270" from="StgValue_269" to="loop_0" fromId="269" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln0" to="loop_0" fromId="29" toId="30">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="272" toId="31">
</dataflow>
<dataflow id="275" from="StgValue_274" to="empty" fromId="274" toId="31">
</dataflow>
<dataflow id="276" from="StgValue_274" to="empty" fromId="274" toId="31">
</dataflow>
<dataflow id="277" from="StgValue_261" to="empty" fromId="261" toId="31">
</dataflow>
<dataflow id="278" from="loop_0" to="icmp_ln169" fromId="30" toId="32">
</dataflow>
<dataflow id="280" from="StgValue_279" to="icmp_ln169" fromId="279" toId="32">
</dataflow>
<dataflow id="281" from="loop_0" to="loop" fromId="30" toId="33">
</dataflow>
<dataflow id="283" from="StgValue_282" to="loop" fromId="282" toId="33">
</dataflow>
<dataflow id="284" from="icmp_ln169" to="br_ln169" fromId="32" toId="34">
</dataflow>
<dataflow id="285" from="loop_0" to="zext_ln170" fromId="30" toId="35">
</dataflow>
<dataflow id="286" from="plaintext" to="plaintext_addr" fromId="254" toId="36">
</dataflow>
<dataflow id="287" from="StgValue_261" to="plaintext_addr" fromId="261" toId="36">
</dataflow>
<dataflow id="288" from="zext_ln170" to="plaintext_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="289" from="plaintext_addr" to="plaintext_load" fromId="36" toId="37">
</dataflow>
<dataflow id="291" from="matrix_mul.1" to="call_ln174" fromId="290" toId="38">
</dataflow>
<dataflow id="292" from="roundKey" to="call_ln174" fromId="27" toId="38">
</dataflow>
<dataflow id="293" from="key" to="call_ln174" fromId="256" toId="38">
</dataflow>
<dataflow id="295" from="StgValue_294" to="call_ln174" fromId="294" toId="38">
</dataflow>
<dataflow id="296" from="temp_matrix" to="call_ln174" fromId="257" toId="38">
</dataflow>
<dataflow id="297" from="plaintext_addr" to="plaintext_load" fromId="36" toId="39">
</dataflow>
<dataflow id="298" from="output_r" to="output_addr_1" fromId="255" toId="40">
</dataflow>
<dataflow id="299" from="StgValue_261" to="output_addr_1" fromId="261" toId="40">
</dataflow>
<dataflow id="300" from="zext_ln170" to="output_addr_1" fromId="35" toId="40">
</dataflow>
<dataflow id="301" from="plaintext_load" to="store_ln170" fromId="39" toId="41">
</dataflow>
<dataflow id="302" from="output_addr_1" to="store_ln170" fromId="40" toId="41">
</dataflow>
<dataflow id="303" from="matrix_mul.1" to="call_ln174" fromId="290" toId="43">
</dataflow>
<dataflow id="304" from="roundKey" to="call_ln174" fromId="27" toId="43">
</dataflow>
<dataflow id="305" from="key" to="call_ln174" fromId="256" toId="43">
</dataflow>
<dataflow id="306" from="StgValue_294" to="call_ln174" fromId="294" toId="43">
</dataflow>
<dataflow id="307" from="temp_matrix" to="call_ln174" fromId="257" toId="43">
</dataflow>
<dataflow id="308" from="StgValue_269" to="i_0_i" fromId="269" toId="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="309" from="br_ln111" to="i_0_i" fromId="44" toId="45">
</dataflow>
<dataflow id="310" from="i_7" to="i_0_i" fromId="48" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="311" from="br_ln111" to="i_0_i" fromId="65" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="312" from="i_0_i" to="icmp_ln111" fromId="45" toId="46">
</dataflow>
<dataflow id="313" from="StgValue_279" to="icmp_ln111" fromId="279" toId="46">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecLoopTripCount" to="empty_124" fromId="272" toId="47">
</dataflow>
<dataflow id="315" from="StgValue_274" to="empty_124" fromId="274" toId="47">
</dataflow>
<dataflow id="316" from="StgValue_274" to="empty_124" fromId="274" toId="47">
</dataflow>
<dataflow id="317" from="StgValue_261" to="empty_124" fromId="261" toId="47">
</dataflow>
<dataflow id="318" from="i_0_i" to="i_7" fromId="45" toId="48">
</dataflow>
<dataflow id="319" from="StgValue_282" to="i_7" fromId="282" toId="48">
</dataflow>
<dataflow id="320" from="icmp_ln111" to="br_ln111" fromId="46" toId="49">
</dataflow>
<dataflow id="321" from="i_0_i" to="zext_ln112" fromId="45" toId="50">
</dataflow>
<dataflow id="322" from="output_r" to="output_addr_2" fromId="255" toId="51">
</dataflow>
<dataflow id="323" from="StgValue_261" to="output_addr_2" fromId="261" toId="51">
</dataflow>
<dataflow id="324" from="zext_ln112" to="output_addr_2" fromId="50" toId="51">
</dataflow>
<dataflow id="325" from="output_addr_2" to="output_load_1" fromId="51" toId="52">
</dataflow>
<dataflow id="326" from="roundKey" to="roundKey_addr" fromId="27" toId="53">
</dataflow>
<dataflow id="327" from="StgValue_261" to="roundKey_addr" fromId="261" toId="53">
</dataflow>
<dataflow id="328" from="zext_ln112" to="roundKey_addr" fromId="50" toId="53">
</dataflow>
<dataflow id="329" from="roundKey_addr" to="roundKey_load" fromId="53" toId="54">
</dataflow>
<dataflow id="330" from="temp" to="temp_addr" fromId="28" toId="55">
</dataflow>
<dataflow id="331" from="StgValue_261" to="temp_addr" fromId="261" toId="55">
</dataflow>
<dataflow id="332" from="StgValue_261" to="temp_addr" fromId="261" toId="55">
</dataflow>
<dataflow id="333" from="temp" to="temp_addr_4" fromId="28" toId="56">
</dataflow>
<dataflow id="334" from="StgValue_261" to="temp_addr_4" fromId="261" toId="56">
</dataflow>
<dataflow id="335" from="StgValue_264" to="temp_addr_4" fromId="264" toId="56">
</dataflow>
<dataflow id="336" from="temp" to="temp_addr_5" fromId="28" toId="57">
</dataflow>
<dataflow id="337" from="StgValue_261" to="temp_addr_5" fromId="261" toId="57">
</dataflow>
<dataflow id="339" from="StgValue_338" to="temp_addr_5" fromId="338" toId="57">
</dataflow>
<dataflow id="340" from="temp" to="temp_addr_6" fromId="28" toId="58">
</dataflow>
<dataflow id="341" from="StgValue_261" to="temp_addr_6" fromId="261" toId="58">
</dataflow>
<dataflow id="343" from="StgValue_342" to="temp_addr_6" fromId="342" toId="58">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="344" toId="60">
</dataflow>
<dataflow id="347" from="p_str380" to="specloopname_ln111" fromId="346" toId="60">
</dataflow>
<dataflow id="348" from="output_addr_2" to="output_load_1" fromId="51" toId="61">
</dataflow>
<dataflow id="349" from="roundKey_addr" to="roundKey_load" fromId="53" toId="62">
</dataflow>
<dataflow id="350" from="roundKey_load" to="xor_ln112" fromId="62" toId="63">
</dataflow>
<dataflow id="351" from="output_load_1" to="xor_ln112" fromId="61" toId="63">
</dataflow>
<dataflow id="352" from="xor_ln112" to="store_ln112" fromId="63" toId="64">
</dataflow>
<dataflow id="353" from="output_addr_2" to="store_ln112" fromId="51" toId="64">
</dataflow>
<dataflow id="355" from="StgValue_354" to="r_0" fromId="354" toId="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="356" from="br_ln184" to="r_0" fromId="59" toId="66">
</dataflow>
<dataflow id="357" from="r" to="r_0" fromId="206" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="358" from="br_ln184" to="r_0" fromId="207" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="359" from="_ssdm_op_SpecLoopTripCount" to="empty_125" fromId="272" toId="67">
</dataflow>
<dataflow id="361" from="StgValue_360" to="empty_125" fromId="360" toId="67">
</dataflow>
<dataflow id="362" from="StgValue_360" to="empty_125" fromId="360" toId="67">
</dataflow>
<dataflow id="363" from="StgValue_360" to="empty_125" fromId="360" toId="67">
</dataflow>
<dataflow id="364" from="r_0" to="icmp_ln184" fromId="66" toId="68">
</dataflow>
<dataflow id="366" from="StgValue_365" to="icmp_ln184" fromId="365" toId="68">
</dataflow>
<dataflow id="367" from="icmp_ln184" to="br_ln184" fromId="68" toId="69">
</dataflow>
<dataflow id="369" from="_ssdm_op_BitConcatenate.i14.i5.i9" to="shl_ln" fromId="368" toId="70">
</dataflow>
<dataflow id="370" from="r_0" to="shl_ln" fromId="66" toId="70">
</dataflow>
<dataflow id="372" from="StgValue_371" to="shl_ln" fromId="371" toId="70">
</dataflow>
<dataflow id="373" from="matrix_mul.1" to="call_ln187" fromId="290" toId="71">
</dataflow>
<dataflow id="374" from="roundKey" to="call_ln187" fromId="27" toId="71">
</dataflow>
<dataflow id="375" from="key" to="call_ln187" fromId="256" toId="71">
</dataflow>
<dataflow id="376" from="shl_ln" to="call_ln187" fromId="70" toId="71">
</dataflow>
<dataflow id="377" from="temp_matrix" to="call_ln187" fromId="257" toId="71">
</dataflow>
<dataflow id="378" from="matrix_mul.1" to="call_ln187" fromId="290" toId="73">
</dataflow>
<dataflow id="379" from="roundKey" to="call_ln187" fromId="27" toId="73">
</dataflow>
<dataflow id="380" from="key" to="call_ln187" fromId="256" toId="73">
</dataflow>
<dataflow id="381" from="shl_ln" to="call_ln187" fromId="70" toId="73">
</dataflow>
<dataflow id="382" from="temp_matrix" to="call_ln187" fromId="257" toId="73">
</dataflow>
<dataflow id="383" from="StgValue_269" to="loop_1" fromId="269" toId="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="384" from="br_ln189" to="loop_1" fromId="74" toId="75">
</dataflow>
<dataflow id="385" from="loop_7" to="loop_1" fromId="78" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="386" from="br_ln189" to="loop_1" fromId="90" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="387" from="loop_1" to="icmp_ln189" fromId="75" toId="76">
</dataflow>
<dataflow id="388" from="StgValue_279" to="icmp_ln189" fromId="279" toId="76">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecLoopTripCount" to="empty_126" fromId="272" toId="77">
</dataflow>
<dataflow id="390" from="StgValue_274" to="empty_126" fromId="274" toId="77">
</dataflow>
<dataflow id="391" from="StgValue_274" to="empty_126" fromId="274" toId="77">
</dataflow>
<dataflow id="392" from="StgValue_274" to="empty_126" fromId="274" toId="77">
</dataflow>
<dataflow id="393" from="loop_1" to="loop_7" fromId="75" toId="78">
</dataflow>
<dataflow id="394" from="StgValue_282" to="loop_7" fromId="282" toId="78">
</dataflow>
<dataflow id="395" from="icmp_ln189" to="br_ln189" fromId="76" toId="79">
</dataflow>
<dataflow id="396" from="output_addr" to="output_load" fromId="26" toId="80">
</dataflow>
<dataflow id="397" from="output_addr" to="output_load" fromId="26" toId="82">
</dataflow>
<dataflow id="398" from="output_load" to="trunc_ln191" fromId="82" toId="83">
</dataflow>
<dataflow id="399" from="loop_1" to="zext_ln191" fromId="75" toId="84">
</dataflow>
<dataflow id="400" from="temp" to="temp_addr_7" fromId="28" toId="85">
</dataflow>
<dataflow id="401" from="StgValue_261" to="temp_addr_7" fromId="261" toId="85">
</dataflow>
<dataflow id="402" from="zext_ln191" to="temp_addr_7" fromId="84" toId="85">
</dataflow>
<dataflow id="403" from="trunc_ln191" to="store_ln191" fromId="83" toId="86">
</dataflow>
<dataflow id="404" from="temp_addr_7" to="store_ln191" fromId="85" toId="86">
</dataflow>
<dataflow id="406" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="lshr_ln" fromId="405" toId="87">
</dataflow>
<dataflow id="407" from="output_load" to="lshr_ln" fromId="82" toId="87">
</dataflow>
<dataflow id="409" from="StgValue_408" to="lshr_ln" fromId="408" toId="87">
</dataflow>
<dataflow id="411" from="StgValue_410" to="lshr_ln" fromId="410" toId="87">
</dataflow>
<dataflow id="412" from="lshr_ln" to="zext_ln192" fromId="87" toId="88">
</dataflow>
<dataflow id="413" from="zext_ln192" to="store_ln192" fromId="88" toId="89">
</dataflow>
<dataflow id="414" from="output_addr" to="store_ln192" fromId="26" toId="89">
</dataflow>
<dataflow id="415" from="add_ln194" to="bitNumber_assign_2" fromId="113" toId="91">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="416" from="br_ln194" to="bitNumber_assign_2" fromId="161" toId="91">
<BackEdge/>
</dataflow>
<dataflow id="418" from="StgValue_417" to="bitNumber_assign_2" fromId="417" toId="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="419" from="br_ln194" to="bitNumber_assign_2" fromId="81" toId="91">
</dataflow>
<dataflow id="420" from="bitNumber_assign_2" to="icmp_ln194" fromId="91" toId="92">
</dataflow>
<dataflow id="422" from="StgValue_421" to="icmp_ln194" fromId="421" toId="92">
</dataflow>
<dataflow id="423" from="_ssdm_op_SpecLoopTripCount" to="empty_127" fromId="272" toId="93">
</dataflow>
<dataflow id="425" from="StgValue_424" to="empty_127" fromId="424" toId="93">
</dataflow>
<dataflow id="426" from="StgValue_424" to="empty_127" fromId="424" toId="93">
</dataflow>
<dataflow id="427" from="StgValue_424" to="empty_127" fromId="424" toId="93">
</dataflow>
<dataflow id="428" from="icmp_ln194" to="br_ln194" fromId="92" toId="94">
</dataflow>
<dataflow id="430" from="StgValue_429" to="add_ln200" fromId="429" toId="95">
</dataflow>
<dataflow id="431" from="bitNumber_assign_2" to="add_ln200" fromId="91" toId="95">
</dataflow>
<dataflow id="433" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="lshr_ln8" fromId="432" toId="96">
</dataflow>
<dataflow id="434" from="add_ln200" to="lshr_ln8" fromId="95" toId="96">
</dataflow>
<dataflow id="436" from="StgValue_435" to="lshr_ln8" fromId="435" toId="96">
</dataflow>
<dataflow id="438" from="StgValue_437" to="lshr_ln8" fromId="437" toId="96">
</dataflow>
<dataflow id="439" from="lshr_ln8" to="zext_ln55" fromId="96" toId="97">
</dataflow>
<dataflow id="440" from="temp" to="temp_addr_8" fromId="28" toId="98">
</dataflow>
<dataflow id="441" from="StgValue_261" to="temp_addr_8" fromId="261" toId="98">
</dataflow>
<dataflow id="442" from="zext_ln55" to="temp_addr_8" fromId="97" toId="98">
</dataflow>
<dataflow id="443" from="temp_addr_8" to="temp_load_5" fromId="98" toId="99">
</dataflow>
<dataflow id="444" from="temp_addr" to="temp_load" fromId="55" toId="100">
</dataflow>
<dataflow id="445" from="temp_addr_4" to="temp_load_2" fromId="56" toId="101">
</dataflow>
<dataflow id="446" from="temp_addr_8" to="temp_load_5" fromId="98" toId="102">
</dataflow>
<dataflow id="447" from="bitNumber_assign_2" to="trunc_ln194" fromId="91" toId="103">
</dataflow>
<dataflow id="448" from="StgValue_354" to="add_ln201" fromId="354" toId="104">
</dataflow>
<dataflow id="449" from="bitNumber_assign_2" to="add_ln201" fromId="91" toId="104">
</dataflow>
<dataflow id="450" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="lshr_ln55_2" fromId="432" toId="105">
</dataflow>
<dataflow id="451" from="add_ln201" to="lshr_ln55_2" fromId="104" toId="105">
</dataflow>
<dataflow id="452" from="StgValue_435" to="lshr_ln55_2" fromId="435" toId="105">
</dataflow>
<dataflow id="453" from="StgValue_437" to="lshr_ln55_2" fromId="437" toId="105">
</dataflow>
<dataflow id="454" from="lshr_ln55_2" to="zext_ln55_2" fromId="105" toId="106">
</dataflow>
<dataflow id="455" from="temp" to="temp_addr_9" fromId="28" toId="107">
</dataflow>
<dataflow id="456" from="StgValue_261" to="temp_addr_9" fromId="261" toId="107">
</dataflow>
<dataflow id="457" from="zext_ln55_2" to="temp_addr_9" fromId="106" toId="107">
</dataflow>
<dataflow id="458" from="temp_addr_9" to="temp_load_6" fromId="107" toId="108">
</dataflow>
<dataflow id="459" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="lshr_ln55_4" fromId="432" toId="109">
</dataflow>
<dataflow id="460" from="bitNumber_assign_2" to="lshr_ln55_4" fromId="91" toId="109">
</dataflow>
<dataflow id="461" from="StgValue_435" to="lshr_ln55_4" fromId="435" toId="109">
</dataflow>
<dataflow id="462" from="StgValue_437" to="lshr_ln55_4" fromId="437" toId="109">
</dataflow>
<dataflow id="463" from="lshr_ln55_4" to="zext_ln55_4" fromId="109" toId="110">
</dataflow>
<dataflow id="464" from="temp" to="temp_addr_10" fromId="28" toId="111">
</dataflow>
<dataflow id="465" from="StgValue_261" to="temp_addr_10" fromId="261" toId="111">
</dataflow>
<dataflow id="466" from="zext_ln55_4" to="temp_addr_10" fromId="110" toId="111">
</dataflow>
<dataflow id="467" from="temp_addr_10" to="temp_load_7" fromId="111" toId="112">
</dataflow>
<dataflow id="469" from="StgValue_468" to="add_ln194" fromId="468" toId="113">
</dataflow>
<dataflow id="470" from="bitNumber_assign_2" to="add_ln194" fromId="91" toId="113">
</dataflow>
<dataflow id="472" from="StgValue_471" to="sub_ln55" fromId="471" toId="114">
</dataflow>
<dataflow id="473" from="trunc_ln194" to="sub_ln55" fromId="103" toId="114">
</dataflow>
<dataflow id="474" from="sub_ln55" to="zext_ln55_1" fromId="114" toId="115">
</dataflow>
<dataflow id="475" from="temp_load_5" to="lshr_ln55" fromId="102" toId="116">
</dataflow>
<dataflow id="476" from="zext_ln55_1" to="lshr_ln55" fromId="115" toId="116">
</dataflow>
<dataflow id="477" from="lshr_ln55" to="a" fromId="116" toId="117">
</dataflow>
<dataflow id="478" from="temp_addr_9" to="temp_load_6" fromId="107" toId="118">
</dataflow>
<dataflow id="480" from="StgValue_479" to="sub_ln55_1" fromId="479" toId="119">
</dataflow>
<dataflow id="481" from="trunc_ln194" to="sub_ln55_1" fromId="103" toId="119">
</dataflow>
<dataflow id="482" from="sub_ln55_1" to="zext_ln55_3" fromId="119" toId="120">
</dataflow>
<dataflow id="483" from="temp_load_6" to="lshr_ln55_1" fromId="118" toId="121">
</dataflow>
<dataflow id="484" from="zext_ln55_3" to="lshr_ln55_1" fromId="120" toId="121">
</dataflow>
<dataflow id="485" from="lshr_ln55_1" to="b" fromId="121" toId="122">
</dataflow>
<dataflow id="486" from="temp_addr_10" to="temp_load_7" fromId="111" toId="123">
</dataflow>
<dataflow id="487" from="trunc_ln194" to="xor_ln55" fromId="103" toId="124">
</dataflow>
<dataflow id="489" from="StgValue_488" to="xor_ln55" fromId="488" toId="124">
</dataflow>
<dataflow id="490" from="xor_ln55" to="zext_ln55_5" fromId="124" toId="125">
</dataflow>
<dataflow id="491" from="temp_load_7" to="lshr_ln55_3" fromId="123" toId="126">
</dataflow>
<dataflow id="492" from="zext_ln55_5" to="lshr_ln55_3" fromId="125" toId="126">
</dataflow>
<dataflow id="493" from="lshr_ln55_3" to="c" fromId="126" toId="127">
</dataflow>
<dataflow id="494" from="c" to="and_ln204" fromId="127" toId="128">
</dataflow>
<dataflow id="495" from="b" to="and_ln204" fromId="122" toId="128">
</dataflow>
<dataflow id="496" from="and_ln204" to="xor_ln204" fromId="128" toId="129">
</dataflow>
<dataflow id="497" from="a" to="xor_ln204" fromId="117" toId="129">
</dataflow>
<dataflow id="498" from="xor_ln204" to="zext_ln204" fromId="129" toId="130">
</dataflow>
<dataflow id="500" from="StgValue_499" to="shl_ln68" fromId="499" toId="131">
</dataflow>
<dataflow id="501" from="zext_ln55_1" to="shl_ln68" fromId="115" toId="131">
</dataflow>
<dataflow id="502" from="shl_ln68" to="xor_ln68" fromId="131" toId="132">
</dataflow>
<dataflow id="504" from="StgValue_503" to="xor_ln68" fromId="503" toId="132">
</dataflow>
<dataflow id="505" from="zext_ln204" to="shl_ln68_3" fromId="130" toId="133">
</dataflow>
<dataflow id="506" from="zext_ln55_1" to="shl_ln68_3" fromId="115" toId="133">
</dataflow>
<dataflow id="507" from="temp_load_5" to="and_ln68" fromId="102" toId="134">
</dataflow>
<dataflow id="508" from="xor_ln68" to="and_ln68" fromId="132" toId="134">
</dataflow>
<dataflow id="509" from="and_ln68" to="or_ln68" fromId="134" toId="135">
</dataflow>
<dataflow id="510" from="shl_ln68_3" to="or_ln68" fromId="133" toId="135">
</dataflow>
<dataflow id="511" from="or_ln68" to="store_ln68" fromId="135" toId="136">
</dataflow>
<dataflow id="512" from="temp_addr_8" to="store_ln68" fromId="98" toId="136">
</dataflow>
<dataflow id="513" from="temp_addr_9" to="temp_load_8" fromId="107" toId="137">
</dataflow>
<dataflow id="514" from="c" to="and_ln205" fromId="127" toId="138">
</dataflow>
<dataflow id="515" from="a" to="and_ln205" fromId="117" toId="138">
</dataflow>
<dataflow id="516" from="b" to="xor_ln205" fromId="122" toId="139">
</dataflow>
<dataflow id="517" from="a" to="xor_ln205" fromId="117" toId="139">
</dataflow>
<dataflow id="518" from="and_ln205" to="xor_ln205_1" fromId="138" toId="140">
</dataflow>
<dataflow id="519" from="xor_ln205" to="xor_ln205_1" fromId="139" toId="140">
</dataflow>
<dataflow id="520" from="xor_ln205_1" to="zext_ln205" fromId="140" toId="141">
</dataflow>
<dataflow id="521" from="temp_addr_9" to="temp_load_8" fromId="107" toId="142">
</dataflow>
<dataflow id="522" from="StgValue_499" to="shl_ln68_4" fromId="499" toId="143">
</dataflow>
<dataflow id="523" from="zext_ln55_3" to="shl_ln68_4" fromId="120" toId="143">
</dataflow>
<dataflow id="524" from="shl_ln68_4" to="xor_ln68_3" fromId="143" toId="144">
</dataflow>
<dataflow id="525" from="StgValue_503" to="xor_ln68_3" fromId="503" toId="144">
</dataflow>
<dataflow id="526" from="zext_ln205" to="shl_ln68_5" fromId="141" toId="145">
</dataflow>
<dataflow id="527" from="zext_ln55_3" to="shl_ln68_5" fromId="120" toId="145">
</dataflow>
<dataflow id="528" from="temp_load_8" to="and_ln68_1" fromId="142" toId="146">
</dataflow>
<dataflow id="529" from="xor_ln68_3" to="and_ln68_1" fromId="144" toId="146">
</dataflow>
<dataflow id="530" from="and_ln68_1" to="or_ln68_1" fromId="146" toId="147">
</dataflow>
<dataflow id="531" from="shl_ln68_5" to="or_ln68_1" fromId="145" toId="147">
</dataflow>
<dataflow id="532" from="or_ln68_1" to="store_ln68" fromId="147" toId="148">
</dataflow>
<dataflow id="533" from="temp_addr_9" to="store_ln68" fromId="107" toId="148">
</dataflow>
<dataflow id="534" from="temp_addr_10" to="temp_load_9" fromId="111" toId="149">
</dataflow>
<dataflow id="535" from="b" to="and_ln206" fromId="122" toId="150">
</dataflow>
<dataflow id="536" from="a" to="and_ln206" fromId="117" toId="150">
</dataflow>
<dataflow id="537" from="c" to="xor_ln206" fromId="127" toId="151">
</dataflow>
<dataflow id="538" from="xor_ln205" to="xor_ln206" fromId="139" toId="151">
</dataflow>
<dataflow id="539" from="xor_ln206" to="xor_ln206_1" fromId="151" toId="152">
</dataflow>
<dataflow id="540" from="and_ln206" to="xor_ln206_1" fromId="150" toId="152">
</dataflow>
<dataflow id="541" from="xor_ln206_1" to="zext_ln206" fromId="152" toId="153">
</dataflow>
<dataflow id="542" from="temp_addr_10" to="temp_load_9" fromId="111" toId="154">
</dataflow>
<dataflow id="543" from="StgValue_499" to="shl_ln68_6" fromId="499" toId="155">
</dataflow>
<dataflow id="544" from="zext_ln55_5" to="shl_ln68_6" fromId="125" toId="155">
</dataflow>
<dataflow id="545" from="shl_ln68_6" to="xor_ln68_4" fromId="155" toId="156">
</dataflow>
<dataflow id="546" from="StgValue_503" to="xor_ln68_4" fromId="503" toId="156">
</dataflow>
<dataflow id="547" from="zext_ln206" to="shl_ln68_7" fromId="153" toId="157">
</dataflow>
<dataflow id="548" from="zext_ln55_5" to="shl_ln68_7" fromId="125" toId="157">
</dataflow>
<dataflow id="549" from="temp_load_9" to="and_ln68_2" fromId="154" toId="158">
</dataflow>
<dataflow id="550" from="xor_ln68_4" to="and_ln68_2" fromId="156" toId="158">
</dataflow>
<dataflow id="551" from="and_ln68_2" to="or_ln68_2" fromId="158" toId="159">
</dataflow>
<dataflow id="552" from="shl_ln68_7" to="or_ln68_2" fromId="157" toId="159">
</dataflow>
<dataflow id="553" from="or_ln68_2" to="store_ln68" fromId="159" toId="160">
</dataflow>
<dataflow id="554" from="temp_addr_10" to="store_ln68" fromId="111" toId="160">
</dataflow>
<dataflow id="555" from="temp_addr" to="temp_load" fromId="55" toId="162">
</dataflow>
<dataflow id="556" from="temp_addr_4" to="temp_load_2" fromId="56" toId="163">
</dataflow>
<dataflow id="557" from="temp_addr_5" to="temp_load_3" fromId="57" toId="164">
</dataflow>
<dataflow id="558" from="temp_addr_6" to="temp_load_4" fromId="58" toId="165">
</dataflow>
<dataflow id="559" from="temp_addr_5" to="temp_load_3" fromId="57" toId="166">
</dataflow>
<dataflow id="560" from="temp_addr_6" to="temp_load_4" fromId="58" toId="167">
</dataflow>
<dataflow id="562" from="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8" to="or_ln220_2" fromId="561" toId="168">
</dataflow>
<dataflow id="563" from="temp_load_4" to="or_ln220_2" fromId="167" toId="168">
</dataflow>
<dataflow id="564" from="temp_load_3" to="or_ln220_2" fromId="166" toId="168">
</dataflow>
<dataflow id="565" from="temp_load_2" to="or_ln220_2" fromId="163" toId="168">
</dataflow>
<dataflow id="566" from="temp_load" to="or_ln220_2" fromId="162" toId="168">
</dataflow>
<dataflow id="567" from="or_ln220_2" to="store_ln220" fromId="168" toId="169">
</dataflow>
<dataflow id="568" from="output_addr" to="store_ln220" fromId="26" toId="169">
</dataflow>
<dataflow id="569" from="shl_ln" to="add_ln225" fromId="70" toId="170">
</dataflow>
<dataflow id="571" from="StgValue_570" to="add_ln225" fromId="570" toId="170">
</dataflow>
<dataflow id="573" from="matrix_mul" to="call_ln225" fromId="572" toId="171">
</dataflow>
<dataflow id="574" from="output_r" to="call_ln225" fromId="255" toId="171">
</dataflow>
<dataflow id="575" from="add_ln225" to="call_ln225" fromId="170" toId="171">
</dataflow>
<dataflow id="576" from="temp_matrix2" to="call_ln225" fromId="258" toId="171">
</dataflow>
<dataflow id="577" from="matrix_mul" to="call_ln225" fromId="572" toId="172">
</dataflow>
<dataflow id="578" from="output_r" to="call_ln225" fromId="255" toId="172">
</dataflow>
<dataflow id="579" from="add_ln225" to="call_ln225" fromId="170" toId="172">
</dataflow>
<dataflow id="580" from="temp_matrix2" to="call_ln225" fromId="258" toId="172">
</dataflow>
<dataflow id="582" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln1" fromId="581" toId="173">
</dataflow>
<dataflow id="583" from="r_0" to="shl_ln1" fromId="66" toId="173">
</dataflow>
<dataflow id="585" from="StgValue_584" to="shl_ln1" fromId="584" toId="173">
</dataflow>
<dataflow id="586" from="shl_ln1" to="add_ln226" fromId="173" toId="174">
</dataflow>
<dataflow id="588" from="StgValue_587" to="add_ln226" fromId="587" toId="174">
</dataflow>
<dataflow id="589" from="StgValue_269" to="i_0_i49" fromId="269" toId="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="590" from="br_ln111" to="i_0_i49" fromId="175" toId="176">
</dataflow>
<dataflow id="591" from="i" to="i_0_i49" fromId="179" toId="176">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="592" from="br_ln111" to="i_0_i49" fromId="195" toId="176">
<BackEdge/>
</dataflow>
<dataflow id="593" from="i_0_i49" to="icmp_ln111_1" fromId="176" toId="177">
</dataflow>
<dataflow id="594" from="StgValue_279" to="icmp_ln111_1" fromId="279" toId="177">
</dataflow>
<dataflow id="595" from="_ssdm_op_SpecLoopTripCount" to="empty_128" fromId="272" toId="178">
</dataflow>
<dataflow id="596" from="StgValue_274" to="empty_128" fromId="274" toId="178">
</dataflow>
<dataflow id="597" from="StgValue_274" to="empty_128" fromId="274" toId="178">
</dataflow>
<dataflow id="598" from="StgValue_261" to="empty_128" fromId="261" toId="178">
</dataflow>
<dataflow id="599" from="i_0_i49" to="i" fromId="176" toId="179">
</dataflow>
<dataflow id="600" from="StgValue_282" to="i" fromId="282" toId="179">
</dataflow>
<dataflow id="601" from="icmp_ln111_1" to="br_ln111" fromId="177" toId="180">
</dataflow>
<dataflow id="602" from="i_0_i49" to="zext_ln112_1" fromId="176" toId="181">
</dataflow>
<dataflow id="603" from="i_0_i49" to="zext_ln112_3" fromId="176" toId="182">
</dataflow>
<dataflow id="604" from="output_r" to="output_addr_3" fromId="255" toId="183">
</dataflow>
<dataflow id="605" from="StgValue_261" to="output_addr_3" fromId="261" toId="183">
</dataflow>
<dataflow id="606" from="zext_ln112_1" to="output_addr_3" fromId="181" toId="183">
</dataflow>
<dataflow id="607" from="output_addr_3" to="output_load_2" fromId="183" toId="184">
</dataflow>
<dataflow id="608" from="zext_ln112_3" to="add_ln112" fromId="182" toId="185">
</dataflow>
<dataflow id="609" from="add_ln226" to="add_ln112" fromId="174" toId="185">
</dataflow>
<dataflow id="610" from="add_ln112" to="zext_ln112_4" fromId="185" toId="186">
</dataflow>
<dataflow id="611" from="temp_matrix3" to="temp_matrix3_addr" fromId="259" toId="187">
</dataflow>
<dataflow id="612" from="StgValue_261" to="temp_matrix3_addr" fromId="261" toId="187">
</dataflow>
<dataflow id="613" from="zext_ln112_4" to="temp_matrix3_addr" fromId="186" toId="187">
</dataflow>
<dataflow id="614" from="temp_matrix3_addr" to="temp_matrix3_load" fromId="187" toId="188">
</dataflow>
<dataflow id="615" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="344" toId="190">
</dataflow>
<dataflow id="616" from="p_str380" to="specloopname_ln111" fromId="346" toId="190">
</dataflow>
<dataflow id="617" from="output_addr_3" to="output_load_2" fromId="183" toId="191">
</dataflow>
<dataflow id="618" from="temp_matrix3_addr" to="temp_matrix3_load" fromId="187" toId="192">
</dataflow>
<dataflow id="619" from="temp_matrix3_load" to="xor_ln112_1" fromId="192" toId="193">
</dataflow>
<dataflow id="620" from="output_load_2" to="xor_ln112_1" fromId="191" toId="193">
</dataflow>
<dataflow id="621" from="xor_ln112_1" to="store_ln112" fromId="193" toId="194">
</dataflow>
<dataflow id="622" from="output_addr_3" to="store_ln112" fromId="183" toId="194">
</dataflow>
<dataflow id="623" from="i_8" to="i_0_i56" fromId="199" toId="196">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="624" from="br_ln111" to="i_0_i56" fromId="213" toId="196">
<BackEdge/>
</dataflow>
<dataflow id="625" from="StgValue_269" to="i_0_i56" fromId="269" toId="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="626" from="br_ln111" to="i_0_i56" fromId="189" toId="196">
</dataflow>
<dataflow id="627" from="i_0_i56" to="icmp_ln111_2" fromId="196" toId="197">
</dataflow>
<dataflow id="628" from="StgValue_279" to="icmp_ln111_2" fromId="279" toId="197">
</dataflow>
<dataflow id="629" from="_ssdm_op_SpecLoopTripCount" to="empty_129" fromId="272" toId="198">
</dataflow>
<dataflow id="630" from="StgValue_274" to="empty_129" fromId="274" toId="198">
</dataflow>
<dataflow id="631" from="StgValue_274" to="empty_129" fromId="274" toId="198">
</dataflow>
<dataflow id="632" from="StgValue_261" to="empty_129" fromId="261" toId="198">
</dataflow>
<dataflow id="633" from="i_0_i56" to="i_8" fromId="196" toId="199">
</dataflow>
<dataflow id="634" from="StgValue_282" to="i_8" fromId="282" toId="199">
</dataflow>
<dataflow id="635" from="icmp_ln111_2" to="br_ln111" fromId="197" toId="200">
</dataflow>
<dataflow id="636" from="i_0_i56" to="zext_ln112_2" fromId="196" toId="201">
</dataflow>
<dataflow id="637" from="output_r" to="output_addr_4" fromId="255" toId="202">
</dataflow>
<dataflow id="638" from="StgValue_261" to="output_addr_4" fromId="261" toId="202">
</dataflow>
<dataflow id="639" from="zext_ln112_2" to="output_addr_4" fromId="201" toId="202">
</dataflow>
<dataflow id="640" from="output_addr_4" to="output_load_3" fromId="202" toId="203">
</dataflow>
<dataflow id="641" from="roundKey" to="roundKey_addr_1" fromId="27" toId="204">
</dataflow>
<dataflow id="642" from="StgValue_261" to="roundKey_addr_1" fromId="261" toId="204">
</dataflow>
<dataflow id="643" from="zext_ln112_2" to="roundKey_addr_1" fromId="201" toId="204">
</dataflow>
<dataflow id="644" from="roundKey_addr_1" to="roundKey_load_1" fromId="204" toId="205">
</dataflow>
<dataflow id="645" from="r_0" to="r" fromId="66" toId="206">
</dataflow>
<dataflow id="646" from="StgValue_354" to="r" fromId="354" toId="206">
</dataflow>
<dataflow id="647" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="344" toId="208">
</dataflow>
<dataflow id="648" from="p_str380" to="specloopname_ln111" fromId="346" toId="208">
</dataflow>
<dataflow id="649" from="output_addr_4" to="output_load_3" fromId="202" toId="209">
</dataflow>
<dataflow id="650" from="roundKey_addr_1" to="roundKey_load_1" fromId="204" toId="210">
</dataflow>
<dataflow id="651" from="roundKey_load_1" to="xor_ln112_2" fromId="210" toId="211">
</dataflow>
<dataflow id="652" from="output_load_3" to="xor_ln112_2" fromId="209" toId="211">
</dataflow>
<dataflow id="653" from="xor_ln112_2" to="store_ln112" fromId="211" toId="212">
</dataflow>
<dataflow id="654" from="output_addr_4" to="store_ln112" fromId="202" toId="212">
</dataflow>
<dataflow id="655" from="icmp_ln169" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="656" from="icmp_ln111" to="StgValue_5" fromId="46" toId="5">
</dataflow>
<dataflow id="657" from="icmp_ln184" to="StgValue_7" fromId="68" toId="7">
</dataflow>
<dataflow id="658" from="icmp_ln189" to="StgValue_9" fromId="76" toId="9">
</dataflow>
<dataflow id="659" from="icmp_ln194" to="StgValue_11" fromId="92" toId="11">
</dataflow>
<dataflow id="660" from="icmp_ln111_1" to="StgValue_22" fromId="177" toId="22">
</dataflow>
<dataflow id="661" from="icmp_ln111_2" to="StgValue_24" fromId="197" toId="24">
</dataflow>
</dataflows>


</stg>
