// Seed: 3765790828
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    output supply0 id_5,
    input wire id_6,
    output wand id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    output uwire id_11,
    input supply0 id_12,
    input tri id_13
);
  wire id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3
    , id_28,
    output supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    input tri id_7,
    input wire id_8,
    input tri0 id_9,
    input tri id_10,
    input wand id_11,
    input wand id_12,
    input uwire id_13,
    output tri0 id_14,
    input supply1 id_15,
    input wand id_16,
    input wand id_17,
    input uwire id_18,
    output wand id_19,
    output uwire id_20,
    input wand id_21,
    output tri1 id_22,
    input tri0 id_23,
    inout supply1 id_24,
    output tri id_25,
    input uwire id_26
);
  tri0 id_29 = 1'b0 | 1;
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_21,
      id_23,
      id_24,
      id_26,
      id_28,
      id_29,
      id_3,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
