#######################################################
#                                                     
#  Innovus Command Logging File                     
#  Created on Fri May  6 14:39:26 2022                
#                                                     
#######################################################

#@(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
#@(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
#@(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
#@(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
#@(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
#@(#)CDS: CPE v20.15-s071
#@(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)

set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
suppressMessage ENCEXT-2799
setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
set init_verilog ./design_files/arbiter.dcopt.v
set init_top_cell arbiter
set init_lef_file /home/ece6770/proj/innovus_files/cmos10sfrvt_a12_macros.lef
set init_pwr_net vdd!
set init_gnd_net vss!
set init_mmmc_file ./mmmc.tcl
init_design
floorPlan -r 0.5 0.7 30 30 30 30
addRing -nets {vdd! vss!} -type core_rings -around user_defined -center 0 -spacing 1.8 -width 9.9 -offset center -threshold auto -layer {bottom BD(7) top BD(7) right LB(8) left LB(8)}
