OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
clock_tree_synthesis -sink_clustering_enable -balance_levels -sink_clustering_size 50 -sink_clustering_max_diameter 20
[INFO CTS-0050] Root buffer is BUFx16f_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx16f_ASAP7_75t_R
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 7233 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 7233.
[INFO CTS-0029]  Register sinks will be clustered in groups of up to 50 and with maximum cluster diameter of 20.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 50 and clustering diameter of 20.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 149.
[INFO CTS-0024]  Normalized sink region: [(3.31007, 3.444), (81.6019, 81.456)].
[INFO CTS-0025]     Width:  78.2919.
[INFO CTS-0026]     Height: 78.0120.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 75
    Sub-region size: 39.1459 X 78.0120
[INFO CTS-0034]     Segment length (rounded): 20.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 38
    Sub-region size: 39.1459 X 39.0060
[INFO CTS-0034]     Segment length (rounded): 20.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 19
    Sub-region size: 19.5730 X 39.0060
[INFO CTS-0034]     Segment length (rounded): 10.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 19.5730 X 19.5030
[INFO CTS-0034]     Segment length (rounded): 10.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 149.
[INFO CTS-0018]     Created 177 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.
[INFO CTS-0015]     Created 177 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:5, 9:2, 10:4, 11:4, 15:1, 19:1, 21:1, 30:1, 32:1, 38:1, 44:3, 45:1, 50:138..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 7372
[INFO CTS-0100]  Leaf buffers 148
[INFO CTS-0101]  Average sink wire length 203.90 um
[INFO CTS-0102]  Path depth 4 - 5
[INFO CTS-0207]  Leaf load cells 139
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement        348.6 u
average displacement        0.0 u
max displacement            1.0 u
original HPWL          172817.6 u
legalized HPWL         177420.1 u
delta HPWL                    3 %

repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          177420.1 u
legalized HPWL         177420.1 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 5725 u^2 46% utilization.
Elapsed time: 0:24.00[h:]min:sec. CPU time: user 45.87 sys 15.11 (254%). Peak memory: 642564KB.
