#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 24 10:23:43 2022
# Process ID: 19980
# Current directory: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17612 C:\Users\dzial\Documents\Mikroelektronika_AGH\mgr\1_semestr\SDUP\lab3\cordic_acc\cordic_acc.xpr
# Log file: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/vivado.log
# Journal file: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/lab3/cordic_acc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_acc_processing_system7_0_0' generated file not found 'c:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_acc_processing_system7_0_0' generated file not found 'c:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_acc_processing_system7_0_0' generated file not found 'c:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_acc_processing_system7_0_0' generated file not found 'c:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_acc_processing_system7_0_0' generated file not found 'c:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 787.688 ; gain = 95.578
reset_run design_acc_processing_system7_0_0_synth_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Mar 24 10:24:15 2022] Launched design_acc_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.runs/design_acc_processing_system7_0_0_synth_1/runme.log
[Thu Mar 24 10:24:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Mar 24 10:25:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 24 10:27:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1834.633 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1834.633 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1967.840 ; gain = 1039.676
file mkdir C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.sdk
file copy -force C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.runs/impl_1/design_acc_wrapper.sysdef C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.sdk/design_acc_wrapper.hdf

launch_sdk -workspace C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.sdk -hwspec C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.sdk -hwspec C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/SDUP/lab3/cordic_acc/cordic_acc.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 10:56:08 2022...
