LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;

ENTITY somador4bitsv2 IS
PORT ( a, b, cin: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
 s : OUT STD_LOGIC_VECTOR (3 DOWNTO 0));
END somador4bitsv2;

ARCHITECTURE comportamento OF somador4bitsv2 IS
BEGIN
 s <= a + b;
END comportamento;