Verilog code to demonstrate use of Literal values.
