LIBRARY ieee;
use ieee.std_logic_1164.all;

Entity REG16 IS
	PORT (D16: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
			EN:  IN STD_LOGIC ;
			CLR: IN STD_LOGIC;
			CLK: IN STD_LOGIC;
			Q16: OUT STD_LOGIC_VECTOR (15 DOWNTO 0));
END REG16;

ARCHITECTURE Behavior of REG16 IS
	COMPONENT Processor
		PORT (D: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
			EN:IN STD_LOGIC ;
			CLR: IN STD_LOGIC;
			CLK: IN STD_LOGIC;
			Q: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
	END COMPONENT
	
	BEGIN 
		PROCESS(CLK,CLR)
			
		END PROCESS;	
END Behavior;
					