# Reading pref.tcl
# do ev21g1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/GitHub/ev21g1/project/modules {C:/GitHub/ev21g1/project/modules/register32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:49 on May 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/GitHub/ev21g1/project/modules" C:/GitHub/ev21g1/project/modules/register32.v 
# -- Compiling module register32
# 
# Top level modules:
# 	register32
# End time: 00:08:49 on May 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/GitHub/ev21g1/project/modules {C:/GitHub/ev21g1/project/modules/eregister32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:49 on May 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/GitHub/ev21g1/project/modules" C:/GitHub/ev21g1/project/modules/eregister32.v 
# -- Compiling module eregister32
# 
# Top level modules:
# 	eregister32
# End time: 00:08:49 on May 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/GitHub/ev21g1/project/testbenches/eregister32_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:09:12 on May 18,2021
# vlog -reportprogress 300 -work work C:/GitHub/ev21g1/project/testbenches/eregister32_tb.v 
# -- Compiling module eregister32_tb
# 
# Top level modules:
# 	eregister32_tb
# End time: 00:09:12 on May 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.eregister32_tb
# vsim work.eregister32_tb 
# Start time: 00:09:15 on May 18,2021
# Loading work.eregister32_tb
# Loading work.eregister32
# Loading work.register32
vsim work.eregister32_tb
# End time: 00:09:21 on May 18,2021, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.eregister32_tb 
# Start time: 00:09:22 on May 18,2021
# Loading work.eregister32_tb
# Loading work.eregister32
# Loading work.register32
add wave -position insertpoint  \
sim:/eregister32_tb/in \
sim:/eregister32_tb/eni \
sim:/eregister32_tb/eno \
sim:/eregister32_tb/clk \
sim:/eregister32_tb/out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Lucas A. Kammann  Hostname: LAPTOP-QSA5NM2C  ProcessID: 7832
#           Attempting to use alternate WLF file "./wlftmdfnn7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmdfnn7
run -all
# End time: 00:37:45 on May 18,2021, Elapsed time: 0:28:23
# Errors: 0, Warnings: 2
