{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560222661830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560222661836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 10:11:01 2019 " "Processing started: Tue Jun 11 10:11:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560222661836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222661836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment -c assignment " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment -c assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222661836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560222662150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560222662150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDencoder " "Found entity 1: LCDencoder" {  } { { "LCDencoder.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCDencoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file two_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 Two_Complement " "Found entity 1: Two_Complement" {  } { { "Two_Complement.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Register " "Found entity 1: Mux_Register" {  } { { "Mux_Register.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_PC " "Found entity 1: Mux_PC" {  } { { "Mux_PC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Memory " "Found entity 1: Mux_Memory" {  } { { "Mux_Memory.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Jump " "Found entity 1: Mux_Jump" {  } { { "Mux_Jump.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_ALU " "Found entity 1: Mux_ALU" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671110 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Main_Control Main_Control.v(3) " "Verilog Module Declaration warning at Main_Control.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Main_Control\"" {  } { { "Main_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v" 3 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Control " "Found entity 1: Main_Control" {  } { { "Main_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpaddressing.v 1 1 " "Found 1 design units, including 1 entities, in source file jumpaddressing.v" { { "Info" "ISGN_ENTITY_NAME" "1 JumpAddressing " "Found entity 1: JumpAddressing" {  } { { "JumpAddressing.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/JumpAddressing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem " "Found entity 1: Instruction_Mem" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exception_Handle " "Found entity 1: Exception_Handle" {  } { { "Exception_Handle.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Exception_Handle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epc.v 2 2 " "Found 2 design units, including 2 entities, in source file epc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPC " "Found entity 1: EPC" {  } { { "EPC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/EPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671115 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_EPC " "Found entity 2: test_EPC" {  } { { "EPC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/EPC.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671115 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Division.v " "Can't analyze file -- file Division.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560222671117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 1 1 " "Found 1 design units, including 1 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 Board " "Found entity 1: Board" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_7seg " "Found entity 1: binary_7seg" {  } { { "binary_7seg.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/binary_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Cal " "Found entity 1: ALU_Cal" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 3 3 " "Found 3 design units, including 3 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32bit " "Found entity 1: Adder_32bit" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671123 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671123 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_PC " "Found entity 1: Add_PC" {  } { { "Add_PC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Add_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_address_branch.v 1 1 " "Found 1 design units, including 1 entities, in source file add_address_branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Address_Branch " "Found entity 1: Add_Address_Branch" {  } { { "Add_Address_Branch.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Add_Address_Branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_clock " "Found entity 1: divide_clock" {  } { { "divide_clock.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/divide_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 2 2 " "Found 2 design units, including 2 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface " "Found entity 1: Interface" {  } { { "Interface.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671128 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_interface " "Found entity 2: test_interface" {  } { { "Interface.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560222671128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671128 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiplicant_m Multiply.v(21) " "Verilog HDL Implicit Net warning at Multiply.v(21): created implicit net for \"multiplicant_m\"" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671128 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiplier_m Multiply.v(22) " "Verilog HDL Implicit Net warning at Multiply.v(22): created implicit net for \"multiplier_m\"" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671128 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow Two_Complement.v(9) " "Verilog HDL Implicit Net warning at Two_Complement.v(9): created implicit net for \"overflow\"" {  } { { "Two_Complement.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Board " "Elaborating entity \"Board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560222671156 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Board.v(50) " "Verilog HDL Case Statement warning at Board.v(50): incomplete case statement has no default case item" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560222671157 "|Board"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Board.v(50) " "Verilog HDL Always Construct warning at Board.v(50): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560222671158 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Board.v(50) " "Inferred latch for \"out\[0\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671159 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Board.v(50) " "Inferred latch for \"out\[1\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671159 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Board.v(50) " "Inferred latch for \"out\[2\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671159 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Board.v(50) " "Inferred latch for \"out\[3\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671159 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Board.v(50) " "Inferred latch for \"out\[4\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Board.v(50) " "Inferred latch for \"out\[5\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Board.v(50) " "Inferred latch for \"out\[6\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Board.v(50) " "Inferred latch for \"out\[7\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Board.v(50) " "Inferred latch for \"out\[8\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Board.v(50) " "Inferred latch for \"out\[9\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Board.v(50) " "Inferred latch for \"out\[10\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Board.v(50) " "Inferred latch for \"out\[11\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Board.v(50) " "Inferred latch for \"out\[12\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Board.v(50) " "Inferred latch for \"out\[13\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Board.v(50) " "Inferred latch for \"out\[14\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671160 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Board.v(50) " "Inferred latch for \"out\[15\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Board.v(50) " "Inferred latch for \"out\[16\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Board.v(50) " "Inferred latch for \"out\[17\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Board.v(50) " "Inferred latch for \"out\[18\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Board.v(50) " "Inferred latch for \"out\[19\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Board.v(50) " "Inferred latch for \"out\[20\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Board.v(50) " "Inferred latch for \"out\[21\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Board.v(50) " "Inferred latch for \"out\[22\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Board.v(50) " "Inferred latch for \"out\[23\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Board.v(50) " "Inferred latch for \"out\[24\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Board.v(50) " "Inferred latch for \"out\[25\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Board.v(50) " "Inferred latch for \"out\[26\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Board.v(50) " "Inferred latch for \"out\[27\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Board.v(50) " "Inferred latch for \"out\[28\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Board.v(50) " "Inferred latch for \"out\[29\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671161 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Board.v(50) " "Inferred latch for \"out\[30\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671162 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Board.v(50) " "Inferred latch for \"out\[31\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222671162 "|Board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_clock divide_clock:m " "Elaborating entity \"divide_clock\" for hierarchy \"divide_clock:m\"" {  } { { "Board.v" "m" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface Interface:module_interface " "Elaborating entity \"Interface\" for hierarchy \"Interface:module_interface\"" {  } { { "Board.v" "module_interface" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EPC Interface:module_interface\|EPC:epc " "Elaborating entity \"EPC\" for hierarchy \"Interface:module_interface\|EPC:epc\"" {  } { { "Interface.v" "epc" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exception_Handle Interface:module_interface\|Exception_Handle:Exception " "Elaborating entity \"Exception_Handle\" for hierarchy \"Interface:module_interface\|Exception_Handle:Exception\"" {  } { { "Interface.v" "Exception" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Exception_Handle.v(10) " "Verilog HDL assignment warning at Exception_Handle.v(10): truncated value with size 32 to match size of target (1)" {  } { { "Exception_Handle.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Exception_Handle.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560222671186 "|Board|Interface:module_interface|Exception_Handle:Exception"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Interface:module_interface\|PC:module_PC " "Elaborating entity \"PC\" for hierarchy \"Interface:module_interface\|PC:module_PC\"" {  } { { "Interface.v" "module_PC" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_PC Interface:module_interface\|Add_PC:module_Add_PC " "Elaborating entity \"Add_PC\" for hierarchy \"Interface:module_interface\|Add_PC:module_Add_PC\"" {  } { { "Interface.v" "module_Add_PC" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Address_Branch Interface:module_interface\|Add_Address_Branch:module_Add_Address_Branch " "Elaborating entity \"Add_Address_Branch\" for hierarchy \"Interface:module_interface\|Add_Address_Branch:module_Add_Address_Branch\"" {  } { { "Interface.v" "module_Add_Address_Branch" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_PC Interface:module_interface\|Mux_PC:module_Mux_PC " "Elaborating entity \"Mux_PC\" for hierarchy \"Interface:module_interface\|Mux_PC:module_Mux_PC\"" {  } { { "Interface.v" "module_Mux_PC" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpAddressing Interface:module_interface\|JumpAddressing:module_JumpAddressing " "Elaborating entity \"JumpAddressing\" for hierarchy \"Interface:module_interface\|JumpAddressing:module_JumpAddressing\"" {  } { { "Interface.v" "module_JumpAddressing" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Jump Interface:module_interface\|Mux_Jump:module_MUX_Jump " "Elaborating entity \"Mux_Jump\" for hierarchy \"Interface:module_interface\|Mux_Jump:module_MUX_Jump\"" {  } { { "Interface.v" "module_MUX_Jump" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Mem Interface:module_interface\|Instruction_Mem:module_Instruction_Mem " "Elaborating entity \"Instruction_Mem\" for hierarchy \"Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\"" {  } { { "Interface.v" "module_Instruction_Mem" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671193 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.data_a 0 Instruction_Mem.v(6) " "Net \"instruction_mem.data_a\" at Instruction_Mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560222671194 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.waddr_a 0 Instruction_Mem.v(6) " "Net \"instruction_mem.waddr_a\" at Instruction_Mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560222671194 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.we_a 0 Instruction_Mem.v(6) " "Net \"instruction_mem.we_a\" at Instruction_Mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560222671194 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Control Interface:module_interface\|Main_Control:module_Main_Control " "Elaborating entity \"Main_Control\" for hierarchy \"Interface:module_interface\|Main_Control:module_Main_Control\"" {  } { { "Interface.v" "module_Main_Control" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Register Interface:module_interface\|Mux_Register:module_Mux_Register " "Elaborating entity \"Mux_Register\" for hierarchy \"Interface:module_interface\|Mux_Register:module_Mux_Register\"" {  } { { "Interface.v" "module_Mux_Register" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Interface:module_interface\|Register_File:module_Register_File " "Elaborating entity \"Register_File\" for hierarchy \"Interface:module_interface\|Register_File:module_Register_File\"" {  } { { "Interface.v" "module_Register_File" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Interface:module_interface\|Sign_Extend:module_Sign_Extend " "Elaborating entity \"Sign_Extend\" for hierarchy \"Interface:module_interface\|Sign_Extend:module_Sign_Extend\"" {  } { { "Interface.v" "module_Sign_Extend" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_ALU Interface:module_interface\|Mux_ALU:module_Mux_ALU " "Elaborating entity \"Mux_ALU\" for hierarchy \"Interface:module_interface\|Mux_ALU:module_Mux_ALU\"" {  } { { "Interface.v" "module_Mux_ALU" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control Interface:module_interface\|ALU_Control:module_ALU_Control " "Elaborating entity \"ALU_Control\" for hierarchy \"Interface:module_interface\|ALU_Control:module_ALU_Control\"" {  } { { "Interface.v" "module_ALU_Control" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Cal Interface:module_interface\|ALU_Cal:module_ALU_Cal " "Elaborating entity \"ALU_Cal\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\"" {  } { { "Interface.v" "module_ALU_Cal" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_Cal.v(25) " "Verilog HDL assignment warning at ALU_Cal.v(25): truncated value with size 32 to match size of target (1)" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560222671211 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Complement Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1 " "Elaborating entity \"Two_Complement\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\"" {  } { { "ALU_Cal.v" "m1" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32bit Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder " "Elaborating entity \"Adder_32bit\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\"" {  } { { "Two_Complement.v" "adder" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out Adder_32bit.v(6) " "Verilog HDL or VHDL warning at Adder_32bit.v(6): object \"carry_out\" assigned a value but never read" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560222671214 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\|half_adder:Adder_32bit\[0\].f " "Elaborating entity \"half_adder\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\|half_adder:Adder_32bit\[0\].f\"" {  } { { "Adder_32bit.v" "Adder_32bit\[0\].f" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\|full_adder:Adder_32bit\[1\].f " "Elaborating entity \"full_adder\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\|full_adder:Adder_32bit\[1\].f\"" {  } { { "Adder_32bit.v" "Adder_32bit\[1\].f" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiply Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4 " "Elaborating entity \"Multiply\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4\"" {  } { { "ALU_Cal.v" "m4" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671252 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data1_m Multiply.v(16) " "Verilog HDL warning at Multiply.v(16): object data1_m used but never assigned" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560222671255 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data2_m Multiply.v(16) " "Verilog HDL warning at Multiply.v(16): object data2_m used but never assigned" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560222671255 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiply.v(36) " "Verilog HDL Case Statement information at Multiply.v(36): all case item expressions in this case statement are onehot" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560222671255 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data1_m 0 Multiply.v(16) " "Net \"data1_m\" at Multiply.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560222671255 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data2_m 0 Multiply.v(16) " "Net \"data2_m\" at Multiply.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560222671255 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Interface:module_interface\|Data_Memory:module_Data_Memory " "Elaborating entity \"Data_Memory\" for hierarchy \"Interface:module_interface\|Data_Memory:module_Data_Memory\"" {  } { { "Interface.v" "module_Data_Memory" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671308 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Data_Memory.v(14) " "Verilog HDL Always Construct warning at Data_Memory.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_Memory.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Data_Memory.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560222671313 "|Board|Interface:module_interface|Data_Memory:module_Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Memory Interface:module_interface\|Mux_Memory:module_Mux_Memory " "Elaborating entity \"Mux_Memory\" for hierarchy \"Interface:module_interface\|Mux_Memory:module_Mux_Memory\"" {  } { { "Interface.v" "module_Mux_Memory" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_7seg binary_7seg:hex_0 " "Elaborating entity \"binary_7seg\" for hierarchy \"binary_7seg:hex_0\"" {  } { { "Board.v" "hex_0" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:lcd " "Elaborating entity \"LCD\" for hierarchy \"LCD:lcd\"" {  } { { "Board.v" "lcd" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDencoder LCD:lcd\|LCDencoder:en0 " "Elaborating entity \"LCDencoder\" for hierarchy \"LCD:lcd\|LCDencoder:en0\"" {  } { { "LCD.v" "en0" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCD.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222671321 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[31\] " "Net \"Interface:module_interface\|write_register\[31\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[31\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[30\] " "Net \"Interface:module_interface\|write_register\[30\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[30\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[29\] " "Net \"Interface:module_interface\|write_register\[29\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[29\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[28\] " "Net \"Interface:module_interface\|write_register\[28\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[28\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[27\] " "Net \"Interface:module_interface\|write_register\[27\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[27\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[26\] " "Net \"Interface:module_interface\|write_register\[26\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[26\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[25\] " "Net \"Interface:module_interface\|write_register\[25\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[25\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[24\] " "Net \"Interface:module_interface\|write_register\[24\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[24\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[23\] " "Net \"Interface:module_interface\|write_register\[23\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[23\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[22\] " "Net \"Interface:module_interface\|write_register\[22\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[22\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[21\] " "Net \"Interface:module_interface\|write_register\[21\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[21\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[20\] " "Net \"Interface:module_interface\|write_register\[20\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[20\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[19\] " "Net \"Interface:module_interface\|write_register\[19\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[19\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[18\] " "Net \"Interface:module_interface\|write_register\[18\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[18\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[17\] " "Net \"Interface:module_interface\|write_register\[17\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[17\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[16\] " "Net \"Interface:module_interface\|write_register\[16\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[16\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[15\] " "Net \"Interface:module_interface\|write_register\[15\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[15\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[14\] " "Net \"Interface:module_interface\|write_register\[14\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[14\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[13\] " "Net \"Interface:module_interface\|write_register\[13\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[13\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[12\] " "Net \"Interface:module_interface\|write_register\[12\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[12\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[11\] " "Net \"Interface:module_interface\|write_register\[11\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[11\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[10\] " "Net \"Interface:module_interface\|write_register\[10\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[10\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[9\] " "Net \"Interface:module_interface\|write_register\[9\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[9\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[8\] " "Net \"Interface:module_interface\|write_register\[8\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[8\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[7\] " "Net \"Interface:module_interface\|write_register\[7\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[7\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[6\] " "Net \"Interface:module_interface\|write_register\[6\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[6\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[5\] " "Net \"Interface:module_interface\|write_register\[5\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[5\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560222671484 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560222671484 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out\[0\] " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out\[0\]" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[0\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[0\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux63 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux63" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux63"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux31 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux31" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux31"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~0 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~0" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~1 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~1" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~2 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~2" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~3 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~3" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[1\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[1\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux62 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux62" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux62"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[2\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[2\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux61 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux61" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux61"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[3\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[3\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux60 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux60" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux60"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[4\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[4\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux59 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux59" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux59"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[5\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[5\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux58 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux58" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux58"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[6\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[6\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux57 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux57" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux57"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[7\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[7\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux56 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux56" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux56"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[8\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[8\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux55 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux55" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux55"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[9\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[9\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux54 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux54" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux54"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[10\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[10\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux53 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux53" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux53"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[11\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[11\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux52 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux52" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux52"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[12\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[12\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux51 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux51" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux51"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[13\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[13\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux50 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux50" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux50"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[14\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[14\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux49 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux49" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux49"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[15\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[15\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux48 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux48" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux48"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[16\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[16\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[16]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux47 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux47" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux47"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[17\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[17\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[17]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux46 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux46" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux46"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[18\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[18\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[18]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux45 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux45" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux45"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[19\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[19\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[19]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux44 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux44" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux44"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[20\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[20\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[20]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux43 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux43" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux43"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[21\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[21\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[21]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux42 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux42" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux42"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[22\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[22\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[22]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux41 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux41" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux41"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[23\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[23\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[23]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux40 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux40" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux40"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[24\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[24\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[24]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux39 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux39" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux39"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[25\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[25\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[25]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux38 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux38" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux38"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[26\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[26\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux37 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux37" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux37"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[27\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[27\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux36 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux36" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux36"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[28\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[28\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux35 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux35" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux35"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[29\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[29\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux34 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux34" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux34"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[30\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[30\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux33 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux33" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux33"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[31\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[31\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[31]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux32 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux32" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux32"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux30 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux30" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux30"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux29 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux29" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux29"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux28 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux28" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux28"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux27 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux27" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux27"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux26 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux26" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux26"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux25 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux25" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux25"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux24 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux24" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux24"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux23 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux23" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux23"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux22 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux22" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux22"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux21 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux21" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux21"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux20 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux20" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux20"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux19 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux19" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux19"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux18 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux18" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux18"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux17 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux17" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux17"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux16 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux16" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux16"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux15 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux15" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux14 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux14" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux13 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux13" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux13"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux12 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux12" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux11 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux11" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux10 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux10" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux9 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux9" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux8 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux8" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux7 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux7" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux6 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux6" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux5 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux5" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux4 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux4" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux3 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux3" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux2 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux2" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux1 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux1" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux0 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux0" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out\[1\] " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out\[1\]" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~4 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~4" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~5 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~5" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~6 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~6" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|overflow " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|overflow" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|overflow"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|overflow~0 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|overflow~0" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222671798 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|overflow~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1560222671798 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl\[2\] " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl\[2\]" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222672458 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|ALUControl[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Adder_32bit:m2\|overflow~0 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Adder_32bit:m2\|overflow~0" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222672458 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|overflow~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Adder_32bit:m3\|overflow~0 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Adder_32bit:m3\|overflow~0" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222672458 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|overflow~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1560222672458 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem " "RAM logic \"Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem\" is uninferred due to inappropriate RAM size" {  } { { "Instruction_Mem.v" "instruction_mem" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1560222672518 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1560222672518 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/db/assignment.ram0_Instruction_Mem_f50985c0.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/db/assignment.ram0_Instruction_Mem_f50985c0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1560222672519 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~0 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~0" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~1 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~1" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~2 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~2" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~3 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~3" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~4 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~4" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~5 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~5" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~6 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~6" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~7 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~7" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~8 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~8" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl~0 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl~0" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|ALUControl~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal8~0 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal8~0" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|Equal8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal4~0 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal4~0" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|Equal4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal3~0 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal3~0" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|Equal3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl~1 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl~1" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|ALUControl~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Main_Control:module_Main_Control\|ALUOp~0 " "Found clock multiplexer Interface:module_interface\|Main_Control:module_Main_Control\|ALUOp~0" {  } { { "Main_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Main_Control:module_Main_Control|ALUOp~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~9 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~9" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~10 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~10" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~11 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~11" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~12 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~12" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~13 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~13" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~13"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~14 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~14" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Main_Control:module_Main_Control\|WideOr2~0 " "Found clock multiplexer Interface:module_interface\|Main_Control:module_Main_Control\|WideOr2~0" {  } { { "Main_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Main_Control:module_Main_Control|WideOr2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~15 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~15" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~16 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~16" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~16"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~17 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~17" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560222673590 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~17"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1560222673590 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560222674411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[0\] " "Latch out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674444 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[1\] " "Latch out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674444 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[2\] " "Latch out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674444 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[3\] " "Latch out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674444 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[4\] " "Latch out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674444 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[5\] " "Latch out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674444 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[6\] " "Latch out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674445 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[7\] " "Latch out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674445 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[8\] " "Latch out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674445 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[9\] " "Latch out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674445 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[10\] " "Latch out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674445 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[11\] " "Latch out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674445 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[12\] " "Latch out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674445 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[13\] " "Latch out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674445 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[14\] " "Latch out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674445 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[15\] " "Latch out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[16\] " "Latch out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[17\] " "Latch out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[18\] " "Latch out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[19\] " "Latch out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[20\] " "Latch out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[21\] " "Latch out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[22\] " "Latch out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[23\] " "Latch out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[24\] " "Latch out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[25\] " "Latch out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[26\] " "Latch out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674446 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[27\] " "Latch out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674447 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[28\] " "Latch out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674447 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[29\] " "Latch out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674447 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[30\] " "Latch out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674447 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[31\] " "Latch out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560222674447 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560222674447 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/PC.v" 10 -1 0 } } { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 24 -1 0 } } { "Data_Memory.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Data_Memory.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560222674455 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560222674455 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560222675794 "|Board|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560222675794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560222676028 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560222679098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560222679468 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560222679468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4170 " "Implemented 4170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560222679702 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560222679702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4084 " "Implemented 4084 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560222679702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560222679702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 253 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 253 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560222679753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 10:11:19 2019 " "Processing ended: Tue Jun 11 10:11:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560222679753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560222679753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560222679753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560222679753 ""}
