// Seed: 1433638502
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input id_3
    , id_27,
    output logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8,
    output id_9,
    output id_10,
    output logic id_11
    , id_28,
    output id_12,
    input id_13,
    output id_14
    , id_29,
    input id_15,
    output logic id_16,
    output id_17,
    input id_18,
    input logic id_19,
    input logic id_20,
    input logic id_21,
    input id_22,
    input logic id_23,
    output id_24,
    output id_25,
    output id_26
);
  assign id_17 = id_5[1];
  assign id_9  = 1'h0;
  logic id_30;
  assign id_26 = id_20;
  logic id_31;
  assign id_4 = id_7 - id_23;
  logic id_32;
  assign id_0  = id_7;
  assign id_9  = 1;
  assign id_10 = 1'b0;
endmodule
