
---------- Begin Simulation Statistics ----------
final_tick                               739082474000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78020                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702736                       # Number of bytes of host memory used
host_op_rate                                    78253                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8727.88                       # Real time elapsed on the host
host_tick_rate                               84680626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   680947323                       # Number of instructions simulated
sim_ops                                     682984928                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.739082                       # Number of seconds simulated
sim_ticks                                739082474000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.368260                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               84053679                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            98460106                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7692058                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        131929273                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          13241576                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       13367680                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          126104                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168665928                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083347                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5042755                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151184907                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25255510                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058510                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69804468                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623558497                       # Number of instructions committed
system.cpu0.commit.committedOps             624577996                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1142860324                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546504                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.426478                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    872061339     76.31%     76.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    154021917     13.48%     89.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39556953      3.46%     93.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     30655158      2.68%     95.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13615324      1.19%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4526455      0.40%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1834628      0.16%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1333040      0.12%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25255510      2.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1142860324                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130019                       # Number of function calls committed.
system.cpu0.commit.int_insts                604874095                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190123424                       # Number of loads committed
system.cpu0.commit.membars                    2037603                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037609      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347082148     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191141623     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78373989     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624577996                       # Class of committed instruction
system.cpu0.commit.refs                     269515640                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623558497                       # Number of Instructions Simulated
system.cpu0.committedOps                    624577996                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.349059                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.349059                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            262593948                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2657116                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            82651456                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             706848641                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               395707077                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                486559029                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5050907                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8810611                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5194462                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168665928                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                124860824                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    747847445                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2626654                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     723176369                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          529                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15400540                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115148                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         399557063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          97295255                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.493711                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1155105423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.626953                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876928                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               634570831     54.94%     54.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               388564679     33.64%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                81734889      7.08%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37480325      3.24%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6572458      0.57%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4686865      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  473878      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018502      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2996      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1155105423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       53                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                      309670483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5111266                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               159273567                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.466891                       # Inst execution rate
system.cpu0.iew.exec_refs                   307465297                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  89960936                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              188474479                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            217891375                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021168                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2458257                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            91904967                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          694359513                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            217504361                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5376115                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            683890176                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                764660                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17706520                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5050907                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19805796                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       344749                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18665684                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9392                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9019                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4162262                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27767951                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12512740                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9019                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       688657                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4422609                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                303780076                       # num instructions consuming a value
system.cpu0.iew.wb_count                    675600109                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.831312                       # average fanout of values written-back
system.cpu0.iew.wb_producers                252536130                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.461231                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     675664244                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               842784596                       # number of integer regfile reads
system.cpu0.int_regfile_writes              431988155                       # number of integer regfile writes
system.cpu0.ipc                              0.425702                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.425702                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038535      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            372236313     54.00%     54.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4407438      0.64%     54.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542850      0.22%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           219721210     31.88%     87.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           89319892     12.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             689266292                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3132782                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004545                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 574946     18.35%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5564      0.18%     18.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 458726     14.64%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1867122     59.60%     92.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               226420      7.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             690360481                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2536940267                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    675600055                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        764149321                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 691300431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                689266292                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059082                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       69781432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           169591                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           572                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18634270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1155105423                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.596713                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.864194                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          672241644     58.20%     58.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          329675861     28.54%     86.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          120552125     10.44%     97.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20001367      1.73%     98.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7978423      0.69%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2103151      0.18%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2001523      0.17%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             367137      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             184192      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1155105423                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.470561                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14860385                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5860655                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           217891375                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           91904967                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    883                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1464775906                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13783710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              217232978                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399010736                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7719699                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               402385958                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20284171                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29952                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            867146606                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             703104306                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          452557478                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                484517780                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17587716                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5050907                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             45821153                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53546674                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               53                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       867146553                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         96647                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2871                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20444139                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2862                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1811976306                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1401024626                       # The number of ROB writes
system.cpu0.timesIdled                       12657056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  847                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            72.943404                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6877366                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9428359                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1037959                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10244087                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            795081                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         971927                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          176846                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12605171                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10145                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017941                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           592745                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114307                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2739897                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054463                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6947776                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57388826                       # Number of instructions committed
system.cpu1.commit.committedOps              58406932                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    262416340                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.222574                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.016124                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    241445142     92.01%     92.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9725045      3.71%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3731838      1.42%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1978500      0.75%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1352505      0.52%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       860910      0.33%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       428556      0.16%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       153947      0.06%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2739897      1.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    262416340                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442861                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55971013                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460481                       # Number of loads committed
system.cpu1.commit.membars                    2035986                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035986      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34546283     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478422     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604749      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58406932                       # Class of committed instruction
system.cpu1.commit.refs                      21083183                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57388826                       # Number of Instructions Simulated
system.cpu1.committedOps                     58406932                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.608478                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.608478                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            221988297                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               452473                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6452582                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              68543325                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8992544                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29458805                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                593058                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               908555                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2658775                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12605171                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9060259                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    252389942                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95886                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      71057383                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2076544                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047661                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10263264                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7672447                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.268673                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         263691479                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.273334                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.728108                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               218252245     82.77%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                29295395     11.11%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9926471      3.76%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3789112      1.44%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1037521      0.39%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  934717      0.35%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  455792      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     217      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           263691479                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         783653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              630970                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11056318                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.238145                       # Inst execution rate
system.cpu1.iew.exec_refs                    22488815                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6812109                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              185617976                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15778104                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018626                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           802814                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7036386                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65345042                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15676706                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           685197                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62983370                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                715097                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5440268                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                593058                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7466339                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        24662                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          795097                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6590                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          543                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1317623                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       413684                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           328                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        81988                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        548982                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37211227                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62569265                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823473                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30642439                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.236579                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62598566                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80277994                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44465938                       # number of integer regfile writes
system.cpu1.ipc                              0.216991                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.216991                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036088      3.20%      3.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38261110     60.09%     63.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248048      0.39%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493602      0.78%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16812251     26.41%     90.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5817456      9.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63668567                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1972685                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030984                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 267744     13.57%     13.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7272      0.37%     13.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 455107     23.07%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     37.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1100546     55.79%     92.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               142012      7.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63605148                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         393122327                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62569253                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72283435                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  62290234                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63668567                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054808                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6938109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           121057                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           345                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3266937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    263691479                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.241451                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.718781                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          224472798     85.13%     85.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25616765      9.71%     94.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8119046      3.08%     97.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2111331      0.80%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2297312      0.87%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             482576      0.18%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             330068      0.13%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             195483      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              66100      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      263691479                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.240736                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6758591                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1129536                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15778104                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7036386                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       264475132                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1213673487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              201225835                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41366129                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7339549                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                10586466                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2794881                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                31084                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             86674666                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67619463                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48376786                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30060702                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10831959                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                593058                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21202435                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 7010657                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        86674654                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22983                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14503496                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           615                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   325030891                       # The number of ROB reads
system.cpu1.rob.rob_writes                  131987978                       # The number of ROB writes
system.cpu1.timesIdled                          41029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13871089                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10520366                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            26395642                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             178244                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2305599                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14722247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29397229                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1110451                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        87172                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     35423070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6917178                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     70822363                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7004350                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12954049                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2185114                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12489773                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              366                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1767114                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1767113                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12954053                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           542                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     44118390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44118390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1082001664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1082001664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14722341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14722341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14722341                       # Request fanout histogram
system.membus.respLayer1.occupancy        76070466199                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41049846971                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   739082474000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   739082474000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1148643000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1421646577.507399                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       111500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3690183000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   732190616000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6891858000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    109694269                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       109694269                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    109694269                       # number of overall hits
system.cpu0.icache.overall_hits::total      109694269                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15166555                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15166555                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15166555                       # number of overall misses
system.cpu0.icache.overall_misses::total     15166555                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 328197237000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 328197237000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 328197237000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 328197237000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    124860824                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    124860824                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    124860824                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    124860824                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121468                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121468                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121468                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121468                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21639.537588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21639.537588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21639.537588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21639.537588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2314                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.224490                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14104322                       # number of writebacks
system.cpu0.icache.writebacks::total         14104322                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1062197                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1062197                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1062197                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1062197                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14104358                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14104358                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14104358                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14104358                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 302791115000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 302791115000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 302791115000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 302791115000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112961                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112961                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112961                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112961                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21467.911904                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21467.911904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21467.911904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21467.911904                       # average overall mshr miss latency
system.cpu0.icache.replacements              14104322                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    109694269                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      109694269                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15166555                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15166555                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 328197237000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 328197237000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    124860824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    124860824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121468                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121468                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21639.537588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21639.537588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1062197                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1062197                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14104358                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14104358                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 302791115000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 302791115000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112961                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112961                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21467.911904                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21467.911904                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999931                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          123798501                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14104325                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.777343                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999931                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        263826005                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       263826005                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234883614                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234883614                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234883614                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234883614                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37264136                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37264136                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37264136                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37264136                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1175984009163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1175984009163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1175984009163                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1175984009163                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    272147750                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    272147750                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    272147750                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    272147750                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.136926                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.136926                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.136926                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.136926                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31558.064547                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31558.064547                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31558.064547                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31558.064547                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14497552                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        86154                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           589305                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            847                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    24.601101                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   101.716647                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19842785                       # number of writebacks
system.cpu0.dcache.writebacks::total         19842785                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17817156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17817156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17817156                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17817156                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19446980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19446980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19446980                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19446980                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 475120601637                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 475120601637                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 475120601637                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 475120601637                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071457                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071457                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071457                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071457                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24431.587919                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24431.587919                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24431.587919                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24431.587919                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19842785                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172050572                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172050572                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21725017                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21725017                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 699150213000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 699150213000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    193775589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    193775589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32181.802804                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32181.802804                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7634517                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7634517                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14090500                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14090500                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 336467136000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 336467136000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23879.006139                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23879.006139                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     62833042                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      62833042                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15539119                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15539119                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 476833796163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 476833796163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78372161                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78372161                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.198273                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.198273                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30686.025132                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30686.025132                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10182639                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10182639                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5356480                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5356480                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 138653465637                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 138653465637                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068347                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068347                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25885.183112                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25885.183112                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1452                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1452                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          444                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          444                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5008000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5008000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.234177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.234177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11279.279279                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11279.279279                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          436                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          436                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       555000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       555000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004219                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004219                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        69375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        69375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1679                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1679                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       968500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       968500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1847                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1847                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090958                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090958                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5764.880952                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5764.880952                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       800500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       800500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090958                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090958                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4764.880952                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4764.880952                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610347                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610347                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407860                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407860                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31521324999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31521324999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400567                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400567                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77284.668756                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77284.668756                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407860                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407860                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31113464999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31113464999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400567                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400567                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76284.668756                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76284.668756                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.972871                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          255352236                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19854547                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.861146                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.972871                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999152                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999152                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        566193979                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       566193979                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12307197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            16824922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              265391                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29447072                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12307197                       # number of overall hits
system.l2.overall_hits::.cpu0.data           16824922                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49562                       # number of overall hits
system.l2.overall_hits::.cpu1.data             265391                       # number of overall hits
system.l2.overall_hits::total                29447072                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1797157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3016463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1128497                       # number of demand (read+write) misses
system.l2.demand_misses::total                5945782                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1797157                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3016463                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3665                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1128497                       # number of overall misses
system.l2.overall_misses::total               5945782                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 149760487497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 285381353861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    336901498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 128459724739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     563938467595                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 149760487497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 285381353861                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    336901498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 128459724739                       # number of overall miss cycles
system.l2.overall_miss_latency::total    563938467595                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14104354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19841385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1393888                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             35392854                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14104354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19841385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1393888                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            35392854                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.127419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.152029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.068856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.809604                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167994                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.127419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.152029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.068856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.809604                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167994                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83331.888921                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94607.941109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91924.010368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113832.579740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94846.812008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83331.888921                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94607.941109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91924.010368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113832.579740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94846.812008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             899742                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     29141                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.875468                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8743309                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2185114                       # number of writebacks
system.l2.writebacks::total                   2185114                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         242176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          74341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              316584                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        242176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         74341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             316584                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1797107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2774287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1054156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5629198                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1797107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2774287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1054156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9663215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15292413                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 131786586998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 242038916407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    299412998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 111859778081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 485984694484                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 131786586998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 242038916407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    299412998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 111859778081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 879992982158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1365977676642                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.127415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.139823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.068537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.756270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159049                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.127415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.139823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.068537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.756270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.432076                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73332.632391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87243.647253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82075.931469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106113.116162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86332.847856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73332.632391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87243.647253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82075.931469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106113.116162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91066.273715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89323.880845                       # average overall mshr miss latency
system.l2.replacements                       21013068                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6896686                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6896686                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6896686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6896686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     28369266                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         28369266                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     28369266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     28369266                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9663215                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9663215                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 879992982158                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 879992982158                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91066.273715                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91066.273715                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       423500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       454000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.906977                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.912621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5429.487179                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4829.787234                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1571500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       322500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1894000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.906977                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.912621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20147.435897                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20156.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20148.936170                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        47000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        47000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5222.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3916.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       198000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        61500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       259500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        24750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23590.909091                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4625820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           111297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4737117                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1127753                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         742521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1870274                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 109398001989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  80656755961                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  190054757950                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5753573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       853818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6607391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.196009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.869648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.283058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97005.285722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108625.555319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101618.670820                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80640                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26482                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           107122                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1047113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       716039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1763152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  92449683231                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70919387556                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 163369070787                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.181994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.838632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.266845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88290.073021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99044.029105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92657.394704                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12307197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12356759                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1797157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1800822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 149760487497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    336901498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 150097388995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14104354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14157581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.127419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.068856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.127198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83331.888921                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91924.010368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83349.375449                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1797107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3648                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1800755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 131786586998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    299412998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 132085999996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.127415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.068537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.127194                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73332.632391                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82075.931469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73350.344714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12199102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       154094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12353196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1888710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       385976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2274686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 175983351872                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47802968778                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 223786320650                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14087812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       540070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14627882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.134067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.714678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.155503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93176.481234                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123849.588518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98381.192239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       161536                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        47859                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       209395                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1727174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       338117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2065291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 149589233176                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40940390525                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 190529623701                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.122601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.626061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86609.243293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121083.502234                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92253.161274                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                65                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          536                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          152                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             688                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8848967                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2323476                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11172443                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          591                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          162                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           753                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.906937                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.938272                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.913679                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16509.266791                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15286.026316                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16239.015988                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          118                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          147                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          418                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          541                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8488455                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2535486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11023941                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.707276                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.759259                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.718459                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20307.308612                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20613.707317                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20376.970425                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999901                       # Cycle average of tags in use
system.l2.tags.total_refs                    79434122                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21013279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.780187                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.454345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.257420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.537619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.322137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.409148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.413349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.019647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.397018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 586290863                       # Number of tag accesses
system.l2.tags.data_accesses                586290863                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     115014848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     177848448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        233472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      67531328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    581526336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          942154432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    115014848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       233472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     115248320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    139847296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       139847296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1797107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2778882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1055177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9086349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14721163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2185114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2185114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        155618422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        240634103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           315894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91371843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    786821981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1274762243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    155618422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       315894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        155934316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189217443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189217443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189217443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       155618422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       240634103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          315894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91371843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    786821981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1463979686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1978903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1797106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2549942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1030706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9022446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004762306750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       120564                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       120564                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23718914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1866378                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14721167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2185114                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14721167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2185114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 317319                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                206211                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            567979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            662248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            631170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            683423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1667714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2200965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            750930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            704456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            658143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            646317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           645759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           916833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           997780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           779317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           561838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1328976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            151764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            130543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            154424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            169126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            153286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           134902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           135042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86517                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 577444458980                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                72019240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            847516608980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40089.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58839.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11751320                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1330027                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14721167                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2185114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3964810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1504433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1043169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  853901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  719099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  701617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  683680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  589037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  514679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 577786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1137947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 560121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 262005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 218425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 182253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 141071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  79614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 100586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 108940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 113551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 116131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 117562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 122795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 127489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 121344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 119781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 117583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 115830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 115313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 115350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3301384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    317.592302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.521028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.805859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1288717     39.04%     39.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       742909     22.50%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       220283      6.67%     68.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       178285      5.40%     73.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       221688      6.72%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       100892      3.06%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        84934      2.57%     85.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55610      1.68%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       408066     12.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3301384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       120564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.470514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    655.157239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       120563    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-221183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        120564                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       120564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.385855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.003526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            99383     82.43%     82.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3090      2.56%     84.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11648      9.66%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3908      3.24%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1572      1.30%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              568      0.47%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              234      0.19%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              100      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               38      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        120564                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              921846272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20308416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               126648832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               942154688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            139847296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1247.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1274.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  739082462500                       # Total gap between requests
system.mem_ctrls.avgGap                      43716.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    115014784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    163196288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       233472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     65965184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    577436544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    126648832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 155618334.957297325134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 220809305.782564103603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 315894.380144644005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89252805.093576058745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 781288373.508367061615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171359538.962630033493                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1797107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2778883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1055177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9086352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2185114                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  57759262551                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 129464071584                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    146226903                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  68099610523                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 592047437419                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17931745545718                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32140.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46588.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40084.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64538.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65157.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8206320.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8594418000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4568033910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46659628680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4684391460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58342243440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     319407513060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14832922560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       457089151110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.454864                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35554855128                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24679460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 678848158872                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14977492320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7960714575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         56183838900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5645403900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58342243440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     325529568420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9677507520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       478316769075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.176446                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21691444489                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24679460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 692711569511                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7396295670.731708                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   34730642269.965645                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 272722999500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   132586229000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 606496245000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9006243                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9006243                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9006243                       # number of overall hits
system.cpu1.icache.overall_hits::total        9006243                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        54016                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         54016                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        54016                       # number of overall misses
system.cpu1.icache.overall_misses::total        54016                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1041835500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1041835500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1041835500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1041835500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9060259                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9060259                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9060259                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9060259                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005962                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005962                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005962                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005962                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19287.535175                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19287.535175                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19287.535175                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19287.535175                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53195                       # number of writebacks
system.cpu1.icache.writebacks::total            53195                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          789                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          789                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          789                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          789                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53227                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53227                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53227                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53227                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    971031500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    971031500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    971031500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    971031500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005875                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005875                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005875                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005875                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18243.213031                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18243.213031                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18243.213031                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18243.213031                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53195                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9006243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9006243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        54016                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        54016                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1041835500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1041835500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9060259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9060259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005962                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005962                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19287.535175                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19287.535175                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          789                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          789                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53227                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53227                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    971031500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    971031500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005875                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005875                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18243.213031                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18243.213031                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984847                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9023069                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53195                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           169.622502                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348718000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984847                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999526                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999526                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18173745                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18173745                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16441560                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16441560                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16441560                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16441560                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3933165                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3933165                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3933165                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3933165                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 407771924725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 407771924725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 407771924725                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 407771924725                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20374725                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20374725                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20374725                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20374725                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193041                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193041                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193041                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193041                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103675.265270                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103675.265270                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103675.265270                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103675.265270                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1549616                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       248902                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            25458                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1752                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.869511                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   142.067352                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1393221                       # number of writebacks
system.cpu1.dcache.writebacks::total          1393221                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2956389                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2956389                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2956389                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2956389                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       976776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       976776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       976776                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       976776                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  97769199781                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  97769199781                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  97769199781                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  97769199781                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047941                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047941                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047941                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047941                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100093.777674                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100093.777674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100093.777674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100093.777674                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1393221                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12534961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12534961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2235437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2235437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 216286049000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 216286049000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14770398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14770398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96753.363660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96753.363660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1695064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1695064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       540373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       540373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50694622500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50694622500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93814.129314                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93814.129314                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3906599                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3906599                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1697728                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1697728                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 191485875725                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 191485875725                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.302932                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.302932                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 112789.490263                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112789.490263                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1261325                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1261325                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       436403                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       436403                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47074577281                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47074577281                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077869                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077869                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107869.508874                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107869.508874                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6170000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6170000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310870                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310870                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43146.853147                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43146.853147                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008696                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008696                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        11375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          100                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       488000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       488000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.232558                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.232558                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4880                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4880                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          100                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          100                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       388000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       388000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.232558                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.232558                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3880                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3880                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588686                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588686                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429255                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429255                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36990000500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36990000500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017941                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017941                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421689                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421689                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86172.555940                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86172.555940                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36560745500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36560745500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421689                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421689                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85172.555940                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85172.555940                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.738334                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18427944                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1405902                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.107559                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348729500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.738334                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929323                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929323                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44193043                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44193043                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 739082474000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28786202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9081800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     28496814                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18827954                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16489456                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             372                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            640                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6631141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6631139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14157585                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14628618                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          753                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          753                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42313033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59539861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       159649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4193421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             106205964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1805355200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2539785984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6811008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178374656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4530326848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        37527543                       # Total snoops (count)
system.tol2bus.snoopTraffic                 141415040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72926338                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.112804                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320110                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               64787107     88.84%     88.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8052059     11.04%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  87172      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72926338                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        70809452916                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29783470543                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21289287963                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2109491185                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79861957                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1385506658000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131115                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719828                       # Number of bytes of host memory used
host_op_rate                                   131750                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7030.16                       # Real time elapsed on the host
host_tick_rate                               91950113                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   921761685                       # Number of instructions simulated
sim_ops                                     926221918                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.646424                       # Number of seconds simulated
sim_ticks                                646424184000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.612829                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15409488                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17588164                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2729897                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         31275975                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            850301                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1053685                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          203384                       # Number of indirect misses.
system.cpu0.branchPred.lookups               35968128                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       127699                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        181332                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2219807                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20411347                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6111140                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2853495                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50571588                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           112608746                       # Number of instructions committed
system.cpu0.commit.committedOps             113867482                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    643029644                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.177080                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.938082                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    603901081     93.91%     93.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18794346      2.92%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4744343      0.74%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5641448      0.88%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1484038      0.23%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       804530      0.13%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1028842      0.16%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       519876      0.08%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6111140      0.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    643029644                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     20574                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1725621                       # Number of function calls committed.
system.cpu0.commit.int_insts                110532648                       # Number of committed integer instructions.
system.cpu0.commit.loads                     35976397                       # Number of loads committed
system.cpu0.commit.membars                    1949275                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1953991      1.72%      1.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        65713193     57.71%     59.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1177606      1.03%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          550093      0.48%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3144      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9433      0.01%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1572      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1606      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       36154531     31.75%     92.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8297494      7.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3198      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1605      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        113867482                       # Class of committed instruction
system.cpu0.commit.refs                      44456828                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  112608746                       # Number of Instructions Simulated
system.cpu0.committedOps                    113867482                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.069855                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.069855                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            500456676                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               516669                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12868010                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             175479814                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                80417730                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 63141318                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2257167                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1139554                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4986395                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   35968128                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13205519                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    555568996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               695552                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         5351                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     208275873                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2976                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        13717                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5538472                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039580                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          92899010                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16259789                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.229193                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         651259286                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.323145                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.865344                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               532120208     81.71%     81.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                75941658     11.66%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                15926423      2.45%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12428231      1.91%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12163172      1.87%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1396838      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  227353      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   72081      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  983322      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           651259286                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    17830                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   12925                       # number of floating regfile writes
system.cpu0.idleCycles                      257477014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2381081                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24150084                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.169606                       # Inst execution rate
system.cpu0.iew.exec_refs                    68682345                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9161825                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16139653                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             55546051                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1239118                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           531463                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9843537                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          163322700                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             59520520                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1542122                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            154127433                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                158913                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            149713988                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2257167                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            149676956                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2299467                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          302408                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4279                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3384                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          353                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19569654                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1363117                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3384                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1017769                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1363312                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                110171671                       # num instructions consuming a value
system.cpu0.iew.wb_count                    140917324                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.778652                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 85785357                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.155070                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     141333438                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               198069701                       # number of integer regfile reads
system.cpu0.int_regfile_writes              108115920                       # number of integer regfile writes
system.cpu0.ipc                              0.123918                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123918                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1992335      1.28%      1.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             81778769     52.53%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1753422      1.13%     54.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               550496      0.35%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 42      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3144      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               9433      0.01%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             74      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1572      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1606      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            60518067     38.88%     94.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9055262      5.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3586      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1746      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             155669554                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  21304                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              42525                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        20921                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             21988                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1937241                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012445                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 510315     26.34%     26.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2208      0.11%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     21      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     26.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1297926     67.00%     93.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               126670      6.54%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               98      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             155593156                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         965009555                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    140896403                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        212758279                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 159572023                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                155669554                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3750677                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49455302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           516444                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        897182                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28504672                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    651259286                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.239029                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.749424                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          564516874     86.68%     86.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           49503394      7.60%     94.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20026876      3.08%     97.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8299022      1.27%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5520332      0.85%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1855181      0.28%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1103952      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             234843      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             198812      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      651259286                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.171303                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3237420                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          596677                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            55546051                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9843537                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  59204                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 15771                       # number of misc regfile writes
system.cpu0.numCycles                       908736300                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   384112389                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169473302                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             84833277                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2595499                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                84366295                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             128578417                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               167292                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            219303475                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             167235224                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          128531086                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 63638086                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2556938                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2257167                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            133023543                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43697877                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            17902                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       219285573                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     198500893                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1051725                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26982875                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1069482                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   801047615                       # The number of ROB reads
system.cpu0.rob.rob_writes                  337116562                       # The number of ROB writes
system.cpu0.timesIdled                        3170027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.083467                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16413305                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19755200                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2893675                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32423498                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1435848                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1695789                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          259941                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38062085                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       223679                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        161388                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2323965                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  23851920                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6339066                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2672495                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45713235                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128205616                       # Number of instructions committed
system.cpu1.commit.committedOps             129369508                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    637618726                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.202895                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.975236                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    590154831     92.56%     92.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23577050      3.70%     96.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6818471      1.07%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6190080      0.97%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1971544      0.31%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       944421      0.15%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1098374      0.17%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       524889      0.08%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6339066      0.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    637618726                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    105062                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2696652                       # Number of function calls committed.
system.cpu1.commit.int_insts                126120836                       # Number of committed integer instructions.
system.cpu1.commit.loads                     37993796                       # Number of loads committed
system.cpu1.commit.membars                    1788455                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1812689      1.40%      1.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76674943     59.27%     60.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1216064      0.94%     61.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          565929      0.44%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16156      0.01%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         48468      0.04%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8078      0.01%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8078      0.01%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       38138996     29.48%     91.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10855825      8.39%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16188      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8094      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        129369508                       # Class of committed instruction
system.cpu1.commit.refs                      49019103                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128205616                       # Number of Instructions Simulated
system.cpu1.committedOps                    129369508                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.080252                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.080252                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            452261948                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               578364                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14081436                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             185690866                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               113451973                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 72609578                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2387621                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1125195                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4612721                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38062085                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16100393                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    515973235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               933031                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         7249                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     215539690                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2872                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         9833                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5917840                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036742                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         126371732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17849153                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208063                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         645323841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.337091                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.879558                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               521012875     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                79775254     12.36%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17440330      2.70%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12382891      1.92%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11644516      1.80%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1519992      0.24%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  350825      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  131811      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1065347      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           645323841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    89163                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   64807                       # number of floating regfile writes
system.cpu1.idleCycles                      390609864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2469202                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                27175609                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.159758                       # Inst execution rate
system.cpu1.iew.exec_refs                    71040325                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11657843                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14667024                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             55640097                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188913                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           692417                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12266162                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          174062439                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59382482                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1649321                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            165498207                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                150939                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            139220959                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2387621                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            139192974                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2131379                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          681284                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4876                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3889                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          347                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17646301                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1240855                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3889                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1074282                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1394920                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                110034907                       # num instructions consuming a value
system.cpu1.iew.wb_count                    153179296                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.781683                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 86012433                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.147866                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     153598908                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               212848516                       # number of integer regfile reads
system.cpu1.int_regfile_writes              115376098                       # number of integer regfile writes
system.cpu1.ipc                              0.123759                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123759                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1876208      1.12%      1.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             90999493     54.44%     55.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1674930      1.00%     56.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               567807      0.34%     56.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 10      0.00%     56.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16156      0.01%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              48468      0.03%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             63      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8078      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8078      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            60350196     36.11%     93.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11573468      6.92%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16391      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8182      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             167147528                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 105426                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             210852                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       105277                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            105888                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2031430                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012154                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 504185     24.82%     24.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5351      0.26%     25.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    202      0.01%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1334461     65.69%     90.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               187231      9.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             167197324                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         981897832                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    153074019                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        218652161                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 170601286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                167147528                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3461153                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       44692931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           458357                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        788658                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26371200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    645323841                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.259013                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.767629                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          549893021     85.21%     85.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56392405      8.74%     93.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           21321195      3.30%     97.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8513099      1.32%     98.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5670497      0.88%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1971608      0.31%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1106049      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             250622      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             205345      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      645323841                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.161350                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2984026                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          581802                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            55640097                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12266162                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 182787                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 80780                       # number of misc regfile writes
system.cpu1.numCycles                      1035933705                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   256833592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              156902623                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             94905214                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2579386                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               117306901                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             114060696                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               136177                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            232789209                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             178067006                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          134654335                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 72887279                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2239779                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2387621                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            118063587                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39749121                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            89205                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       232700004                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     177775830                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1000676                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25022317                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1015668                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   805780679                       # The number of ROB reads
system.cpu1.rob.rob_writes                  357874466                       # The number of ROB writes
system.cpu1.timesIdled                        4655261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21575211                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1742105                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            24327493                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                966807                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34178708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      66607330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2795201                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2051829                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23436641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     19435232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47002548                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21487061                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           32337152                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4243632                       # Transaction distribution
system.membus.trans_dist::WritebackClean          104                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28209683                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           146806                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81397                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1574727                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1568869                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      32337148                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         13824                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    100513342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              100513342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2441584448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2441584448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           185435                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34153902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34153902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34153902                       # Request fanout histogram
system.membus.respLayer1.occupancy       177181400878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         91433236925                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   646424184000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   646424184000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23558                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11779                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16305465.998811                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   28047220.886936                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11779    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    876045000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11779                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   454362100000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 192062084000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10008503                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10008503                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10008503                       # number of overall hits
system.cpu0.icache.overall_hits::total       10008503                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3197005                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3197005                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3197005                       # number of overall misses
system.cpu0.icache.overall_misses::total      3197005                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 203250499935                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 203250499935                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 203250499935                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 203250499935                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13205508                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13205508                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13205508                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13205508                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.242096                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.242096                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.242096                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.242096                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63575.283722                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63575.283722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63575.283722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63575.283722                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       174488                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2559                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.186010                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2968607                       # number of writebacks
system.cpu0.icache.writebacks::total          2968607                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       226645                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       226645                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       226645                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       226645                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2970360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2970360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2970360                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2970360                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 187032408440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 187032408440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 187032408440                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 187032408440                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.224933                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.224933                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.224933                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.224933                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62966.242624                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62966.242624                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62966.242624                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62966.242624                       # average overall mshr miss latency
system.cpu0.icache.replacements               2968607                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10008503                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10008503                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3197005                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3197005                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 203250499935                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 203250499935                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13205508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13205508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.242096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.242096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63575.283722                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63575.283722                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       226645                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       226645                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2970360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2970360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 187032408440                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 187032408440                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.224933                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.224933                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62966.242624                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62966.242624                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.988660                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12978988                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2970392                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.369453                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.988660                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999646                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999646                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29381376                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29381376                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38634523                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38634523                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38634523                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38634523                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17686079                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17686079                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17686079                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17686079                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1474898684568                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1474898684568                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1474898684568                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1474898684568                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     56320602                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     56320602                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     56320602                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     56320602                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.314025                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.314025                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.314025                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.314025                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83393.197812                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83393.197812                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83393.197812                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83393.197812                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    163733512                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        59046                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2579162                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            833                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.483221                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.883553                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8008175                       # number of writebacks
system.cpu0.dcache.writebacks::total          8008175                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9516076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9516076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9516076                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9516076                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8170003                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8170003                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8170003                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8170003                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 755616280903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 755616280903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 755616280903                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 755616280903                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145062                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145062                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145062                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145062                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92486.658928                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92486.658928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92486.658928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92486.658928                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8008062                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     33530907                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33530907                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15173297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15173297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1294520797000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1294520797000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     48704204                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     48704204                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.311540                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.311540                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85315.722549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85315.722549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8000569                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8000569                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7172728                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7172728                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 672437968500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 672437968500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147271                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147271                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93749.263669                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93749.263669                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5103616                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5103616                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2512782                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2512782                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 180377887568                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 180377887568                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7616398                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7616398                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.329917                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.329917                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71784.137091                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71784.137091                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1515507                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1515507                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       997275                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       997275                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83178312403                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83178312403                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.130938                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.130938                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83405.592643                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83405.592643                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       669356                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       669356                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        49579                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        49579                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2110575500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2110575500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       718935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       718935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.068962                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.068962                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42569.948970                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42569.948970                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        36986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        36986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12593                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12593                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    296685000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    296685000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017516                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017516                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23559.517192                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23559.517192                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       639331                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       639331                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        42896                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        42896                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    362666500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    362666500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       682227                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       682227                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.062876                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.062876                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8454.552872                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8454.552872                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        42641                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        42641                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    320044500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    320044500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.062503                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.062503                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7505.558031                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7505.558031                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       435000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       435000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       416000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       416000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       125136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         125136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        56196                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        56196                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    940881867                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    940881867                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       181332                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       181332                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.309907                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.309907                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16742.861894                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16742.861894                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        56182                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        56182                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    884454867                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    884454867                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.309829                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.309829                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15742.673223                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15742.673223                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.765455                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48379964                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8153291                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.933796                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.765455                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992670                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992670                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        123959451                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       123959451                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1158692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              978773                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1657419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1084499                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4879383                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1158692                       # number of overall hits
system.l2.overall_hits::.cpu0.data             978773                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1657419                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1084499                       # number of overall hits
system.l2.overall_hits::total                 4879383                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1811170                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6995444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2740204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6711572                       # number of demand (read+write) misses
system.l2.demand_misses::total               18258390                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1811170                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6995444                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2740204                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6711572                       # number of overall misses
system.l2.overall_misses::total              18258390                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 169531915490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 729683313426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 250830608986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 699639077409                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1849684915311                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 169531915490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 729683313426                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 250830608986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 699639077409                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1849684915311                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2969862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7974217                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4397623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7796071                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23137773                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2969862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7974217                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4397623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7796071                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23137773                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.609850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.877258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.623110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.860892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.789116                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.609850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.877258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.623110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.860892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.789116                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93603.535554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104308.363190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91537.202700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104243.696918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101306.025083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93603.535554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104308.363190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91537.202700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104243.696918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101306.025083                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              37228                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1161                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.065461                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15144552                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4243605                       # number of writebacks
system.l2.writebacks::total                   4243605                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          19587                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         357749                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          29799                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         376523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              783658                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         19587                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        357749                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         29799                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        376523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             783658                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1791583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6637695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2710405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6335049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17474732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1791583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6637695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2710405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6335049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18619075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         36093807                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 150411836071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 638951087131                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 221848506031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 611310498047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1622521927280                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 150411836071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 638951087131                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 221848506031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 611310498047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1329468517138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2951990444418                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.603255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.832395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.616334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.812595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.755247                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.603255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.832395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.616334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.812595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.559952                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83954.712716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96260.989264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81850.685057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96496.569805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92849.602917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83954.712716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96260.989264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81850.685057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96496.569805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71403.574943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81786.619084                       # average overall mshr miss latency
system.l2.replacements                       50804522                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4791085                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4791085                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           27                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             27                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4791112                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4791112                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           27                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           27                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16311892                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16311892                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          104                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            104                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16311996                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16311996                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          104                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          104                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18619075                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18619075                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1329468517138                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1329468517138                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71403.574943                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71403.574943                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            5098                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1218                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6316                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         24036                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12744                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36780                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     65880000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     52291500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    118171500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        29134                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        13962                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            43096                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.825015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.912763                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.853443                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2740.888667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4103.225047                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3212.928222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          150                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           65                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             215                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        23886                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12679                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         36565                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    486830496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    257140996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    743971492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.819867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.908108                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.848455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20381.415725                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20280.857796                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20346.547026                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4156                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           816                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4972                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         5096                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6065                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            11161                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     20784500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     13156500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     33941000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         9252                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         6881                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          16133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.550800                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.881413                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.691812                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4078.591052                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2169.249794                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3041.035749                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          104                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           36                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           140                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         4992                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6029                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        11021                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    105184953                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    121746483                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    226931436                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.539559                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.876181                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.683134                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21070.703726                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20193.478686                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20590.820797                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           101561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           151652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                253213                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         839900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         854974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1694874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80042984471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79506352474                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159549336945                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       941461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1006626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1948087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.892124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.849346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95300.612538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92992.713783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94136.400078                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        59809                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        69745                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           129554                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       780091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       785229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1565320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67844740987                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  66876908002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 134721648989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.828596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.780060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.803516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86970.290629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85168.667996                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86066.522493                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1158692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1657419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2816111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1811170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2740204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4551374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 169531915490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 250830608986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 420362524476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2969862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4397623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7367485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.609850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.623110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.617765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93603.535554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91537.202700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92359.477484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        19587                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        29799                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         49386                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1791583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2710405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4501988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 150411836071                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 221848506031                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 372260342102                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.603255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.616334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.611062                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83954.712716                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81850.685057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82687.990750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       877212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       932847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1810059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6155544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5856598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12012142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 649640328955                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 620132724935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1269773053890                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7032756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6789445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13822201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.875268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.862603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.869047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105537.435677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105886.168888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105707.462823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       297940                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       306778                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       604718                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5857604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5549820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11407424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 571106346144                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 544433590045                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1115539936189                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.832903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.825297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97498.285330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98099.323950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97790.696321                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2539                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          965                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3504                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         7635                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6574                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           14209                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17270999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     12574247                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     29845246                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        10174                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         7539                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17713                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.750442                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.871999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.802179                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  2262.082384                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1912.723912                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2100.446618                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          248                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          183                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          431                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         7387                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6391                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        13778                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    142993968                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    123882484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    266876452                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.726066                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.847725                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.777847                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19357.515636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19383.896730                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19369.752649                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999170                       # Cycle average of tags in use
system.l2.tags.total_refs                    59908417                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  50808475                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.179103                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.239573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.448115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.028616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.477997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.059768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    38.745102                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.316243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.022627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.016072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.023094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.605392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 405353339                       # Number of tag accesses
system.l2.tags.data_accesses                405353339                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     114663680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     426154112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     173474496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     406996032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1048696960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2169985280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    114663680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    173474496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     288138176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    271592448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       271592448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1791620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6658658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2710539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6359313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16385890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            33906020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4243632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4243632                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        177381482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        659248405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        268360158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        629611395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1622304651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3356906090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    177381482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    268360158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        445741640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      420145865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            420145865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      420145865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       177381482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       659248405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       268360158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       629611395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1622304651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3777051955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4059240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1791551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6383931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2710498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6092664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16160302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000271490252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       251397                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       251397                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            55766623                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3822811                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    33906016                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4243736                       # Number of write requests accepted
system.mem_ctrls.readBursts                  33906016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4243736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 767070                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                184496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            743929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            649093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2485511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1348174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1735747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4907193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3627473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3450631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1981637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2136747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1917294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3270473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1625688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1327798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           951470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           980088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            124492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            306800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            304523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            335464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            288250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            306620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            273120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            223788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            229336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           456260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           370584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           101981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           141871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           228806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1096797613315                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               165694730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1718152850815                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33096.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51846.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 24016551                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2714446                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              33906016                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4243736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5107907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5412524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4552021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4038518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3446556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2910654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2311315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1760397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1245279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  867327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 579533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 391909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 237633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 134639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  74278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  38822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 203407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 240361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 255228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 260470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 261784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 262648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 263420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 265205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 268995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 260622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 258395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 256798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 255315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 254309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 254525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10467182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.442482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.590873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.362405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2471339     23.61%     23.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4984812     47.62%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1228797     11.74%     82.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       607415      5.80%     88.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       320468      3.06%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       202803      1.94%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       143858      1.37%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       105476      1.01%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       402214      3.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10467182                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       251397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     131.819190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    103.555032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     99.974359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          62301     24.78%     24.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        95888     38.14%     62.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        43033     17.12%     80.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        22530      8.96%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        12639      5.03%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         6835      2.72%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         4117      1.64%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         2043      0.81%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1015      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          506      0.20%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          272      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          136      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           53      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        251397                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       251397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.146728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.578823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           233582     92.91%     92.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4230      1.68%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9481      3.77%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3060      1.22%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              781      0.31%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              204      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               44      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        251397                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2120892544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                49092480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               259791296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2169985024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            271599104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3280.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       401.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3356.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    420.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  646424069500                       # Total gap between requests
system.mem_ctrls.avgGap                      16944.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    114659264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    408571584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    173471872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    389930496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1034259328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    259791296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 177374650.945918202400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 632048729.166976809502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 268356098.508839190006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 603211491.233440637589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1599970040.724837779999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 401889815.434256732464                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1791620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6658657                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2710539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6359313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16385887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4243736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  75918921821                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 364297195094                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 109376593875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 349076278437                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 819483861588                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16069321504733                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42374.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54710.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40352.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54892.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50011.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3786597.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          35608122480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18926154555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        101325139440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10339113060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51028027440.000267                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     290284513320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3776770080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       511287840375.002625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        790.947884                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7412349002                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21585460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 617426374998                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          39127606980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20796804930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        135286942140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10850114520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51028027440.000267                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     292399323900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1995876960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       551484696870.002686                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        853.131288                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2738538321                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21585460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 622100185679                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33638                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7637679.815696                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33882526.968259                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16820    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    978789500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   517958409500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 128465774500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11400844                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11400844                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11400844                       # number of overall hits
system.cpu1.icache.overall_hits::total       11400844                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4699540                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4699540                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4699540                       # number of overall misses
system.cpu1.icache.overall_misses::total      4699540                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 296953373959                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 296953373959                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 296953373959                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 296953373959                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16100384                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16100384                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16100384                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16100384                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.291890                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.291890                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.291890                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.291890                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63187.753261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63187.753261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63187.753261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63187.753261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       528572                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5141                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   102.815017                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4396882                       # number of writebacks
system.cpu1.icache.writebacks::total          4396882                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       301615                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       301615                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       301615                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       301615                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4397925                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4397925                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4397925                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4397925                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 276008246971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 276008246971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 276008246971                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 276008246971                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.273157                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.273157                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.273157                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.273157                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62758.743492                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62758.743492                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62758.743492                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62758.743492                       # average overall mshr miss latency
system.cpu1.icache.replacements               4396882                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11400844                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11400844                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4699540                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4699540                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 296953373959                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 296953373959                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16100384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16100384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.291890                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.291890                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63187.753261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63187.753261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       301615                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       301615                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4397925                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4397925                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 276008246971                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 276008246971                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.273157                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.273157                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62758.743492                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62758.743492                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990711                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15835170                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4397957                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.600574                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990711                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999710                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999710                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36598693                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36598693                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     41527813                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        41527813                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     41527813                       # number of overall hits
system.cpu1.dcache.overall_hits::total       41527813                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17552070                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17552070                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17552070                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17552070                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1426744964641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1426744964641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1426744964641                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1426744964641                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59079883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59079883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59079883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59079883                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.297090                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.297090                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.297090                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.297090                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81286.421752                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81286.421752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81286.421752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81286.421752                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    151460113                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59470                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2382363                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            849                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.575581                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.047114                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7863050                       # number of writebacks
system.cpu1.dcache.writebacks::total          7863050                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9562923                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9562923                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9562923                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9562923                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7989147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7989147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7989147                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7989147                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 724602778465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 724602778465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 724602778465                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 724602778465                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.135226                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.135226                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.135226                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.135226                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90698.391013                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90698.391013                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90698.391013                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90698.391013                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7863044                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34164330                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34164330                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14688501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14688501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1235607473500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1235607473500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     48852831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     48852831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.300668                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.300668                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84120.733184                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84120.733184                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7768208                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7768208                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6920293                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6920293                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 640780727500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 640780727500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92594.450481                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92594.450481                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7363483                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7363483                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2863569                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2863569                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 191137491141                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 191137491141                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10227052                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10227052                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.279999                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.279999                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66747.995645                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66747.995645                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1794715                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1794715                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1068854                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1068854                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83822050965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83822050965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.104512                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.104512                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78422.357932                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78422.357932                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       606564                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       606564                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        73148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        73148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4339237500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4339237500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       679712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       679712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.107616                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.107616                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 59321.341663                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 59321.341663                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        37291                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        37291                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        35857                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        35857                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2732456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2732456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.052753                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.052753                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76204.255794                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76204.255794                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       590495                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       590495                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        43903                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        43903                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    357710000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    357710000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       634398                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       634398                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.069204                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.069204                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8147.734779                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8147.734779                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        43889                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        43889                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    313937000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    313937000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.069182                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.069182                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7152.976828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7152.976828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1304000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1304000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1188000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1188000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       114462                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         114462                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46926                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46926                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    494841479                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    494841479                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       161388                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       161388                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.290765                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.290765                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10545.145101                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10545.145101                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          203                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          203                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46723                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46723                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    441370979                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    441370979                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.289507                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.289507                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9446.546219                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9446.546219                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.743956                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50987407                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8005046                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.369408                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.743956                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991999                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991999                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        129115779                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       129115779                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 646424184000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21509675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9034717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18445551                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        46560940                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         25868958                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              68                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          152410                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         86395                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         238805                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          135                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1999155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1999157                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7368284                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14141390                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17713                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8908828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     24312492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13192430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23803181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70216931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    380062016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1022874176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    562848320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1002183936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2967968448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        77224338                       # Total snoops (count)
system.tol2bus.snoopTraffic                 295351296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100439175                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.264952                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.488194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               75969666     75.64%     75.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22374133     22.28%     97.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2048743      2.04%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  46632      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100439175                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46738524092                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12294589222                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4462854332                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12065563131                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6603518697                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           102542                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
