
---------- Begin Simulation Statistics ----------
final_tick                                84599870500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 392648                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669564                       # Number of bytes of host memory used
host_op_rate                                   393419                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.68                       # Real time elapsed on the host
host_tick_rate                              332179665                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084600                       # Number of seconds simulated
sim_ticks                                 84599870500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.691997                       # CPI: cycles per instruction
system.cpu.discardedOps                        189502                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36340797                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.591017                       # IPC: instructions per cycle
system.cpu.numCycles                        169199741                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132858944                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562611                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            420                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485829                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735501                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103832                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101835                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905078                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             697                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51226253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51226253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51226723                       # number of overall hits
system.cpu.dcache.overall_hits::total        51226723                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       838454                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         838454                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       846401                       # number of overall misses
system.cpu.dcache.overall_misses::total        846401                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26155733998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26155733998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26155733998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26155733998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064707                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064707                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073124                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016104                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016104                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016254                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016254                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31195.192578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31195.192578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30902.295718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30902.295718                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       217706                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3732                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.334941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       699049                       # number of writebacks
system.cpu.dcache.writebacks::total            699049                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        65274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        65274                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65274                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781123                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23714365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23714365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24407339999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24407339999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30671.208515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30671.208515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31246.474626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31246.474626                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780099                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40662596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40662596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       453029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        453029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9922845000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9922845000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21903.332899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21903.332899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2034                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2034                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       450995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       450995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9416285500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9416285500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20878.913292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20878.913292                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10563657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10563657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       385425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       385425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16232888998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16232888998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42116.855414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42116.855414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63240                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63240                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322185                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322185                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14298079500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14298079500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44378.476652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44378.476652                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          470                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           470                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944161                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944161                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    692974999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    692974999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943685                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943685                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87243.484704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87243.484704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.870011                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52007922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781123                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.580964                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.870011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52854323                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52854323                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686059                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475189                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024966                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278023                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278023                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278023                       # number of overall hits
system.cpu.icache.overall_hits::total        10278023                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          885                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            885                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          885                       # number of overall misses
system.cpu.icache.overall_misses::total           885                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57442000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57442000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57442000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57442000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278908                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64906.214689                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64906.214689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64906.214689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64906.214689                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          504                       # number of writebacks
system.cpu.icache.writebacks::total               504                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          885                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56557000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56557000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56557000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56557000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63906.214689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63906.214689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63906.214689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63906.214689                       # average overall mshr miss latency
system.cpu.icache.replacements                    504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278023                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278023                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          885                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           885                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64906.214689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64906.214689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56557000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56557000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63906.214689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63906.214689                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           298.999824                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278908                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               885                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11614.585311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   298.999824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.583984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.583984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279793                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279793                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84599870500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               579976                       # number of demand (read+write) hits
system.l2.demand_hits::total                   580174                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 198                       # number of overall hits
system.l2.overall_hits::.cpu.data              579976                       # number of overall hits
system.l2.overall_hits::total                  580174                       # number of overall hits
system.l2.demand_misses::.cpu.inst                687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201147                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201834                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               687                       # number of overall misses
system.l2.overall_misses::.cpu.data            201147                       # number of overall misses
system.l2.overall_misses::total                201834                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53126500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17016016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17069142500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53126500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17016016000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17069142500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781123                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782008                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781123                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782008                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.776271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.257510                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258097                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.776271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.257510                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258097                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77331.149927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84594.928087                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84570.203732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77331.149927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84594.928087                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84570.203732                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111045                       # number of writebacks
system.l2.writebacks::total                    111045                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201828                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46256500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15004059000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15050315500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46256500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15004059000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15050315500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.776271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.257502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.776271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.257502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258089                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67331.149927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74594.732054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74570.007630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67331.149927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74594.732054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74570.007630                       # average overall mshr miss latency
system.l2.replacements                         169200                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       699049                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           699049                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       699049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       699049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            186191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186191                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136085                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11812470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11812470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.422262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.422262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86802.145718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86802.145718                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10451620000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10451620000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.422262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.422262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76802.145718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76802.145718                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53126500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53126500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.776271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.776271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77331.149927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77331.149927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46256500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46256500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.776271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.776271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67331.149927                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67331.149927                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        393785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            393785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5203546000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5203546000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.141795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.141795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79978.266884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79978.266884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4552439000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4552439000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.141781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69977.234998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69977.234998                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31903.777944                       # Cycle average of tags in use
system.l2.tags.total_refs                     1561946                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201968                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.733631                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.974358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        94.175618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31758.627968                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973626                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15858                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12697584                       # Number of tag accesses
system.l2.tags.data_accesses                 12697584                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003705210500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              526083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104514                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111045                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201828                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111045                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111045                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.371011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.899480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.156207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6479     97.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      0.54%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.91%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.710114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.681070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4363     65.67%     65.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.48%     66.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2072     31.19%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.54%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12916992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7106880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    152.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84589240000                       # Total gap between requests
system.mem_ctrls.avgGap                     270362.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12870848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7105408                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 519717.107604792400                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 152137916.097637534142                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 83988402.795486554503                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          687                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201141                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111045                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18098500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6712385000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1991997682250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26344.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33371.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17938652.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12873024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12916992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7106880                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7106880                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          687                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201141                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201828                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111045                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111045                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       519717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    152163637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        152683354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       519717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       519717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84005802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84005802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84005802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       519717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    152163637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       236689157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201794                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111022                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6939                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6922                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2946846000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008970000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6730483500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14603.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33353.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138838                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70034                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.08                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103944                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.605865                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.127200                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.610794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68388     65.79%     65.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14339     13.79%     79.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2451      2.36%     81.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1475      1.42%     83.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9914      9.54%     92.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          687      0.66%     93.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          504      0.48%     94.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          457      0.44%     94.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5729      5.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103944                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12914816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7105408                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              152.657633                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               83.988403                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       374321640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198956670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721111440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292878540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6678063600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22051514190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13916654400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44233500480                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.855416                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35953367250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2824900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45821603250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       367838520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195510810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719697720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286656300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6678063600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21685542840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14224840800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44158150590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.964754                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36757886750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2824900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45017083750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65743                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111045                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57735                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136085                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65743                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572436                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572436                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20023872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20023872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201828                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852515500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086806250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459732                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       810094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          139205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322276                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           885                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458847                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2274                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342345                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2344619                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        88896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     94731008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               94819904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169200                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7106880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           951208                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001136                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033692                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 950127     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1081      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             951208                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84599870500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1480858500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1327999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1171687494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
