# EESchema Netlist Version 1.1 created  Mon 05 Nov 2012 10:43:04 PM EST
(
 ( /50940AA1/5095ACC1 0603  C7 0.1uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940AA1/5095AEE2 0603  C8 2.2nF {Lib=C}
  (    1 GND )
  (    2 N-000026 )
 )
 ( /50940AA1/5095AFAF 0603  C9 0.1uF {Lib=C}
  (    1 N-000037 )
  (    2 GND )
 )
 ( /50940AA1/5095E27D QFN16P  U3 HMC5883L {Lib=HMC5883L}
  (    1 /STM_CortexM4/I2C1_SCL )
  (    2 +3.3V )
  (    3 ? )
  (    4 ? )
  (    5 ? )
  (    6 ? )
  (    7 ? )
  (    8 ? )
  (    9 GND )
  (   10 ? )
  (   11 GND )
  (   12 ? )
  (   13 +3.3V )
  (   14 ? )
  (   15 ? )
  (   16 /STM_CortexM4/I2C1_SDA )
 )
 ( /50940AA1/5095E34C 0603  C10 0.1uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940AA1/5095E35A 0603  C11 0.1uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940AA1/5096FBDC LCC8  U4 BMP085 {Lib=BMP085}
  (    1 GND )
  (    2 ? )
  (    3 +3.3V )
  (    4 +3.3V )
  (    5 ? )
  (    6 /STM_CortexM4/I2C1_SCL )
  (    7 /STM_CortexM4/I2C1_SDA )
  (    8 ? )
 )
 ( /50940AA1/5097042B 0603  C12 0.1uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940AA1/5097A7E6 QFN24P  U2 MPU6000 {Lib=MPU6000}
  (    1 /IMU/SCK )
  (    2 ? )
  (    3 ? )
  (    4 ? )
  (    5 ? )
  (    6 ? )
  (    7 ? )
  (    8 ? )
  (    9 /IMU/SDO )
  (   10 N-000037 )
  (   11 ? )
  (   12 ? )
  (   13 +3.3V )
  (   14 ? )
  (   15 ? )
  (   16 ? )
  (   17 ? )
  (   18 GND )
  (   19 ? )
  (   20 N-000026 )
  (   21 ? )
  (   22 ? )
  (   23 ? )
  (   24 /IMU/SDI )
  (  PAD GND )
 )
 ( /50940AA1/5097A9F2 0805  C15 10uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940AA1/5097AA0C 0805  C16 10uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940AA1/5097AA75 0603  C17 0.1uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940D21/50940D89 TQFP_64  U1 STM32F105RC {Lib=STM32F105RC}
  (    1 ? )
  (    2 ? )
  (    3 ? )
  (    4 ? )
  (    5 N-000049 )
  (    6 N-000048 )
  (    7 ? )
  (    8 ? )
  (    9 ? )
  (   10 ? )
  (   11 ? )
  (   12 ? )
  (   13 ? )
  (   14 /STM_CortexM4/pwm_01 )
  (   15 /STM_CortexM4/pwm_02 )
  (   16 /STM_CortexM4/pwm_03 )
  (   17 /STM_CortexM4/pwm_04 )
  (   18 GND )
  (   19 +3.3V )
  (   20 /STM_CortexM4/pwm_05 )
  (   21 /STM_CortexM4/pwm_06 )
  (   22 /STM_CortexM4/pwm_07 )
  (   23 /STM_CortexM4/pwm_08 )
  (   24 ? )
  (   25 ? )
  (   26 ? )
  (   27 ? )
  (   28 ? )
  (   29 ? )
  (   30 ? )
  (   31 GND )
  (   32 +3.3V )
  (   33 ? )
  (   34 ? )
  (   35 ? )
  (   36 ? )
  (   37 ? )
  (   38 ? )
  (   39 ? )
  (   40 ? )
  (   41 ? )
  (   42 ? )
  (   43 ? )
  (   44 ? )
  (   45 ? )
  (   46 ? )
  (   47 GND )
  (   48 +3.3V )
  (   49 ? )
  (   50 ? )
  (   51 /IMU/SCK )
  (   52 /IMU/SDO )
  (   53 ? )
  (   54 ? )
  (   55 ? )
  (   56 ? )
  (   57 /IMU/SDI )
  (   58 /STM_CortexM4/I2C1_SCL )
  (   59 /STM_CortexM4/I2C1_SDA )
  (   60 ? )
  (   61 ? )
  (   62 ? )
  (   63 GND )
  (   64 +3.3V )
 )
 ( /50940D21/50959F66 0603  C1 0.1uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940D21/5095A062 0603  C2 0.1uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940D21/5095A068 0603  C3 0.1uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940D21/5095A15D ABM8G  X1 ABM8G {Lib=ABM8G}
  (    1 N-000049 )
  (    2 GND )
  (    3 N-000048 )
  (    4 GND )
 )
 ( /50940D21/5095A176 0603  C4 22pF {Lib=C}
  (    1 GND )
  (    2 N-000049 )
 )
 ( /50940D21/5095A1AA 0603  C5 22pF {Lib=C}
  (    1 GND )
  (    2 N-000048 )
 )
 ( /50940D21/5095A669 0603  C6 0.1uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940D21/5095EF2C 0603  R1 2.2k {Lib=R}
  (    1 +3.3V )
  (    2 /STM_CortexM4/I2C1_SCL )
 )
 ( /50940D21/5095EF4C 0603  R2 2.2k {Lib=R}
  (    1 +3.3V )
  (    2 /STM_CortexM4/I2C1_SDA )
 )
 ( /50940D21/509705B9 0805  C13 10uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50940D21/509705CE 0805  C14 10uF {Lib=C}
  (    1 +3.3V )
  (    2 GND )
 )
 ( /50987FB7/50986C2B $noname  K1 CONN_3 {Lib=CONN_3}
  (    1 GND )
  (    2 +5V )
  (    3 /STM_CortexM4/pwm_01 )
 )
 ( /50987FB7/50986C4C $noname  K2 CONN_3 {Lib=CONN_3}
  (    1 GND )
  (    2 +5V )
  (    3 /STM_CortexM4/pwm_02 )
 )
 ( /50987FB7/50986C52 $noname  K3 CONN_3 {Lib=CONN_3}
  (    1 GND )
  (    2 +5V )
  (    3 /STM_CortexM4/pwm_03 )
 )
 ( /50987FB7/50986C58 $noname  K4 CONN_3 {Lib=CONN_3}
  (    1 GND )
  (    2 +5V )
  (    3 /STM_CortexM4/pwm_04 )
 )
 ( /50987FB7/50986C60 $noname  K5 CONN_3 {Lib=CONN_3}
  (    1 GND )
  (    2 +5V )
  (    3 /STM_CortexM4/pwm_05 )
 )
 ( /50987FB7/50986C7C $noname  K6 CONN_3 {Lib=CONN_3}
  (    1 GND )
  (    2 +5V )
  (    3 /STM_CortexM4/pwm_06 )
 )
 ( /50987FB7/50986C82 $noname  K7 CONN_3 {Lib=CONN_3}
  (    1 GND )
  (    2 +5V )
  (    3 /STM_CortexM4/pwm_07 )
 )
 ( /50987FB7/50986C88 $noname  K8 CONN_3 {Lib=CONN_3}
  (    1 GND )
  (    2 +5V )
  (    3 /STM_CortexM4/pwm_08 )
 )
 ( /50987FB7/509871AD $noname  C18 10uF {Lib=C}
  (    1 +5V )
  (    2 GND )
 )
 ( /50987FB7/509871BC $noname  C19 0.1uF {Lib=C}
  (    1 +5V )
  (    2 GND )
 )
 ( /50987FB7/509883EF $noname  P1 CONN_2 {Lib=CONN_2}
  (    1 GND )
  (    2 +BATT )
 )
 ( /50987FB7/50988525 $noname  U5 AP1115A {Lib=AP1115A}
  (    1 +BATT )
  (    2 GND )
  (    3 +3.3V )
 )
)
*
{ Allowed footprints by component:
$component C7
 SM*
 C?
 C1-1
$endlist
$component C8
 SM*
 C?
 C1-1
$endlist
$component C9
 SM*
 C?
 C1-1
$endlist
$component C10
 SM*
 C?
 C1-1
$endlist
$component C11
 SM*
 C?
 C1-1
$endlist
$component C12
 SM*
 C?
 C1-1
$endlist
$component C15
 SM*
 C?
 C1-1
$endlist
$component C16
 SM*
 C?
 C1-1
$endlist
$component C17
 SM*
 C?
 C1-1
$endlist
$component C1
 SM*
 C?
 C1-1
$endlist
$component C2
 SM*
 C?
 C1-1
$endlist
$component C3
 SM*
 C?
 C1-1
$endlist
$component C4
 SM*
 C?
 C1-1
$endlist
$component C5
 SM*
 C?
 C1-1
$endlist
$component C6
 SM*
 C?
 C1-1
$endlist
$component R1
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R2
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C13
 SM*
 C?
 C1-1
$endlist
$component C14
 SM*
 C?
 C1-1
$endlist
$component C18
 SM*
 C?
 C1-1
$endlist
$component C19
 SM*
 C?
 C1-1
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 1 "/IMU/SDO" "SDO"
 U2 9
 U1 52
Net 2 "/STM CortexM4/I2C1_SCL" "I2C1_SCL"
 U4 6
 U1 58
 U3 1
 R1 2
Net 3 "/STM CortexM4/I2C1_SDA" "I2C1_SDA"
 R2 2
 U3 16
 U1 59
 U4 7
Net 4 "/STM CortexM4/pwm_08" "pwm_08"
 K8 3
 U1 23
Net 5 "/STM CortexM4/pwm_07" "pwm_07"
 U1 22
 K7 3
Net 6 "/STM CortexM4/pwm_06" "pwm_06"
 K6 3
 U1 21
Net 7 "/STM CortexM4/pwm_05" "pwm_05"
 U1 20
 K5 3
Net 8 "/STM CortexM4/pwm_04" "pwm_04"
 U1 17
 K4 3
Net 9 "/STM CortexM4/pwm_03" "pwm_03"
 U1 16
 K3 3
Net 10 "/STM CortexM4/pwm_02" "pwm_02"
 U1 15
 K2 3
Net 11 "/STM CortexM4/pwm_01" "pwm_01"
 U1 14
 K1 3
Net 12 "/IMU/SDI" "SDI"
 U1 57
 U2 24
Net 13 "/IMU/SCK" "SCK"
 U2 1
 U1 51
Net 14 "+3.3V" "+3.3V"
 C11 1
 U3 13
 C10 1
 C6 1
 U1 48
 U1 19
 C1 1
 U5 3
 R1 1
 R2 1
 C13 1
 C14 1
 U1 64
 U1 32
 C2 1
 C3 1
 C17 1
 C7 1
 C12 1
 U2 13
 U4 4
 U4 3
 C16 1
 C15 1
 U3 2
Net 25 "GND" "GND"
 C13 2
 U1 63
 K8 1
 U2 18
 C14 2
 K7 1
 U5 2
 P1 1
 C3 2
 X1 2
 U1 47
 C16 2
 U1 18
 C15 2
 C1 2
 C19 2
 C18 2
 U1 31
 C12 2
 C17 2
 C2 2
 X1 4
 C4 1
 C5 1
 U3 9
 U3 11
 C11 2
 U4 1
 C10 2
 C6 2
 C8 1
 C7 2
 K4 1
 K5 1
 C9 2
 K6 1
 U2 PAD
 K1 1
 K2 1
 K3 1
Net 26 "" ""
 C8 2
 U2 20
Net 37 "" ""
 U2 10
 C9 1
Net 48 "" ""
 U1 6
 X1 3
 C5 2
Net 49 "" ""
 X1 1
 C4 2
 U1 5
Net 91 "+BATT" "+BATT"
 P1 2
 U5 1
Net 92 "+5V" "+5V"
 K5 2
 K6 2
 K4 2
 K3 2
 K7 2
 K8 2
 K2 2
 K1 2
 C19 1
 C18 1
}
#End
