<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="QuadCam.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="example_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="example_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="example_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="example_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="example_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="example_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="example_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="example_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="example_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="example_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="example_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="example_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="example_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="example_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="example_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="example_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="example_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="example_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="example_top.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="example_top_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="example_top_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="example_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="example_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="example_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="example_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="example_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="example_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="example_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="example_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="example_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="example_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="example_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memc3_tb_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sim_tb_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sim_tb_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sim_tb_top_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sim_tb_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1422150806" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1422150806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422150806" xil_pn:in_ck="7691095315154168024" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1422150806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ddr3_model_c3.v"/>
      <outfile xil_pn:name="src/ddr3_model_parameters_c3.vh"/>
      <outfile xil_pn:name="src/example_top.vhd"/>
      <outfile xil_pn:name="src/iodrp_controller.vhd"/>
      <outfile xil_pn:name="src/iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="src/mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="src/mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="src/mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="src/memc3_infrastructure.vhd"/>
      <outfile xil_pn:name="src/memc3_tb_top.vhd"/>
      <outfile xil_pn:name="src/memc3_wrapper.vhd"/>
      <outfile xil_pn:name="src/sim_tb_top.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/afifo.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/cmd_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/cmd_prbs_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/data_prbs_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/init_mem_pattern_ctr.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/mcb_flow_control.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/mcb_traffic_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/rd_data_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/read_data_path.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/read_posted_fifo.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/sp6_data_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/tg_status.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/v6_data_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/wr_data_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/write_data_path.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1422150806" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3544637985238494324" xil_pn:start_ts="1422150806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422150806" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5538226281435436814" xil_pn:start_ts="1422150806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422150806" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2817461604617945760" xil_pn:start_ts="1422150806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422150806" xil_pn:in_ck="7691095315154168024" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1422150806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ddr3_model_c3.v"/>
      <outfile xil_pn:name="src/ddr3_model_parameters_c3.vh"/>
      <outfile xil_pn:name="src/example_top.vhd"/>
      <outfile xil_pn:name="src/iodrp_controller.vhd"/>
      <outfile xil_pn:name="src/iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="src/mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="src/mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="src/mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="src/memc3_infrastructure.vhd"/>
      <outfile xil_pn:name="src/memc3_tb_top.vhd"/>
      <outfile xil_pn:name="src/memc3_wrapper.vhd"/>
      <outfile xil_pn:name="src/sim_tb_top.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/afifo.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/cmd_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/cmd_prbs_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/data_prbs_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/init_mem_pattern_ctr.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/mcb_flow_control.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/mcb_traffic_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/rd_data_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/read_data_path.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/read_posted_fifo.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/sp6_data_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/tg_status.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/v6_data_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/wr_data_gen.vhd"/>
      <outfile xil_pn:name="src/traffic_gen/write_data_path.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1422150837" xil_pn:in_ck="7691095315154168024" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3937176131760999834" xil_pn:start_ts="1422150806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="sim_tb_top_beh.prj"/>
      <outfile xil_pn:name="sim_tb_top_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1422150837" xil_pn:in_ck="-5403209880318639414" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2927674207337627097" xil_pn:start_ts="1422150837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="sim_tb_top_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1422145440" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1422145440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422145497" xil_pn:in_ck="-1011480617800704502" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8890308090834516495" xil_pn:start_ts="1422145497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
