<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>TLM 2: C:/ESLX/projects/TLMWG/tlm2/include/tlm_h/tlm_generic_payload/tlm_dmi.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.3 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="namespaces.html"><span>Namespaces</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li class="current"><a href="files.html"><span>Files</span></a></li>
  </ul>
</div>
<h1>C:/ESLX/projects/TLMWG/tlm2/include/tlm_h/tlm_generic_payload/tlm_dmi.h</h1><a href="tlm__dmi_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*****************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  The following code is derived, directly or indirectly, from the SystemC</span>
<a name="l00004"></a>00004 <span class="comment">  source code Copyright (c) 1996-2007 by all Contributors.</span>
<a name="l00005"></a>00005 <span class="comment">  All Rights reserved.</span>
<a name="l00006"></a>00006 <span class="comment"></span>
<a name="l00007"></a>00007 <span class="comment">  The contents of this file are subject to the restrictions and limitations</span>
<a name="l00008"></a>00008 <span class="comment">  set forth in the SystemC Open Source License Version 2.4 (the "License");</span>
<a name="l00009"></a>00009 <span class="comment">  You may not use this file except in compliance with such restrictions and</span>
<a name="l00010"></a>00010 <span class="comment">  limitations. You may obtain instructions on how to receive a copy of the</span>
<a name="l00011"></a>00011 <span class="comment">  License at http://www.systemc.org/. Software distributed by Contributors</span>
<a name="l00012"></a>00012 <span class="comment">  under the License is distributed on an "AS IS" basis, WITHOUT WARRANTY OF</span>
<a name="l00013"></a>00013 <span class="comment">  ANY KIND, either express or implied. See the License for the specific</span>
<a name="l00014"></a>00014 <span class="comment">  language governing rights and limitations under the License.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment"> *****************************************************************************/</span>
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 <span class="preprocessor">#include &lt;systemc&gt;</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="preprocessor">#ifndef TLM_DMI_HEADER</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span><span class="preprocessor">#define TLM_DMI_HEADER</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span>
<a name="l00023"></a><a class="code" href="classtlm__dmi.html">00023</a> <span class="keyword">class </span><a class="code" href="classtlm__dmi.html">tlm_dmi</a>
<a name="l00024"></a>00024 {
<a name="l00025"></a>00025 <span class="keyword">public</span>:
<a name="l00026"></a>00026 
<a name="l00027"></a><a class="code" href="classtlm__dmi.html#cf5373271d63a52cd5d7dd416e56f481">00027</a>   <a class="code" href="classtlm__dmi.html#cf5373271d63a52cd5d7dd416e56f481">tlm_dmi</a>()
<a name="l00028"></a>00028   {
<a name="l00029"></a>00029     <a class="code" href="classtlm__dmi.html#bd4213d8111a8f6e409f77eeacaa4d2e">init</a>();
<a name="l00030"></a>00030   }
<a name="l00031"></a>00031   
<a name="l00032"></a><a class="code" href="classtlm__dmi.html#bd4213d8111a8f6e409f77eeacaa4d2e">00032</a>   <span class="keywordtype">void</span> <a class="code" href="classtlm__dmi.html#bd4213d8111a8f6e409f77eeacaa4d2e">init</a>()
<a name="l00033"></a>00033   {
<a name="l00034"></a>00034     <a class="code" href="classtlm__dmi.html#bd8d104880f365034d0eef1fc15cd72b">dmi_ptr</a> = 0;
<a name="l00035"></a>00035     <a class="code" href="classtlm__dmi.html#3ebbf518e401e8b41693a79ecdf2bf6d">dmi_start_address</a> = 0x0;
<a name="l00036"></a>00036     <a class="code" href="classtlm__dmi.html#c4f9f75c58358364c601a7f183fa585a">dmi_end_address</a> = (sc_dt::uint64)-1;
<a name="l00037"></a>00037     <a class="code" href="classtlm__dmi.html#6b16f61688ccef3e99cc6aebea1166be">type</a> = <a class="code" href="classtlm__dmi.html#3848ad402ba9be8e3476ef5c91a32fce30cf4d5ce9095e9763ed83dab3c26e3b">READ_WRITE</a>;
<a name="l00038"></a>00038     <a class="code" href="classtlm__dmi.html#9531f936392276fe5ece0e1586da06c2">read_latency</a> = sc_core::SC_ZERO_TIME;
<a name="l00039"></a>00039     <a class="code" href="classtlm__dmi.html#90fd7fca41240fb3eb6eab99fc149527">write_latency</a> = sc_core::SC_ZERO_TIME;
<a name="l00040"></a>00040     <a class="code" href="classtlm__dmi.html#4b30b862e7cd39fb7d70a29e66a57430">endianness</a> = <a class="code" href="tlm__helpers_8h.html#f1a33b84f045f1102e49bfc31411c0ac12b30df77b3cd0273d4517b80a8decbd">TLM_LITTLE_ENDIAN</a>;
<a name="l00041"></a>00041   }
<a name="l00042"></a>00042   
<a name="l00043"></a>00043   <span class="comment">// If the forward call is successful, the target returns the dmi_ptr,</span>
<a name="l00044"></a>00044   <span class="comment">// which must point to the data element corresponding to the</span>
<a name="l00045"></a>00045   <span class="comment">// dmi_start_address. The data is organized as a byte array with the</span>
<a name="l00046"></a>00046   <span class="comment">// endianness of the target (endianness member of the tlm_dmi struct).</span>
<a name="l00047"></a><a class="code" href="classtlm__dmi.html#bd8d104880f365034d0eef1fc15cd72b">00047</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>* <a class="code" href="classtlm__dmi.html#bd8d104880f365034d0eef1fc15cd72b">dmi_ptr</a>;
<a name="l00048"></a>00048   
<a name="l00049"></a>00049   <span class="comment">// The absolut start and end addresses of the DMI region. If the decoder</span>
<a name="l00050"></a>00050   <span class="comment">// logic in the interconnect changes the address field e.g. by masking, the</span>
<a name="l00051"></a>00051   <span class="comment">// interconnect is responsible to transform the relative address back to a</span>
<a name="l00052"></a>00052   <span class="comment">// absolute address again.</span>
<a name="l00053"></a><a class="code" href="classtlm__dmi.html#3ebbf518e401e8b41693a79ecdf2bf6d">00053</a>   sc_dt::uint64 <a class="code" href="classtlm__dmi.html#3ebbf518e401e8b41693a79ecdf2bf6d">dmi_start_address</a>;
<a name="l00054"></a><a class="code" href="classtlm__dmi.html#c4f9f75c58358364c601a7f183fa585a">00054</a>   sc_dt::uint64 <a class="code" href="classtlm__dmi.html#c4f9f75c58358364c601a7f183fa585a">dmi_end_address</a>;
<a name="l00055"></a>00055 
<a name="l00056"></a>00056   <span class="comment">// The type accesses this DMI range support. If eg the 'forReads' parameter</span>
<a name="l00057"></a>00057   <span class="comment">// of the 'get_direct_mem_ptr' call is set to true, a target must set this</span>
<a name="l00058"></a>00058   <span class="comment">// attribute to READ (in case the range is only for read accesses) or READ_WRITE</span>
<a name="l00059"></a>00059   <span class="comment">// (in case the range supports both read and write accesses). if the 'forReads'</span>
<a name="l00060"></a>00060   <span class="comment">// parameter is false a target must set this to WRITE or READ_WRITE.</span>
<a name="l00061"></a><a class="code" href="classtlm__dmi.html#3848ad402ba9be8e3476ef5c91a32fce1598bbf9cd5257de4eed809c8952e553">00061</a>   <span class="keyword">enum</span> <a class="code" href="classtlm__dmi.html#3848ad402ba9be8e3476ef5c91a32fce">Type</a> { <a class="code" href="classtlm__dmi.html#3848ad402ba9be8e3476ef5c91a32fcef32642c539e1bbe70a636998c682fe8b">READ</a> = 0x1, <a class="code" href="classtlm__dmi.html#3848ad402ba9be8e3476ef5c91a32fce1598bbf9cd5257de4eed809c8952e553">WRITE</a> = 0x2, <a class="code" href="classtlm__dmi.html#3848ad402ba9be8e3476ef5c91a32fce30cf4d5ce9095e9763ed83dab3c26e3b">READ_WRITE</a> = <a class="code" href="classtlm__dmi.html#3848ad402ba9be8e3476ef5c91a32fcef32642c539e1bbe70a636998c682fe8b">READ</a>|<a class="code" href="classtlm__dmi.html#3848ad402ba9be8e3476ef5c91a32fce1598bbf9cd5257de4eed809c8952e553">WRITE</a> };
<a name="l00062"></a><a class="code" href="classtlm__dmi.html#6b16f61688ccef3e99cc6aebea1166be">00062</a>   <a class="code" href="classtlm__dmi.html#3848ad402ba9be8e3476ef5c91a32fce">Type</a> <a class="code" href="classtlm__dmi.html#6b16f61688ccef3e99cc6aebea1166be">type</a>;
<a name="l00063"></a>00063     
<a name="l00064"></a>00064   <span class="comment">// These members define the latency of read/write transactions. The</span>
<a name="l00065"></a>00065   <span class="comment">// initiator must initialize these members to zero before requesting a</span>
<a name="l00066"></a>00066   <span class="comment">// dmi pointer, because both the interconnect as well as the target can</span>
<a name="l00067"></a>00067   <span class="comment">// add to the total transaction latency.</span>
<a name="l00068"></a>00068   <span class="comment">// Depending on the 'type' attribute only one, or both of these attributes</span>
<a name="l00069"></a>00069   <span class="comment">// will be valid.</span>
<a name="l00070"></a><a class="code" href="classtlm__dmi.html#9531f936392276fe5ece0e1586da06c2">00070</a>   sc_core::sc_time  <a class="code" href="classtlm__dmi.html#9531f936392276fe5ece0e1586da06c2">read_latency</a>;
<a name="l00071"></a><a class="code" href="classtlm__dmi.html#90fd7fca41240fb3eb6eab99fc149527">00071</a>   sc_core::sc_time  <a class="code" href="classtlm__dmi.html#90fd7fca41240fb3eb6eab99fc149527">write_latency</a>;
<a name="l00072"></a>00072   
<a name="l00073"></a>00073   <span class="comment">// The target sets the endianness of the data in the dmi_ptr array.</span>
<a name="l00074"></a><a class="code" href="classtlm__dmi.html#4b30b862e7cd39fb7d70a29e66a57430">00074</a>   <a class="code" href="tlm__helpers_8h.html#f1a33b84f045f1102e49bfc31411c0ac">tlm_endianness</a> <a class="code" href="classtlm__dmi.html#4b30b862e7cd39fb7d70a29e66a57430">endianness</a>;
<a name="l00075"></a>00075 };
<a name="l00076"></a>00076 
<a name="l00077"></a>00077 <span class="preprocessor">#endif </span><span class="comment">/* TLM_DMI_HEADER */</span>
</pre></div><hr size="1"><address style="text-align: right;"><small>Generated on Thu Oct 18 09:22:38 2007 for TLM 2 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.3 </small></address>
</body>
</html>
