/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [20:0] celloutsig_0_26z;
  wire [22:0] celloutsig_0_2z;
  reg [6:0] celloutsig_0_38z;
  wire [9:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_48z;
  wire [13:0] celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_11z ? celloutsig_1_5z[10] : celloutsig_1_6z);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[1] | in_data[54]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_11z | celloutsig_1_9z);
  assign celloutsig_0_14z = ~(celloutsig_0_10z | celloutsig_0_2z[17]);
  assign celloutsig_1_16z = ~celloutsig_1_12z;
  assign celloutsig_0_9z = ~in_data[74];
  assign celloutsig_1_7z = celloutsig_1_5z[11] | celloutsig_1_2z;
  assign celloutsig_1_2z = in_data[110] ^ in_data[98];
  assign celloutsig_1_6z = celloutsig_1_0z[2] ^ celloutsig_1_1z;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[3] ^ celloutsig_1_0z[0]);
  assign celloutsig_0_16z = ~(celloutsig_0_5z ^ celloutsig_0_1z);
  assign celloutsig_0_18z = ~(celloutsig_0_14z ^ celloutsig_0_16z);
  assign celloutsig_0_3z = { in_data[56], celloutsig_0_0z } / { 1'h1, celloutsig_0_0z[8:1], in_data[0] };
  assign celloutsig_1_4z = celloutsig_1_0z[2:0] == in_data[137:135];
  assign celloutsig_1_9z = celloutsig_1_5z[18:4] == { in_data[174:161], celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_0z[7:0], celloutsig_0_5z } == celloutsig_0_3z[9:1];
  assign celloutsig_0_8z = celloutsig_0_7z == { celloutsig_0_4z[13:3], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[93:88] == in_data[86:81];
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_4z } === { celloutsig_1_17z[2:1], celloutsig_1_12z };
  assign celloutsig_1_11z = ! { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_48z = - { celloutsig_0_7z[9:3], celloutsig_0_23z };
  assign celloutsig_0_10z = celloutsig_0_0z[8:2] !== in_data[71:65];
  assign celloutsig_0_4z = ~ in_data[54:40];
  assign celloutsig_0_23z = & celloutsig_0_7z[7:4];
  assign celloutsig_1_15z = ^ { celloutsig_1_0z[6], celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_19z = { in_data[155:148], celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_11z } >> { in_data[188:175], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_0z[7:5] >> celloutsig_0_2z[21:19];
  assign celloutsig_1_5z = in_data[118:96] <<< { in_data[187:175], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_17z = { celloutsig_1_5z[12:7], celloutsig_1_16z } <<< { in_data[118:113], celloutsig_1_7z };
  assign celloutsig_0_7z = { celloutsig_0_3z[7], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z } >>> { in_data[75:65], celloutsig_0_6z };
  assign celloutsig_0_11z = { in_data[55:50], celloutsig_0_1z, celloutsig_0_8z } >>> { in_data[16:12], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_2z = { in_data[34:14], celloutsig_0_1z, celloutsig_0_1z } >>> { celloutsig_0_0z[6:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[22:14] - in_data[36:28];
  assign celloutsig_1_0z = in_data[165:158] - in_data[110:103];
  assign celloutsig_0_49z = { celloutsig_0_0z[8:3], celloutsig_0_38z, celloutsig_0_23z } ^ celloutsig_0_26z[13:0];
  assign celloutsig_0_26z = { celloutsig_0_2z[19:10], celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_18z } ^ { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_38z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_38z = celloutsig_0_2z[18:12];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_17z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_17z = celloutsig_0_0z[8:3];
  assign { out_data[128], out_data[116:96], out_data[39:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
