// Seed: 2724445681
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri   id_2
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd36,
    parameter id_11 = 32'd11,
    parameter id_2  = 32'd68
) (
    input uwire id_0,
    input uwire _id_1,
    input wor _id_2,
    input wor id_3,
    output uwire id_4,
    input supply0 id_5,
    output tri id_6,
    output tri id_7,
    input supply1 id_8,
    output wire id_9,
    input wire id_10,
    input tri1 _id_11,
    output supply1 id_12,
    input tri1 id_13
);
  logic [id_11 : 1 'b0] id_15;
  module_0 modCall_1 (
      id_12,
      id_0,
      id_8
  );
  localparam id_16 = 1;
  wire [-1 : id_1] id_17, id_18;
  assign id_15[id_2] = 1;
endmodule
