{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1513113240517 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "seven_segment_coder EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"seven_segment_coder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513113240535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513113240567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513113240567 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513113240690 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513113240698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513113241564 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513113241564 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513113241564 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513113241565 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513113241565 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513113241565 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513113241565 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u32\[0\] " "Pin u32\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u32[0] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u32[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u32\[1\] " "Pin u32\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u32[1] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u32[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u32\[2\] " "Pin u32\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u32[2] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u32[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u32\[3\] " "Pin u32\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u32[3] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u32[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u32\[4\] " "Pin u32\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u32[4] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u32[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u32\[5\] " "Pin u32\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u32[5] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u32[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u32\[6\] " "Pin u32\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u32[6] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u32[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u32\[7\] " "Pin u32\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u32[7] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u32[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u33\[0\] " "Pin u33\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u33[0] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u33[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u33\[1\] " "Pin u33\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u33[1] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u33[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u33\[2\] " "Pin u33\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u33[2] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u33[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u33\[3\] " "Pin u33\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u33[3] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u33[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u33\[4\] " "Pin u33\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u33[4] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u33[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u33\[5\] " "Pin u33\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u33[5] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u33[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u33\[6\] " "Pin u33\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u33[6] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u33[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u33\[7\] " "Pin u33\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { u33[7] } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 8 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u33[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tick " "Pin tick not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { tick } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 7 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 7 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513113241701 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1513113241701 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "seven_segment_coder.sdc " "Synopsys Design Constraints File file not found: 'seven_segment_coder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513113241815 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513113241815 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513113241816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tick (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node tick (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513113241831 ""}  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { tick } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 7 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513113241831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513113241831 ""}  } { { "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 7 0 0 } } { "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513113241831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513113241902 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513113241902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513113241902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513113241902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513113241903 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513113241903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513113241903 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513113241903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513113241908 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1513113241908 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513113241908 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1513113241909 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1513113241909 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513113241909 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513113241911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513113241911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513113241911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513113241911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513113241911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513113241911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513113241911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513113241911 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1513113241911 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513113241911 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513113241922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513113244330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513113244486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513113244492 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513113245338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513113245339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513113245392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X60_Y39 X71_Y51 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X60_Y39 to location X71_Y51" {  } { { "loc" "" { Generic "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X60_Y39 to location X71_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X60_Y39 to location X71_Y51"} 60 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1513113246668 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513113246668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513113247080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1513113247082 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513113247082 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1513113247101 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513113247103 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u32\[0\] 0 " "Pin \"u32\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u32\[1\] 0 " "Pin \"u32\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u32\[2\] 0 " "Pin \"u32\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u32\[3\] 0 " "Pin \"u32\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u32\[4\] 0 " "Pin \"u32\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u32\[5\] 0 " "Pin \"u32\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u32\[6\] 0 " "Pin \"u32\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u32\[7\] 0 " "Pin \"u32\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u33\[0\] 0 " "Pin \"u33\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u33\[1\] 0 " "Pin \"u33\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u33\[2\] 0 " "Pin \"u33\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u33\[3\] 0 " "Pin \"u33\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u33\[4\] 0 " "Pin \"u33\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u33\[5\] 0 " "Pin \"u33\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u33\[6\] 0 " "Pin \"u33\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u33\[7\] 0 " "Pin \"u33\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513113247106 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1513113247106 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513113247244 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513113247251 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513113247387 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513113247875 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1513113247992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/output_files/seven_segment_coder.fit.smsg " "Generated suppressed messages file G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/output_files/seven_segment_coder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513113248302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513113249556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 22:14:09 2017 " "Processing ended: Tue Dec 12 22:14:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513113249556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513113249556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513113249556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513113249556 ""}
