<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>MSP430 Peripheral Driver Library: dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="$relpath/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dma.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a715e1654b0f9da95f648405cf72c4a35">__MSP430_HAS_DMAX_3__</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a78f0d0db99704e374a701fadfbba5883">__MSP430_HAS_DMAX_6__</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#abd7de138931e93a90fc6c4eab5916bbe">DMA_CHANNEL_0</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a283364370e9876af6406b9fa70e2944f">DMA_CHANNEL_1</a>&#160;&#160;&#160;(0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a9688f3e78cbc2109d214b7ca049e22df">DMA_CHANNEL_2</a>&#160;&#160;&#160;(0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ac689673fec4d72ede49a0d657e3a7e70">DMA_CHANNEL_3</a>&#160;&#160;&#160;(0x30)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a51b51f5b39e23b28ad99520ad5be596f">DMA_CHANNEL_4</a>&#160;&#160;&#160;(0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#afbaa82f3cff89858e50363c04ed0cca0">DMA_CHANNEL_5</a>&#160;&#160;&#160;(0x50)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ad23679661d8da3bc1aaacc62f99821f7">DMA_CHANNEL_6</a>&#160;&#160;&#160;(0x60)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>&#160;&#160;&#160;(0x70)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a46c2a234e5f32110f6e01bf2a627b79d">DMA_TRANSFER_SINGLE</a>&#160;&#160;&#160;(DMADT_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aa74519826ffa18f9b8064b83bef55063">DMA_TRANSFER_BLOCK</a>&#160;&#160;&#160;(DMADT_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a1515e1f5aa4420f412f413a119996c25">DMA_TRANSFER_BURSTBLOCK</a>&#160;&#160;&#160;(DMADT_2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a567c81960b1fe4bcb13249f015fe154f">DMA_TRANSFER_REPEATED_SINGLE</a>&#160;&#160;&#160;(DMADT_4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a1006bafc96204138898dabca7a700471">DMA_TRANSFER_REPEATED_BLOCK</a>&#160;&#160;&#160;(DMADT_5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a27c01c18846fa3906d4db307fb0e846b">DMA_TRANSFER_REPEATED_BURSTBLOCK</a>&#160;&#160;&#160;(DMADT_6)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ab08b5ea9ce62b38b45fa6e818885da36">DMA_TRIGGERSOURCE_0</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a1a37d74c29638106fbac848e175988a3">DMA_TRIGGERSOURCE_1</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a95b895102bd24dacef814c166f179cee">DMA_TRIGGERSOURCE_2</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ae368e8b1650876ac06915d2ed6131b2b">DMA_TRIGGERSOURCE_3</a>&#160;&#160;&#160;(0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a2a7d474c00e7e2376fc2886518719e69">DMA_TRIGGERSOURCE_4</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a3d329f7296e2ee4768635de82cd4e0a5">DMA_TRIGGERSOURCE_5</a>&#160;&#160;&#160;(0x05)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aab2c8573ab3119218728457152c027af">DMA_TRIGGERSOURCE_6</a>&#160;&#160;&#160;(0x06)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ac3445c1d2bd28d7f72fef72695355e31">DMA_TRIGGERSOURCE_7</a>&#160;&#160;&#160;(0x07)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a73f5d5fba631cb784da0ccbfb0f66768">DMA_TRIGGERSOURCE_8</a>&#160;&#160;&#160;(0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a4d34f79f451a2897a231b1d4eaf2e7db">DMA_TRIGGERSOURCE_9</a>&#160;&#160;&#160;(0x09)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#adfb8acf3682ab64de28c8875168c07b8">DMA_TRIGGERSOURCE_10</a>&#160;&#160;&#160;(0x0A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ae22a6d160e36901672181bc2476d8267">DMA_TRIGGERSOURCE_11</a>&#160;&#160;&#160;(0x0B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a3ffcb421cdf0bafc4fd9cb965a558f17">DMA_TRIGGERSOURCE_12</a>&#160;&#160;&#160;(0x0C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a0e25acebf9819575b95a0949843d9038">DMA_TRIGGERSOURCE_13</a>&#160;&#160;&#160;(0x0D)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a42a524646e3a64a8205f55ace96c9938">DMA_TRIGGERSOURCE_14</a>&#160;&#160;&#160;(0x0E)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a121adda9427573b2473354098323f6c6">DMA_TRIGGERSOURCE_15</a>&#160;&#160;&#160;(0x0F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a15184039c0c9e9d3dbc6866234756225">DMA_TRIGGERSOURCE_16</a>&#160;&#160;&#160;(0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ae1738c2a93053d6e94031b299a27cb1b">DMA_TRIGGERSOURCE_17</a>&#160;&#160;&#160;(0x11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a1b651d955d13e4a06382f97070a9ec34">DMA_TRIGGERSOURCE_18</a>&#160;&#160;&#160;(0x12)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#acb15cce6fea0616f634b852f3e4867c3">DMA_TRIGGERSOURCE_19</a>&#160;&#160;&#160;(0x13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a561859319dc32055589027f0ac9f2684">DMA_TRIGGERSOURCE_20</a>&#160;&#160;&#160;(0x14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a239d97c3d9d075503784aefcdc447159">DMA_TRIGGERSOURCE_21</a>&#160;&#160;&#160;(0x15)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a0b7661d3da4d997008e0aaf15ef977f1">DMA_TRIGGERSOURCE_22</a>&#160;&#160;&#160;(0x16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a5697128e84c9ac7d0a6407cde4095379">DMA_TRIGGERSOURCE_23</a>&#160;&#160;&#160;(0x17)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#af7b8720b3e3ea3d8ef5a8ba0ddba5743">DMA_TRIGGERSOURCE_24</a>&#160;&#160;&#160;(0x18)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#abd6c4bf4bd91354aeadf67225acad961">DMA_TRIGGERSOURCE_25</a>&#160;&#160;&#160;(0x19)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ad09b7a9a75da1385a759e51aa690f398">DMA_TRIGGERSOURCE_26</a>&#160;&#160;&#160;(0x1A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aefa5129ba4f784ed6e4efab57cbb2eb0">DMA_TRIGGERSOURCE_27</a>&#160;&#160;&#160;(0x1B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aa83ed164c950d5145b505a51aeb5eec4">DMA_TRIGGERSOURCE_28</a>&#160;&#160;&#160;(0x1C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a0d166300e650d869da89464693740183">DMA_TRIGGERSOURCE_29</a>&#160;&#160;&#160;(0x1D)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a6f90621af26622bdb020e50c84ec4092">DMA_TRIGGERSOURCE_30</a>&#160;&#160;&#160;(0x1E)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#adbb05e36e07b7c88cd036894000e37c1">DMA_TRIGGERSOURCE_31</a>&#160;&#160;&#160;(0x1F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#acaa672d3897524c7ce6cdf02b94557b9">DMA_DIRECTION_UNCHANGED</a>&#160;&#160;&#160;(DMASRCINCR_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aef6543b2c624f8d94967289867d858ca">DMA_DIRECTION_DECREMENT</a>&#160;&#160;&#160;(DMASRCINCR_2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a812ee709850f05e5e63cf95f93f68ad3">DMA_DIRECTION_INCREMENT</a>&#160;&#160;&#160;(DMASRCINCR_3)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a77510e06555d43b54cdadcbeaa378fa3">DMA_SIZE_SRCWORD_DSTWORD</a>&#160;&#160;&#160;( !(DMASRCBYTE + DMADSTBYTE) )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ad9aaf2b8c039c9c24840e06b6507acde">DMA_SIZE_SRCBYTE_DSTWORD</a>&#160;&#160;&#160;(DMASRCBYTE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a4365896256a420bf0d2d7f150e351c1a">DMA_SIZE_SRCWORD_DSTBYTE</a>&#160;&#160;&#160;(DMADSTBYTE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a064bddef9777a587cb855e211e4e2af9">DMA_SIZE_SRCBYTE_DSTBYTE</a>&#160;&#160;&#160;(DMASRCBYTE + DMADSTBYTE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a316ece3f942d95f9e07112a0379b6685">DMA_TRIGGER_RISINGEDGE</a>&#160;&#160;&#160;( !(DMALEVEL) )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a490060ba87dfc5612277ce1f1e863003">DMA_TRIGGER_HIGH</a>&#160;&#160;&#160;(DMALEVEL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a37f0a8aa7d18f5bab0ab9b2834920418">DMA_INT_INACTIVE</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a6b46c0ce64d5ce9e8c452cd8b4bffe6b">DMA_INT_ACTIVE</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ab1911058378bc5a9a972f92efca6d87e">DMA_NOTABORTED</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#af07b8fe935d8d09d272638ae10a28f03">DMA_ABORTED</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a7072af88a690ca12009ad2df6d670873">DMA_init</a> (unsigned int baseAddress, unsigned char channelSelect, unsigned int transferModeSelect, unsigned int transferSize, unsigned char triggerSourceSelect, unsigned char transferUnitSelect, unsigned char triggerTypeSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aadcc553649072b5c3f9ea460b0581d52">DMA_setTransferSize</a> (unsigned int baseAddress, unsigned char channelSelect, unsigned int transferSize)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a4119a10637de150c15a21d7b4d868bb1">DMA_setSrcAddress</a> (unsigned int baseAddress, unsigned char channelSelect, unsigned long srcAddress, unsigned int directionSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a981e3f06a497cb0bd36f277c535bd0a6">DMA_setDstAddress</a> (unsigned int baseAddress, unsigned char channelSelect, unsigned long dstAddress, unsigned int directionSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a87668b8d3d2b485faf31b6568d381e37">DMA_enableTransfers</a> (unsigned int baseAddress, unsigned char channelSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aa4df691e60993c38b3b81d778dafc268">DMA_disableTransfers</a> (unsigned int baseAddress, unsigned char channelSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a04b8eb11cb7517e9cc009b4ed7e3da8b">DMA_startTransfer</a> (unsigned int baseAddress, unsigned char channelSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a4a78e9743bf49337eacde1840b37a44e">DMA_enableInterrupt</a> (unsigned int baseAddress, unsigned char channelSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aa1d9575e80c14f877087e1829096c67f">DMA_disableInterrupt</a> (unsigned int baseAddress, unsigned char channelSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a80a8d188668c4c85445082da3e354631">DMA_getInterruptStatus</a> (unsigned int baseAddress, unsigned char channelSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a1ddfb27e455e2a5ccfdaa3541948f424">DMA_clearInterrupt</a> (unsigned int baseAddress, unsigned char channelSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a63b4eb5e55fb9e15b9139a8a0b420a8a">DMA_NMIAbortStatus</a> (unsigned int baseAddress, unsigned char channelSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a5938d4c55a642ad6ee97f4533326910a">DMA_clearNMIAbort</a> (unsigned int baseAddress, unsigned char channelSelect)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a1325c9e2513053b7df8f4d68b54c68a4">DMA_disableTransferDuringReadModifyWrite</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a7c47a5d167f20da46dd8eafa82be7c7d">DMA_enableTransferDuringReadModifyWrite</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#af220a28a06fa526c0a342dd01c1e50cb">DMA_enableRoundRobinPriority</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ae536ccdedfab0f80fd69dfd2616f24b1">DMA_disableRoundRobinPriority</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a24403bd2953edfdf74153317e25bdbd1">DMA_enableNMIAbort</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a25f626bdcce05f4cee7448dec3d79b98">DMA_disableNMIAbort</a> (unsigned int baseAddress)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a715e1654b0f9da95f648405cf72c4a35"></a><!-- doxytag: member="dma.h::__MSP430_HAS_DMAX_3__" ref="a715e1654b0f9da95f648405cf72c4a35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_DMAX_3__</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a78f0d0db99704e374a701fadfbba5883"></a><!-- doxytag: member="dma.h::__MSP430_HAS_DMAX_6__" ref="a78f0d0db99704e374a701fadfbba5883" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_DMAX_6__</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abd7de138931e93a90fc6c4eab5916bbe"></a><!-- doxytag: member="dma.h::DMA_CHANNEL_0" ref="abd7de138931e93a90fc6c4eab5916bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNEL_0&#160;&#160;&#160;(0x00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a283364370e9876af6406b9fa70e2944f"></a><!-- doxytag: member="dma.h::DMA_CHANNEL_1" ref="a283364370e9876af6406b9fa70e2944f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNEL_1&#160;&#160;&#160;(0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9688f3e78cbc2109d214b7ca049e22df"></a><!-- doxytag: member="dma.h::DMA_CHANNEL_2" ref="a9688f3e78cbc2109d214b7ca049e22df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNEL_2&#160;&#160;&#160;(0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac689673fec4d72ede49a0d657e3a7e70"></a><!-- doxytag: member="dma.h::DMA_CHANNEL_3" ref="ac689673fec4d72ede49a0d657e3a7e70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNEL_3&#160;&#160;&#160;(0x30)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a51b51f5b39e23b28ad99520ad5be596f"></a><!-- doxytag: member="dma.h::DMA_CHANNEL_4" ref="a51b51f5b39e23b28ad99520ad5be596f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNEL_4&#160;&#160;&#160;(0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afbaa82f3cff89858e50363c04ed0cca0"></a><!-- doxytag: member="dma.h::DMA_CHANNEL_5" ref="afbaa82f3cff89858e50363c04ed0cca0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNEL_5&#160;&#160;&#160;(0x50)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad23679661d8da3bc1aaacc62f99821f7"></a><!-- doxytag: member="dma.h::DMA_CHANNEL_6" ref="ad23679661d8da3bc1aaacc62f99821f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNEL_6&#160;&#160;&#160;(0x60)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a77ff4e8675a3991feb20e385242f34ab"></a><!-- doxytag: member="dma.h::DMA_CHANNEL_7" ref="a77ff4e8675a3991feb20e385242f34ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNEL_7&#160;&#160;&#160;(0x70)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a1ddfb27e455e2a5ccfdaa3541948f424">DMA_clearInterrupt()</a>, <a class="el" href="dma_8h.html#a5938d4c55a642ad6ee97f4533326910a">DMA_clearNMIAbort()</a>, <a class="el" href="dma_8h.html#aa1d9575e80c14f877087e1829096c67f">DMA_disableInterrupt()</a>, <a class="el" href="dma_8h.html#aa4df691e60993c38b3b81d778dafc268">DMA_disableTransfers()</a>, <a class="el" href="dma_8h.html#a4a78e9743bf49337eacde1840b37a44e">DMA_enableInterrupt()</a>, <a class="el" href="dma_8h.html#a87668b8d3d2b485faf31b6568d381e37">DMA_enableTransfers()</a>, <a class="el" href="dma_8h.html#a80a8d188668c4c85445082da3e354631">DMA_getInterruptStatus()</a>, <a class="el" href="dma_8h.html#a7072af88a690ca12009ad2df6d670873">DMA_init()</a>, <a class="el" href="dma_8h.html#a63b4eb5e55fb9e15b9139a8a0b420a8a">DMA_NMIAbortStatus()</a>, <a class="el" href="dma_8h.html#a981e3f06a497cb0bd36f277c535bd0a6">DMA_setDstAddress()</a>, <a class="el" href="dma_8h.html#a4119a10637de150c15a21d7b4d868bb1">DMA_setSrcAddress()</a>, and <a class="el" href="dma_8h.html#a04b8eb11cb7517e9cc009b4ed7e3da8b">DMA_startTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="a46c2a234e5f32110f6e01bf2a627b79d"></a><!-- doxytag: member="dma.h::DMA_TRANSFER_SINGLE" ref="a46c2a234e5f32110f6e01bf2a627b79d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRANSFER_SINGLE&#160;&#160;&#160;(DMADT_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa74519826ffa18f9b8064b83bef55063"></a><!-- doxytag: member="dma.h::DMA_TRANSFER_BLOCK" ref="aa74519826ffa18f9b8064b83bef55063" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRANSFER_BLOCK&#160;&#160;&#160;(DMADT_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1515e1f5aa4420f412f413a119996c25"></a><!-- doxytag: member="dma.h::DMA_TRANSFER_BURSTBLOCK" ref="a1515e1f5aa4420f412f413a119996c25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRANSFER_BURSTBLOCK&#160;&#160;&#160;(DMADT_2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a567c81960b1fe4bcb13249f015fe154f"></a><!-- doxytag: member="dma.h::DMA_TRANSFER_REPEATED_SINGLE" ref="a567c81960b1fe4bcb13249f015fe154f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRANSFER_REPEATED_SINGLE&#160;&#160;&#160;(DMADT_4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1006bafc96204138898dabca7a700471"></a><!-- doxytag: member="dma.h::DMA_TRANSFER_REPEATED_BLOCK" ref="a1006bafc96204138898dabca7a700471" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRANSFER_REPEATED_BLOCK&#160;&#160;&#160;(DMADT_5)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a27c01c18846fa3906d4db307fb0e846b"></a><!-- doxytag: member="dma.h::DMA_TRANSFER_REPEATED_BURSTBLOCK" ref="a27c01c18846fa3906d4db307fb0e846b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRANSFER_REPEATED_BURSTBLOCK&#160;&#160;&#160;(DMADT_6)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a7072af88a690ca12009ad2df6d670873">DMA_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ab08b5ea9ce62b38b45fa6e818885da36"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_0" ref="ab08b5ea9ce62b38b45fa6e818885da36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_0&#160;&#160;&#160;(0x00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a37d74c29638106fbac848e175988a3"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_1" ref="a1a37d74c29638106fbac848e175988a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_1&#160;&#160;&#160;(0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a95b895102bd24dacef814c166f179cee"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_2" ref="a95b895102bd24dacef814c166f179cee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_2&#160;&#160;&#160;(0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae368e8b1650876ac06915d2ed6131b2b"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_3" ref="ae368e8b1650876ac06915d2ed6131b2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_3&#160;&#160;&#160;(0x03)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a7d474c00e7e2376fc2886518719e69"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_4" ref="a2a7d474c00e7e2376fc2886518719e69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_4&#160;&#160;&#160;(0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d329f7296e2ee4768635de82cd4e0a5"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_5" ref="a3d329f7296e2ee4768635de82cd4e0a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_5&#160;&#160;&#160;(0x05)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aab2c8573ab3119218728457152c027af"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_6" ref="aab2c8573ab3119218728457152c027af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_6&#160;&#160;&#160;(0x06)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3445c1d2bd28d7f72fef72695355e31"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_7" ref="ac3445c1d2bd28d7f72fef72695355e31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_7&#160;&#160;&#160;(0x07)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a73f5d5fba631cb784da0ccbfb0f66768"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_8" ref="a73f5d5fba631cb784da0ccbfb0f66768" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_8&#160;&#160;&#160;(0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d34f79f451a2897a231b1d4eaf2e7db"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_9" ref="a4d34f79f451a2897a231b1d4eaf2e7db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_9&#160;&#160;&#160;(0x09)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adfb8acf3682ab64de28c8875168c07b8"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_10" ref="adfb8acf3682ab64de28c8875168c07b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_10&#160;&#160;&#160;(0x0A)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae22a6d160e36901672181bc2476d8267"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_11" ref="ae22a6d160e36901672181bc2476d8267" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_11&#160;&#160;&#160;(0x0B)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ffcb421cdf0bafc4fd9cb965a558f17"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_12" ref="a3ffcb421cdf0bafc4fd9cb965a558f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_12&#160;&#160;&#160;(0x0C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e25acebf9819575b95a0949843d9038"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_13" ref="a0e25acebf9819575b95a0949843d9038" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_13&#160;&#160;&#160;(0x0D)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a42a524646e3a64a8205f55ace96c9938"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_14" ref="a42a524646e3a64a8205f55ace96c9938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_14&#160;&#160;&#160;(0x0E)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a121adda9427573b2473354098323f6c6"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_15" ref="a121adda9427573b2473354098323f6c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_15&#160;&#160;&#160;(0x0F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a15184039c0c9e9d3dbc6866234756225"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_16" ref="a15184039c0c9e9d3dbc6866234756225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_16&#160;&#160;&#160;(0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1738c2a93053d6e94031b299a27cb1b"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_17" ref="ae1738c2a93053d6e94031b299a27cb1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_17&#160;&#160;&#160;(0x11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b651d955d13e4a06382f97070a9ec34"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_18" ref="a1b651d955d13e4a06382f97070a9ec34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_18&#160;&#160;&#160;(0x12)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acb15cce6fea0616f634b852f3e4867c3"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_19" ref="acb15cce6fea0616f634b852f3e4867c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_19&#160;&#160;&#160;(0x13)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a561859319dc32055589027f0ac9f2684"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_20" ref="a561859319dc32055589027f0ac9f2684" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_20&#160;&#160;&#160;(0x14)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a239d97c3d9d075503784aefcdc447159"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_21" ref="a239d97c3d9d075503784aefcdc447159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_21&#160;&#160;&#160;(0x15)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b7661d3da4d997008e0aaf15ef977f1"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_22" ref="a0b7661d3da4d997008e0aaf15ef977f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_22&#160;&#160;&#160;(0x16)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5697128e84c9ac7d0a6407cde4095379"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_23" ref="a5697128e84c9ac7d0a6407cde4095379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_23&#160;&#160;&#160;(0x17)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af7b8720b3e3ea3d8ef5a8ba0ddba5743"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_24" ref="af7b8720b3e3ea3d8ef5a8ba0ddba5743" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_24&#160;&#160;&#160;(0x18)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abd6c4bf4bd91354aeadf67225acad961"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_25" ref="abd6c4bf4bd91354aeadf67225acad961" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_25&#160;&#160;&#160;(0x19)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad09b7a9a75da1385a759e51aa690f398"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_26" ref="ad09b7a9a75da1385a759e51aa690f398" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_26&#160;&#160;&#160;(0x1A)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aefa5129ba4f784ed6e4efab57cbb2eb0"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_27" ref="aefa5129ba4f784ed6e4efab57cbb2eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_27&#160;&#160;&#160;(0x1B)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa83ed164c950d5145b505a51aeb5eec4"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_28" ref="aa83ed164c950d5145b505a51aeb5eec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_28&#160;&#160;&#160;(0x1C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d166300e650d869da89464693740183"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_29" ref="a0d166300e650d869da89464693740183" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_29&#160;&#160;&#160;(0x1D)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f90621af26622bdb020e50c84ec4092"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_30" ref="a6f90621af26622bdb020e50c84ec4092" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_30&#160;&#160;&#160;(0x1E)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adbb05e36e07b7c88cd036894000e37c1"></a><!-- doxytag: member="dma.h::DMA_TRIGGERSOURCE_31" ref="adbb05e36e07b7c88cd036894000e37c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGERSOURCE_31&#160;&#160;&#160;(0x1F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a7072af88a690ca12009ad2df6d670873">DMA_init()</a>.</p>

</div>
</div>
<a class="anchor" id="acaa672d3897524c7ce6cdf02b94557b9"></a><!-- doxytag: member="dma.h::DMA_DIRECTION_UNCHANGED" ref="acaa672d3897524c7ce6cdf02b94557b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DIRECTION_UNCHANGED&#160;&#160;&#160;(DMASRCINCR_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aef6543b2c624f8d94967289867d858ca"></a><!-- doxytag: member="dma.h::DMA_DIRECTION_DECREMENT" ref="aef6543b2c624f8d94967289867d858ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DIRECTION_DECREMENT&#160;&#160;&#160;(DMASRCINCR_2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a812ee709850f05e5e63cf95f93f68ad3"></a><!-- doxytag: member="dma.h::DMA_DIRECTION_INCREMENT" ref="a812ee709850f05e5e63cf95f93f68ad3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DIRECTION_INCREMENT&#160;&#160;&#160;(DMASRCINCR_3)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a981e3f06a497cb0bd36f277c535bd0a6">DMA_setDstAddress()</a>, and <a class="el" href="dma_8h.html#a4119a10637de150c15a21d7b4d868bb1">DMA_setSrcAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a77510e06555d43b54cdadcbeaa378fa3"></a><!-- doxytag: member="dma.h::DMA_SIZE_SRCWORD_DSTWORD" ref="a77510e06555d43b54cdadcbeaa378fa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SIZE_SRCWORD_DSTWORD&#160;&#160;&#160;( !(DMASRCBYTE + DMADSTBYTE) )</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9aaf2b8c039c9c24840e06b6507acde"></a><!-- doxytag: member="dma.h::DMA_SIZE_SRCBYTE_DSTWORD" ref="ad9aaf2b8c039c9c24840e06b6507acde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SIZE_SRCBYTE_DSTWORD&#160;&#160;&#160;(DMASRCBYTE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4365896256a420bf0d2d7f150e351c1a"></a><!-- doxytag: member="dma.h::DMA_SIZE_SRCWORD_DSTBYTE" ref="a4365896256a420bf0d2d7f150e351c1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SIZE_SRCWORD_DSTBYTE&#160;&#160;&#160;(DMADSTBYTE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a064bddef9777a587cb855e211e4e2af9"></a><!-- doxytag: member="dma.h::DMA_SIZE_SRCBYTE_DSTBYTE" ref="a064bddef9777a587cb855e211e4e2af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SIZE_SRCBYTE_DSTBYTE&#160;&#160;&#160;(DMASRCBYTE + DMADSTBYTE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a7072af88a690ca12009ad2df6d670873">DMA_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a316ece3f942d95f9e07112a0379b6685"></a><!-- doxytag: member="dma.h::DMA_TRIGGER_RISINGEDGE" ref="a316ece3f942d95f9e07112a0379b6685" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGER_RISINGEDGE&#160;&#160;&#160;( !(DMALEVEL) )</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a490060ba87dfc5612277ce1f1e863003"></a><!-- doxytag: member="dma.h::DMA_TRIGGER_HIGH" ref="a490060ba87dfc5612277ce1f1e863003" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGER_HIGH&#160;&#160;&#160;(DMALEVEL)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a7072af88a690ca12009ad2df6d670873">DMA_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a37f0a8aa7d18f5bab0ab9b2834920418"></a><!-- doxytag: member="dma.h::DMA_INT_INACTIVE" ref="a37f0a8aa7d18f5bab0ab9b2834920418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INACTIVE&#160;&#160;&#160;(0x0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a80a8d188668c4c85445082da3e354631">DMA_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b46c0ce64d5ce9e8c452cd8b4bffe6b"></a><!-- doxytag: member="dma.h::DMA_INT_ACTIVE" ref="a6b46c0ce64d5ce9e8c452cd8b4bffe6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_ACTIVE&#160;&#160;&#160;(0x1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a80a8d188668c4c85445082da3e354631">DMA_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1911058378bc5a9a972f92efca6d87e"></a><!-- doxytag: member="dma.h::DMA_NOTABORTED" ref="ab1911058378bc5a9a972f92efca6d87e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NOTABORTED&#160;&#160;&#160;(0x0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a63b4eb5e55fb9e15b9139a8a0b420a8a">DMA_NMIAbortStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="af07b8fe935d8d09d272638ae10a28f03"></a><!-- doxytag: member="dma.h::DMA_ABORTED" ref="af07b8fe935d8d09d272638ae10a28f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ABORTED&#160;&#160;&#160;(0x1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="dma_8h.html#a63b4eb5e55fb9e15b9139a8a0b420a8a">DMA_NMIAbortStatus()</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a7072af88a690ca12009ad2df6d670873"></a><!-- doxytag: member="dma.h::DMA_init" ref="a7072af88a690ca12009ad2df6d670873" args="(unsigned int baseAddress, unsigned char channelSelect, unsigned int transferModeSelect, unsigned int transferSize, unsigned char triggerSourceSelect, unsigned char transferUnitSelect, unsigned char triggerTypeSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short DMA_init </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>transferModeSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>transferSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>triggerSourceSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>transferUnitSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>triggerTypeSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes the specified DMA channel.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to initialize. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
    <tr><td class="paramname">transferModeSelect</td><td>is the transfer mode of the selected channel. Valid values are <b>DMA_TRANSFER_SINGLE</b> - Single transfer, transfers disabled after transferAmount of transfers. [Default] <b>DMA_TRANSFER_BLOCK</b> - Multiple transfers of transferAmount, transfers disabled once finished. <b>DMA_TRANSFER_BURSTBLOCK</b> - Multiple transfers of transferAmount interleaved with CPU activity, transfers disabled once finished. <b>DMA_TRANSFER_REPEATED_SINGLE</b> - Repeated single transfer by trigger. <b>DMA_TRANSFER_REPEATED_BLOCK</b> - Multiple transfers of transferAmount by trigger. <b>DMA_TRANSFER_REPEATED_BURSTBLOCK</b> - Multiple transfers of transferAmount by trigger interleaved with CPU activity. Modified bits are <b>DMADT</b> of <b>DMAxCTL</b> register. </td></tr>
    <tr><td class="paramname">transferSize</td><td>is the amount of transfers to complete in a block transfer mode, as well as how many transfers to complete before the interrupt flag is set. Valid value is between 1-65535, if 0, no transfers will occur. Modified bits are <b>DMAxSZ</b> of <b>DMAzSZ</b> register. </td></tr>
    <tr><td class="paramname">triggerSourceSelect</td><td>is the source that will trigger the start of each transfer, note that the sources are device specific. Valid values are <b>DMA_TRIGGERSOURCE_0</b> [Default] <b>DMA_TRIGGERSOURCE_1</b> <b>DMA_TRIGGERSOURCE_2</b> <b>DMA_TRIGGERSOURCE_3</b> <b>DMA_TRIGGERSOURCE_4</b> <b>DMA_TRIGGERSOURCE_5</b> <b>DMA_TRIGGERSOURCE_6</b> <b>DMA_TRIGGERSOURCE_7</b> <b>DMA_TRIGGERSOURCE_8</b> <b>DMA_TRIGGERSOURCE_9</b> <b>DMA_TRIGGERSOURCE_10</b> <b>DMA_TRIGGERSOURCE_11</b> <b>DMA_TRIGGERSOURCE_12</b> <b>DMA_TRIGGERSOURCE_13</b> <b>DMA_TRIGGERSOURCE_14</b> <b>DMA_TRIGGERSOURCE_15</b> <b>DMA_TRIGGERSOURCE_16</b> <b>DMA_TRIGGERSOURCE_17</b> <b>DMA_TRIGGERSOURCE_18</b> <b>DMA_TRIGGERSOURCE_19</b> <b>DMA_TRIGGERSOURCE_20</b> <b>DMA_TRIGGERSOURCE_21</b> <b>DMA_TRIGGERSOURCE_22</b> <b>DMA_TRIGGERSOURCE_23</b> <b>DMA_TRIGGERSOURCE_24</b> <b>DMA_TRIGGERSOURCE_25</b> <b>DMA_TRIGGERSOURCE_26</b> <b>DMA_TRIGGERSOURCE_27</b> <b>DMA_TRIGGERSOURCE_28</b> <b>DMA_TRIGGERSOURCE_29</b> <b>DMA_TRIGGERSOURCE_30</b> <b>DMA_TRIGGERSOURCE_31</b> This parameter is device specific and trigger sources should be found in device's datasheet. Modified bits are <b>DMAxTSEL</b> of <b>DMACTLx</b> register. </td></tr>
    <tr><td class="paramname">transferUnitSelect</td><td>is the specified size of transfers. Valid values are <b>DMA_UNIT_SRCWORD_DSTWORD</b> [Default] <b>DMA_UNIT_SRCBYTE_DSTWORD</b> <b>DMA_UNIT_SRCWORD_DSTBYTE</b> <b>DMA_UNIT_SRCBYTE_DSTBYTE</b> Modified bits are <b>DMADSTBYTE</b> and <b>DMASRCBYTE</b> of <b>DMAxCTL</b> register. </td></tr>
    <tr><td class="paramname">triggerTypeSelect</td><td>is the type of trigger that the trigger signal needs to be to start a transfer. Valid values are <b>DMA_TRIGGER_RISINGEDGE</b> [Default] <b>DMA_TRIGGER_HIGH</b> - A trigger would be a high signal from the trigger source, to be held high through the length of the transfer(s). Modified bits are <b>DMALEVEL</b> of <b>DMAxCTL</b> register.</td></tr>
  </table>
  </dd>
</dl>
<p>This function initializes the specified DMA channel. Upon successful completion of initializtion of the selected channel the control registers will be cleared and the given variables will be set. Please note, if tranfers have been enabled with the enableTransfers() function, then a call to disableTransfers() is necessary before re-initialization. Also note, that the trigger sources are device dependent and can be found in the device family data sheet. The amount of DMA channels available are also device specific.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>STATUS_SUCCESS or STATUS_FAILURE of the initialization process. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, <a class="el" href="dma_8h.html#a064bddef9777a587cb855e211e4e2af9">DMA_SIZE_SRCBYTE_DSTBYTE</a>, <a class="el" href="dma_8h.html#a27c01c18846fa3906d4db307fb0e846b">DMA_TRANSFER_REPEATED_BURSTBLOCK</a>, <a class="el" href="dma_8h.html#a490060ba87dfc5612277ce1f1e863003">DMA_TRIGGER_HIGH</a>, <a class="el" href="dma_8h.html#adbb05e36e07b7c88cd036894000e37c1">DMA_TRIGGERSOURCE_31</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, and <a class="el" href="hw__memmap_8h.html#ae56fdb340b23940f7a64ed2e37c1774a">STATUS_SUCCESS</a>.</p>

</div>
</div>
<a class="anchor" id="aadcc553649072b5c3f9ea460b0581d52"></a><!-- doxytag: member="dma.h::DMA_setTransferSize" ref="aadcc553649072b5c3f9ea460b0581d52" args="(unsigned int baseAddress, unsigned char channelSelect, unsigned int transferSize)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_setTransferSize </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>transferSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets the specified amount of transfers for the selected DMA channel.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to set source address direction for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
    <tr><td class="paramname">transferSize</td><td>is the amount of transfers to complete in a block transfer mode, as well as how many transfers to complete before the interrupt flag is set. Valid value is between 1-65535, if 0, no transfers will occur. Modified bits are <b>DMAxSZ</b> of <b>DMAxSZ</b> register.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the specified amount of transfers for the selected DMA channel without having to reinitialize the DMA channel.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a4119a10637de150c15a21d7b4d868bb1"></a><!-- doxytag: member="dma.h::DMA_setSrcAddress" ref="a4119a10637de150c15a21d7b4d868bb1" args="(unsigned int baseAddress, unsigned char channelSelect, unsigned long srcAddress, unsigned int directionSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_setSrcAddress </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>srcAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>directionSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets source address and the direction that the source address will move after a transfer.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to set source address direction for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
    <tr><td class="paramname">srcAddress</td><td>is the address of where the data will be transfered from. Modified bits are <b>DMAxSA</b> of <b>DMAxSA</b> register. </td></tr>
    <tr><td class="paramname">directionSelect</td><td>is the specified direction of the source address after a transfer. Valid values are <b>DMA_DIRECTION_UNCHANGED</b> <b>DMA_DIRECTION_DECREMENT</b> <b>DMA_DIRECTION_INCREMENT</b> Modified bits are <b>DMASRCINCR</b> of <b>DMAxCTL</b> register.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the source address and the direction that the source address will move after a transfer is complete. It may be incremented, decremented, or unchanged.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, <a class="el" href="dma_8h.html#a812ee709850f05e5e63cf95f93f68ad3">DMA_DIRECTION_INCREMENT</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a981e3f06a497cb0bd36f277c535bd0a6"></a><!-- doxytag: member="dma.h::DMA_setDstAddress" ref="a981e3f06a497cb0bd36f277c535bd0a6" args="(unsigned int baseAddress, unsigned char channelSelect, unsigned long dstAddress, unsigned int directionSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_setDstAddress </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>dstAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>directionSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets the destination address and the direction that the destination address will move after a transfer.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to set the destination address direction for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
    <tr><td class="paramname">dstAddress</td><td>is the address of where the data will be transfered to. Modified bits are <b>DMAxDA</b> of <b>DMAxDA</b> register. </td></tr>
    <tr><td class="paramname">directionSelect</td><td>is the specified direction of the destination address after a transfer. Valid values are <b>DMA_DIRECTION_UNCHANGED</b> <b>DMA_DIRECTION_DECREMENT</b> <b>DMA_DIRECTION_INCREMENT</b> Modified bits are <b>DMADSTINCR</b> of <b>DMAxCTL</b> register.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the destination address and the direction that the destination address will move after a transfer is complete. It may be incremented, decremented, or unchanged.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, <a class="el" href="dma_8h.html#a812ee709850f05e5e63cf95f93f68ad3">DMA_DIRECTION_INCREMENT</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a87668b8d3d2b485faf31b6568d381e37"></a><!-- doxytag: member="dma.h::DMA_enableTransfers" ref="a87668b8d3d2b485faf31b6568d381e37" args="(unsigned int baseAddress, unsigned char channelSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_enableTransfers </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables transfers to be triggered.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to enable transfer for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
  </table>
  </dd>
</dl>
<p>This function enables transfers upon appropriate trigger of the selected trigger source for the selected channel.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="aa4df691e60993c38b3b81d778dafc268"></a><!-- doxytag: member="dma.h::DMA_disableTransfers" ref="aa4df691e60993c38b3b81d778dafc268" args="(unsigned int baseAddress, unsigned char channelSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_disableTransfers </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables transfers from being triggered.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to disable transfers for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
  </table>
  </dd>
</dl>
<p>This function disables transfer from being triggered for the selected channel. This function should be called before any re-initialization of the selected DMA channel.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a04b8eb11cb7517e9cc009b4ed7e3da8b"></a><!-- doxytag: member="dma.h::DMA_startTransfer" ref="a04b8eb11cb7517e9cc009b4ed7e3da8b" args="(unsigned int baseAddress, unsigned char channelSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_startTransfer </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Starts a transfer if using the default trigger source selected in initialization.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to start transfers for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Thgis functions triggers a transfer of data from source to destination if the trigger source chosen from initialization is the DMA_TRIGGERSOURCE_0. Please note, this function needs to be called for each (repeated-)single tranfser, and when transferAmount of transfers have been complete in (repeated-)block transfers.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a4a78e9743bf49337eacde1840b37a44e"></a><!-- doxytag: member="dma.h::DMA_enableInterrupt" ref="a4a78e9743bf49337eacde1840b37a44e" args="(unsigned int baseAddress, unsigned char channelSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_enableInterrupt </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables the DMA interrupt for the selected channel.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to enable the interrupt for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Enables the DMA interrupt source. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="aa1d9575e80c14f877087e1829096c67f"></a><!-- doxytag: member="dma.h::DMA_disableInterrupt" ref="aa1d9575e80c14f877087e1829096c67f" args="(unsigned int baseAddress, unsigned char channelSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_disableInterrupt </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables the DMA interrupt for the selected channel.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to disable the interrupt for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Disables the DMA interrupt source. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a80a8d188668c4c85445082da3e354631"></a><!-- doxytag: member="dma.h::DMA_getInterruptStatus" ref="a80a8d188668c4c85445082da3e354631" args="(unsigned int baseAddress, unsigned char channelSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short DMA_getInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns the status of the interrupt flag for the selected channel.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to return the interrupt flag status from. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Returns the status of the interrupt flag for the selected channel.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The current interrupt flag status for the selected DMA channel, DMA_INT_ACTIVE if the interrupt flag is asserted, DMA_INT_INACTIVE otherwise. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, <a class="el" href="dma_8h.html#a6b46c0ce64d5ce9e8c452cd8b4bffe6b">DMA_INT_ACTIVE</a>, <a class="el" href="dma_8h.html#a37f0a8aa7d18f5bab0ab9b2834920418">DMA_INT_INACTIVE</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a1ddfb27e455e2a5ccfdaa3541948f424"></a><!-- doxytag: member="dma.h::DMA_clearInterrupt" ref="a1ddfb27e455e2a5ccfdaa3541948f424" args="(unsigned int baseAddress, unsigned char channelSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_clearInterrupt </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clears the interrupt flag for the selected channel.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to clear the interrupt flag for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the DMA interrupt flag is cleared, so that it no longer asserts.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a63b4eb5e55fb9e15b9139a8a0b420a8a"></a><!-- doxytag: member="dma.h::DMA_NMIAbortStatus" ref="a63b4eb5e55fb9e15b9139a8a0b420a8a" args="(unsigned int baseAddress, unsigned char channelSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short DMA_NMIAbortStatus </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns the status of the NMIAbort for the selected channel.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to return the status of the NMI Abort flag for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
  </table>
  </dd>
</dl>
<p>This function returns the status of the NMI Abort flag for the selected channel. If this flag has been set, it is because a transfer on this channel was aborted due to a interrupt from an NMI.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The status of the NMI Abort flag, DMA_ABORTED if channel was aborted by an NMI, DMA_NOTABORTED if not. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#af07b8fe935d8d09d272638ae10a28f03">DMA_ABORTED</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, <a class="el" href="dma_8h.html#ab1911058378bc5a9a972f92efca6d87e">DMA_NOTABORTED</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a5938d4c55a642ad6ee97f4533326910a"></a><!-- doxytag: member="dma.h::DMA_clearNMIAbort" ref="a5938d4c55a642ad6ee97f4533326910a" args="(unsigned int baseAddress, unsigned char channelSelect)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_clearNMIAbort </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channelSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clears the status of the NMIAbort to proceed with transfers for the selected channel.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module. </td></tr>
    <tr><td class="paramname">channelSelect</td><td>is the specified channel to clear the NMI Abort flag for. Valid values are <b>DMA_CHANNEL_0</b> <b>DMA_CHANNEL_1</b> <b>DMA_CHANNEL_2</b> <b>DMA_CHANNEL_3</b> <b>DMA_CHANNEL_4</b> <b>DMA_CHANNEL_5</b> <b>DMA_CHANNEL_6</b> <b>DMA_CHANNEL_7</b> </td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the status of the NMI Abort flag for the selected channel to allow for transfers on the channel to continue.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="dma_8h.html#a77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a1325c9e2513053b7df8f4d68b54c68a4"></a><!-- doxytag: member="dma.h::DMA_disableTransferDuringReadModifyWrite" ref="a1325c9e2513053b7df8f4d68b54c68a4" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_disableTransferDuringReadModifyWrite </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables the DMA from stopping the CPU during a Read-Modify-Write Operation to start a transfer.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allows the CPU to finish any read-modify-write operations it may be in the middle of before transfers of and DMA channel stop the CPU.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a7c47a5d167f20da46dd8eafa82be7c7d"></a><!-- doxytag: member="dma.h::DMA_enableTransferDuringReadModifyWrite" ref="a7c47a5d167f20da46dd8eafa82be7c7d" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_enableTransferDuringReadModifyWrite </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables the DMA to stop the CPU during a Read-Modify-Write Operation to start a transfer.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allows the DMA to stop the CPU in the middle of a read-modify-write operation to transfer data. (default)</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="af220a28a06fa526c0a342dd01c1e50cb"></a><!-- doxytag: member="dma.h::DMA_enableRoundRobinPriority" ref="af220a28a06fa526c0a342dd01c1e50cb" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_enableRoundRobinPriority </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables Round Robin prioritzation.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables Round Robin Prioritization of DMA channels. In the case of Round Robin Prioritization, the last DMA channel to have transfered data then has the last priority, which comes into play when multiple DMA channels are ready to transfer at the same time.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="ae536ccdedfab0f80fd69dfd2616f24b1"></a><!-- doxytag: member="dma.h::DMA_disableRoundRobinPriority" ref="ae536ccdedfab0f80fd69dfd2616f24b1" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_disableRoundRobinPriority </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables Round Robin prioritzation.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables Round Robin Prioritization, enabling static prioritization of the DMA channels. In static prioritization, the DMA channels are prioritized with the lowest DMA channel index having the highest priority (i.e. DMA Channel 0 has the highest priority). (default)</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a24403bd2953edfdf74153317e25bdbd1"></a><!-- doxytag: member="dma.h::DMA_enableNMIAbort" ref="a24403bd2953edfdf74153317e25bdbd1" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_enableNMIAbort </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables a NMI to interrupt a DMA transfer.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allow NMI's to interrupting any DMA transfer currently in progress and stops any future transfers to begin before the NMI is done processing.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a25f626bdcce05f4cee7448dec3d79b98"></a><!-- doxytag: member="dma.h::DMA_disableNMIAbort" ref="a25f626bdcce05f4cee7448dec3d79b98" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_disableNMIAbort </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables any NMI from interrupting a DMA transfer.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the DMA module.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables NMI's from interrupting any DMA transfer currently in progress. (default)</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
</div>
<hr size="1" /><small>
Copyright  2011, Texas Instruments Incorporated</small>
</body>
</html>
