// Seed: 343302059
module module_0 (
    output uwire id_0
    , id_10,
    input  tri1  id_1
    , id_11,
    output wire  id_2,
    input  wire  id_3,
    input  tri0  id_4,
    input  wand  id_5,
    output tri0  id_6,
    input  tri0  id_7
    , id_12,
    input  tri1  id_8
);
  final begin
    id_6 = 1'b0;
  end
  wire id_13 = !id_8;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21 = id_19;
  always id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7
);
  tri0 id_9 = id_2;
  module_0(
      id_5, id_1, id_5, id_9, id_3, id_3, id_5, id_1, id_3
  );
endmodule
