
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000050                       # Number of seconds simulated
sim_ticks                                    49932000                       # Number of ticks simulated
final_tick                                   49932000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123137                       # Simulator instruction rate (inst/s)
host_op_rate                                   129497                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33585150                       # Simulator tick rate (ticks/s)
host_mem_usage                                 682516                       # Number of bytes of host memory used
host_seconds                                     1.49                       # Real time elapsed on the host
sim_insts                                      183067                       # Number of instructions simulated
sim_ops                                        192524                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              59328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 927                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         648562044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         457582312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          12817432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5126973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          10253945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5126973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          15380918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6408716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           6408716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           1281743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           5126973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           5126973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           2563486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           6408716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1188175919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    648562044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     12817432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     10253945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     15380918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      1281743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      2563486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        690859569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        648562044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        457582312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         12817432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5126973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         10253945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5126973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         15380918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6408716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          6408716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          1281743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          5126973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          5126973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          2563486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          6408716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1188175919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  59328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   59328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      49888500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.457944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.356038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.433786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           95     44.39%     44.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     20.09%     64.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     12.62%     77.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      4.21%     81.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.34%     83.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      4.21%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.34%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.40%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      8.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          214                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10835250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                28216500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11688.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30438.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1188.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1188.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      53817.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1398600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   763125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5834400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31894065                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               209250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               43150800                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            918.541855                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       100500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45330750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   166320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    90750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20284875                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10384500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               34984005                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.915067                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     17389250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28249250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10302                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7881                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1002                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                7975                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4423                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            55.460815                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    872                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 136                       # Number of system calls
system.cpu0.numCycles                           99865                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             21546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         62753                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10302                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5295                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        35032                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2117                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7726                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  635                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             57640                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.249323                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.621836                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   44851     77.81%     77.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1055      1.83%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1339      2.32%     81.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     836      1.45%     83.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1218      2.11%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     677      1.17%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1159      2.01%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1481      2.57%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5024      8.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               57640                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.103159                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.628378                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   15766                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                31204                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     7420                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 2498                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   752                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1082                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 62437                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1164                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   752                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17009                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3455                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10249                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     8622                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                17553                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 60414                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  4382                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   103                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12723                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              67890                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               287297                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           80620                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                43433                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   24457                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               138                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           138                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    12347                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                9078                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8677                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              546                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             427                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     57398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    42881                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1926                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          19202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        72068                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            77                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        57640                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.743945                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.940130                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34741     60.27%     60.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2917      5.06%     65.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              19982     34.67%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          57640                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                26885     62.70%     62.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2114      4.93%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6862     16.00%     83.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7017     16.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 42881                       # Type of FU issued
system.cpu0.iq.rate                          0.429390                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            145272                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            76883                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        41762                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 42853                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              64                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3571                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2015                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   752                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2734                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  448                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              57681                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              101                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 9078                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8677                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               132                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  429                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            35                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           182                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          546                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 728                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                42389                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 6652                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              492                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       13545                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5468                       # Number of branches executed
system.cpu0.iew.exec_stores                      6893                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.424463                       # Inst execution rate
system.cpu0.iew.wb_sent                         41964                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        41790                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    26198                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    59451                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.418465                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.440665                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          19212                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              696                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        54764                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.702505                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.437313                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        38232     69.81%     69.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         5735     10.47%     80.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         7191     13.13%     93.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1104      2.02%     95.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          461      0.84%     96.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          549      1.00%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          683      1.25%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          116      0.21%     98.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          693      1.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        54764                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               32898                       # Number of instructions committed
system.cpu0.commit.committedOps                 38472                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         12169                       # Number of memory references committed
system.cpu0.commit.loads                         5507                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      4818                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    34197                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 310                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           24222     62.96%     62.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2078      5.40%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           5507     14.31%     82.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6662     17.32%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            38472                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  693                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      111377                       # The number of ROB reads
system.cpu0.rob.rob_writes                     118256                       # The number of ROB writes
system.cpu0.timesIdled                            401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      32898                       # Number of Instructions Simulated
system.cpu0.committedOps                        38472                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.035595                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.035595                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.329425                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.329425                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   55047                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  26485                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   145823                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   20550                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  14838                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   118                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               70                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          187.933261                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               9625                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              385                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                   25                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   187.933261                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.367057                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.367057                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            26341                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           26341                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         6068                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6068                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3448                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3448                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         9516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            9516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         9519                       # number of overall hits
system.cpu0.dcache.overall_hits::total           9519                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          267                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3061                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3061                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3328                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3328                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3328                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3328                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16024213                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16024213                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    221900765                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    221900765                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       184500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       184500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        42001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    237924978                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    237924978                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    237924978                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    237924978                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         6335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6509                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6509                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        12844                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        12844                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        12847                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        12847                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.042147                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042147                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.470272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.470272                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.259109                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.259109                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.259049                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.259049                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60015.779026                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60015.779026                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 72492.899379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72492.899379                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        36900                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        36900                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 14000.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14000.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 71491.880409                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71491.880409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 71491.880409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71491.880409                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          689                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.214286                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           34                       # number of writebacks
system.cpu0.dcache.writebacks::total               34                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           98                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2798                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2798                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2896                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2896                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2896                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2896                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          169                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          263                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10404525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10404525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     20018238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     20018238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       176000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       176000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     30422763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30422763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     30422763                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30422763                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.026677                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.026677                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.033634                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033634                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.033627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.033627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 61565.236686                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 61565.236686                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 76114.973384                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76114.973384                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        35200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        35200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12499.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 70423.062500                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70423.062500                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 70423.062500                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70423.062500                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              230                       # number of replacements
system.cpu0.icache.tags.tagsinuse          247.665628                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6931                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              612                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.325163                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   247.665628                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.483722                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.483722                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            16064                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           16064                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6931                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6931                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6931                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6931                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6931                       # number of overall hits
system.cpu0.icache.overall_hits::total           6931                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          795                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          795                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          795                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           795                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          795                       # number of overall misses
system.cpu0.icache.overall_misses::total          795                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52932729                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52932729                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52932729                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52932729                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52932729                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52932729                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7726                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7726                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7726                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7726                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7726                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7726                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.102899                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102899                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.102899                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102899                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.102899                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102899                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66582.049057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66582.049057                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66582.049057                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66582.049057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66582.049057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66582.049057                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          181                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          181                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          614                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          614                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          614                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          614                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41745268                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41745268                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41745268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41745268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41745268                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41745268                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.079472                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.079472                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.079472                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.079472                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.079472                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.079472                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 67989.035831                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67989.035831                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 67989.035831                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67989.035831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 67989.035831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67989.035831                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   5237                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4791                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              162                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                3398                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2896                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.226604                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    144                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           18021                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              3591                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         30489                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       5237                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3040                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        11428                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    369                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     2278                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   74                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             15211                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.112419                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.282630                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   10130     66.60%     66.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     467      3.07%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     145      0.95%     70.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     297      1.95%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     184      1.21%     73.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     305      2.01%     75.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     194      1.28%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     853      5.61%     82.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2636     17.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               15211                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.290605                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.691859                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2572                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 8613                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1338                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2533                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   155                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 216                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 29044                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  118                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   155                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3467                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    886                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1290                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     2958                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 6455                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 28459                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  6327                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              43676                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               138533                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           41065                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                36531                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    7139                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    12405                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                5328                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                918                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              239                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     27754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 78                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    23614                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              520                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           5072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        21502                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            26                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        15211                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.552429                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.814115                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3160     20.77%     20.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                488      3.21%     23.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              11563     76.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          15211                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                17035     72.14%     72.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1540      6.52%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                4535     19.20%     97.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                504      2.13%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 23614                       # Type of FU issued
system.cpu1.iq.rate                          1.310360                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             62957                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            32911                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        23349                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 23614                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1107                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          457                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   155                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    556                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              27835                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               48                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 5328                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 918                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            57                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 143                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                23515                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4469                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               97                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        4962                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4091                       # Number of branches executed
system.cpu1.iew.exec_stores                       493                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.304867                       # Inst execution rate
system.cpu1.iew.wb_sent                         23382                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        23349                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    18166                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    34031                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.295655                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.533807                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           5011                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              133                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        14500                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.569655                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.954243                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4929     33.99%     33.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         4845     33.41%     67.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1653     11.40%     78.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1274      8.79%     87.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           27      0.19%     87.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1119      7.72%     95.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           38      0.26%     95.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           64      0.44%     96.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          551      3.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        14500                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               22200                       # Number of instructions committed
system.cpu1.commit.committedOps                 22760                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          4682                       # Number of memory references committed
system.cpu1.commit.loads                         4221                       # Number of loads committed
system.cpu1.commit.membars                         25                       # Number of memory barriers committed
system.cpu1.commit.branches                      4006                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    18847                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  59                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           16539     72.67%     72.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1539      6.76%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           4221     18.55%     97.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           461      2.03%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            22760                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  551                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       41525                       # The number of ROB reads
system.cpu1.rob.rob_writes                      56320                       # The number of ROB writes
system.cpu1.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       81843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      22200                       # Number of Instructions Simulated
system.cpu1.committedOps                        22760                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.811757                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.811757                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.231896                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.231896                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   33793                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  14051                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    83580                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   23287                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   5509                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    51                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                1                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            9.003270                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               4709                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            70.283582                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     9.003270                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.017585                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.017585                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             9857                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            9857                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4289                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4289                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          418                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           418                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         4707                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            4707                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         4709                       # number of overall hits
system.cpu1.dcache.overall_hits::total           4709                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          130                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           28                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           12                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          158                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           158                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          159                       # number of overall misses
system.cpu1.dcache.overall_misses::total          159                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3294234                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3294234                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1989000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1989000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        87496                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        87496                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5283234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5283234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5283234                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5283234                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         4865                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         4865                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         4868                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         4868                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.029418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029418                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.062780                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.062780                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.032477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.032662                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032662                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 25340.261538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25340.261538                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 71035.714286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71035.714286                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  7291.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7291.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 33438.189873                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33438.189873                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 33227.886792                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33227.886792                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          182                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          182                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           65                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           81                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           81                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           65                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           12                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           77                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           78                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       563509                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       563509                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       593250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       593250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        67504                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        67504                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1156759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1156759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1168259                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1168259                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014709                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014709                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.015827                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.015827                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.016023                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016023                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8669.369231                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8669.369231                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 49437.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49437.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5625.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5625.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15022.844156                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15022.844156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14977.679487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14977.679487                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.760910                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               2202                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            40.036364                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.760910                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.015158                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.015158                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4611                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4611                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         2202                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2202                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         2202                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2202                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         2202                       # number of overall hits
system.cpu1.icache.overall_hits::total           2202                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           76                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           76                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           76                       # number of overall misses
system.cpu1.icache.overall_misses::total           76                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4103442                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4103442                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4103442                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4103442                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4103442                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4103442                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         2278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         2278                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2278                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         2278                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2278                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.033363                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033363                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.033363                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033363                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.033363                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033363                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 53992.657895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53992.657895                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 53992.657895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53992.657895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 53992.657895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53992.657895                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           21                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2918794                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2918794                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2918794                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2918794                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2918794                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2918794                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.024144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.024144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.024144                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.024144                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.024144                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.024144                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53068.981818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53068.981818                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53068.981818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53068.981818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53068.981818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53068.981818                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   5182                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4755                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              153                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                3350                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2860                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.373134                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    144                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           17471                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              3461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         30027                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       5182                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              3004                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        11441                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    351                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     2202                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   65                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             15085                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.095326                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.284678                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   10119     67.08%     67.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     453      3.00%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     150      0.99%     71.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     252      1.67%     72.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     203      1.35%     74.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     255      1.69%     75.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     208      1.38%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     796      5.28%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2649     17.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               15085                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.296606                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.718677                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2512                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 8586                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     1296                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2545                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   146                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 208                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 28689                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   146                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3387                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    938                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1248                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     2933                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 6433                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 28152                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  6307                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              43328                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               137042                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           40640                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                36349                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    6976                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                47                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            47                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    12414                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                5308                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                898                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              252                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     27561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 69                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    23467                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              519                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        21243                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            21                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        15085                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.555651                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.813590                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3130     20.75%     20.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                443      2.94%     23.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              11512     76.31%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          15085                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                16908     72.05%     72.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1540      6.56%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                4522     19.27%     97.88% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                497      2.12%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 23467                       # Type of FU issued
system.cpu2.iq.rate                          1.343197                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             62536                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            32614                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        23212                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 23467                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1101                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          441                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   146                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    544                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              27633                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 5308                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 898                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                32                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            57                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 134                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                23373                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 4449                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               92                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        4939                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    4061                       # Number of branches executed
system.cpu2.iew.exec_stores                       490                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.337817                       # Inst execution rate
system.cpu2.iew.wb_sent                         23242                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        23212                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    18097                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    33889                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.328602                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.534008                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4910                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              124                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        14395                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.573880                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.956314                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4887     33.95%     33.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         4792     33.29%     67.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         1641     11.40%     78.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1292      8.98%     87.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           29      0.20%     87.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1099      7.63%     95.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           39      0.27%     95.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           67      0.47%     96.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          549      3.81%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        14395                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               22096                       # Number of instructions committed
system.cpu2.commit.committedOps                 22656                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          4664                       # Number of memory references committed
system.cpu2.commit.loads                         4207                       # Number of loads committed
system.cpu2.commit.membars                         25                       # Number of memory barriers committed
system.cpu2.commit.branches                      3981                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    18768                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  59                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           16453     72.62%     72.62% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1539      6.79%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           4207     18.57%     97.98% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           457      2.02%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            22656                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  549                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       41217                       # The number of ROB reads
system.cpu2.rob.rob_writes                      55891                       # The number of ROB writes
system.cpu2.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       82393                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      22096                       # Number of Instructions Simulated
system.cpu2.committedOps                        22656                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.790686                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.790686                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.264724                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.264724                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   33604                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  13982                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    83085                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   23122                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   5467                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    37                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            9.057414                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               4675                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            69.776119                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     9.057414                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.017690                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.017690                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             9818                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            9818                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         4260                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           4260                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          415                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           415                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         4675                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            4675                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         4677                       # number of overall hits
system.cpu2.dcache.overall_hits::total           4677                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          144                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           31                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            8                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            4                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          175                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           175                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          176                       # number of overall misses
system.cpu2.dcache.overall_misses::total          176                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      4162983                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4162983                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      2458500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2458500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        81999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        81999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      6621483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6621483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      6621483                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6621483                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         4404                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         4404                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         4850                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         4850                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         4853                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         4853                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.032698                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032698                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.069507                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.069507                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.036082                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.036082                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.036266                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.036266                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 28909.604167                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28909.604167                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 79306.451613                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79306.451613                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 10249.875000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10249.875000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         3125                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 37837.045714                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37837.045714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 37622.062500                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37622.062500                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          276                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          276                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           79                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           19                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           98                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           98                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           65                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           77                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           78                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       499010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       499010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       684250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       684250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        69001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        69001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1183260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1183260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1185760                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1185760                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.014759                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014759                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.015876                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015876                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.016073                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016073                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  7677.076923                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7677.076923                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 57020.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57020.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  8625.125000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8625.125000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 15367.012987                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15367.012987                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 15202.051282                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15202.051282                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.839827                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               2126                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            37.964286                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.839827                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015312                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.015312                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             4460                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            4460                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         2126                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           2126                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         2126                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            2126                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         2126                       # number of overall hits
system.cpu2.icache.overall_hits::total           2126                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           76                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           76                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           76                       # number of overall misses
system.cpu2.icache.overall_misses::total           76                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3508433                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3508433                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3508433                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3508433                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3508433                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3508433                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         2202                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         2202                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         2202                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         2202                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         2202                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         2202                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.034514                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.034514                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.034514                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.034514                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.034514                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.034514                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 46163.592105                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46163.592105                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 46163.592105                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46163.592105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 46163.592105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46163.592105                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           20                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           56                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           56                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2516793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2516793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2516793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2516793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2516793                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2516793                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.025431                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.025431                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.025431                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.025431                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.025431                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.025431                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 44942.732143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44942.732143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 44942.732143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44942.732143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 44942.732143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44942.732143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   5330                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             4888                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              156                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                3482                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2940                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            84.434233                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    150                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           16839                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              3300                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         30723                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       5330                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              3090                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        11607                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    359                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     2263                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             15094                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.143832                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.301064                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    9988     66.17%     66.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     473      3.13%     69.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     146      0.97%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     293      1.94%     72.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     182      1.21%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     282      1.87%     75.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     205      1.36%     76.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     853      5.65%     82.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2672     17.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               15094                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.316527                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.824515                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2422                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 8613                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1339                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2571                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   149                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 214                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   32                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 29307                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   149                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3327                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    797                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1266                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     2986                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 6569                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 28779                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  6451                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              44356                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               140122                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           41515                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                37223                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    7127                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    12635                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                5393                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                923                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              252                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              79                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     28142                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 69                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    23976                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              525                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           5067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        21627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            22                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        15094                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.588446                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.789660                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               2878     19.07%     19.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                456      3.02%     22.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              11760     77.91%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          15094                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                17341     72.33%     72.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1540      6.42%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                4583     19.11%     97.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                512      2.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 23976                       # Type of FU issued
system.cpu3.iq.rate                          1.423838                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             63569                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            33285                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        23713                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 23976                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1121                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          455                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   149                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    561                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              28214                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 5393                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 923                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            58                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 136                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                23879                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 4515                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               95                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        5015                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    4177                       # Number of branches executed
system.cpu3.iew.exec_stores                       500                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.418077                       # Inst execution rate
system.cpu3.iew.wb_sent                         23744                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        23713                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    18442                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    34562                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.408219                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.533592                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           5052                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              126                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        14384                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.609010                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.961017                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4656     32.37%     32.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         4926     34.25%     66.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         1667     11.59%     78.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1297      9.02%     87.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           26      0.18%     87.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1155      8.03%     95.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           37      0.26%     95.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           68      0.47%     96.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          552      3.84%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        14384                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               22562                       # Number of instructions committed
system.cpu3.commit.committedOps                 23144                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          4740                       # Number of memory references committed
system.cpu3.commit.loads                         4272                       # Number of loads committed
system.cpu3.commit.membars                         25                       # Number of memory barriers committed
system.cpu3.commit.branches                      4097                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    19144                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  61                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           16865     72.87%     72.87% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1539      6.65%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.52% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           4272     18.46%     97.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           468      2.02%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            23144                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  552                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       41820                       # The number of ROB reads
system.cpu3.rob.rob_writes                      57129                       # The number of ROB writes
system.cpu3.timesIdled                             22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       83025                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      22562                       # Number of Instructions Simulated
system.cpu3.committedOps                        23144                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.746343                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.746343                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.339866                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.339866                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   34300                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  14200                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    84786                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   23800                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   5541                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            9.198456                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4764                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            70.058824                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     9.198456                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.017966                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.017966                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.132812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             9966                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            9966                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         4335                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           4335                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          428                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           428                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data         4763                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            4763                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         4765                       # number of overall hits
system.cpu3.dcache.overall_hits::total           4765                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          133                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           31                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            7                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          164                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           164                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          165                       # number of overall misses
system.cpu3.dcache.overall_misses::total          165                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      2466484                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2466484                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1805500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1805500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        47998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        47998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      4271984                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4271984                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      4271984                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4271984                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         4468                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4468                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          459                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          459                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         4927                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         4927                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         4930                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         4930                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.029767                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.029767                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.067538                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.067538                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.033286                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.033286                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.033469                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.033469                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 18544.992481                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 18544.992481                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 58241.935484                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58241.935484                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  6856.857143                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6856.857143                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  4166.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 26048.682927                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26048.682927                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 25890.812121                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25890.812121                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           87                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           87                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           66                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           85                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           85                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           67                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           79                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           80                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       495763                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       495763                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       475000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       475000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        36502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        36502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data       970763                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total       970763                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data       973263                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total       973263                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.014996                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.014996                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.026144                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026144                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.016034                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016034                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.016227                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.016227                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  7399.447761                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7399.447761                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 39583.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39583.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  5214.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5214.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 12288.139241                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12288.139241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 12165.787500                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12165.787500                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.872166                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               2185                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            38.333333                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.872166                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015375                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.015375                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4583                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4583                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         2185                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2185                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         2185                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2185                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         2185                       # number of overall hits
system.cpu3.icache.overall_hits::total           2185                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           78                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           78                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           78                       # number of overall misses
system.cpu3.icache.overall_misses::total           78                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      3495463                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3495463                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      3495463                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3495463                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      3495463                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3495463                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         2263                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         2263                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         2263                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         2263                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         2263                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         2263                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.034468                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.034468                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.034468                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.034468                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.034468                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.034468                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 44813.628205                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44813.628205                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 44813.628205                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44813.628205                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 44813.628205                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44813.628205                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           57                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           57                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           57                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2244534                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2244534                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2244534                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2244534                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2244534                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2244534                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.025188                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.025188                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.025188                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.025188                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.025188                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.025188                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 39377.789474                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 39377.789474                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 39377.789474                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 39377.789474                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 39377.789474                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 39377.789474                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   5178                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             4761                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              158                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                3400                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   2851                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            83.852941                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    147                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           16287                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              3165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         30481                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       5178                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              2998                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        11558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    361                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                     2228                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   57                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             14911                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.153310                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.317570                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    9888     66.31%     66.31% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     460      3.08%     69.40% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     140      0.94%     70.34% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     238      1.60%     71.93% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     232      1.56%     73.49% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     238      1.60%     75.09% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     209      1.40%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     766      5.14%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    2740     18.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               14911                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.317922                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.871493                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2331                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 8522                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     1366                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 2542                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   150                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 200                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 29137                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   150                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    3198                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    873                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1320                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     2998                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 6372                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 28539                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                  6250                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              43626                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               139020                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           41333                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                36205                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    7417                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                    12335                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                5397                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                961                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              235                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              65                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     27836                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 60                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    23414                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              586                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           5300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        22950                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        14911                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.570250                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.802501                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               2974     19.95%     19.95% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                460      3.08%     23.03% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2              11477     76.97%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          14911                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                16841     71.93%     71.93% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                1540      6.58%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.50% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                4526     19.33%     97.83% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                507      2.17%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 23414                       # Type of FU issued
system.cpu4.iq.rate                          1.437588                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             62323                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            33202                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        23156                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 23414                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         1195                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          494                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   150                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    581                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              27899                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 5397                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 961                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            56                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 135                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                23321                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 4456                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts               91                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        4954                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    4031                       # Number of branches executed
system.cpu4.iew.exec_stores                       498                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.431878                       # Inst execution rate
system.cpu4.iew.wb_sent                         23186                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        23156                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    18052                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    33830                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.421747                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.533609                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           5237                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              128                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        14180                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.593512                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.957136                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         4687     33.05%     33.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         4784     33.74%     66.79% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2         1637     11.54%     78.34% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1302      9.18%     87.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           23      0.16%     87.68% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         1089      7.68%     95.36% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6           49      0.35%     95.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           71      0.50%     96.21% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8          538      3.79%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        14180                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               22016                       # Number of instructions committed
system.cpu4.commit.committedOps                 22596                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          4669                       # Number of memory references committed
system.cpu4.commit.loads                         4202                       # Number of loads committed
system.cpu4.commit.membars                         25                       # Number of memory barriers committed
system.cpu4.commit.branches                      3960                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    18733                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  61                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           16388     72.53%     72.53% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           1539      6.81%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.34% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           4202     18.60%     97.93% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           467      2.07%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            22596                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                  538                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       41267                       # The number of ROB reads
system.cpu4.rob.rob_writes                      56466                       # The number of ROB writes
system.cpu4.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       83577                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      22016                       # Number of Instructions Simulated
system.cpu4.committedOps                        22596                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.739780                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.739780                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.351753                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.351753                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   33527                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  13979                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    82932                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   23005                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   5481                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            9.044972                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               4712                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            69.294118                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     9.044972                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.017666                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.017666                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.132812                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             9864                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            9864                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         4284                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           4284                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          428                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           428                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data         4712                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            4712                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         4714                       # number of overall hits
system.cpu4.dcache.overall_hits::total           4714                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          135                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           31                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            5                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          166                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           166                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          167                       # number of overall misses
system.cpu4.dcache.overall_misses::total          167                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      3319481                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      3319481                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2562750                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2562750                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        37995                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        37995                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        13000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      5882231                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      5882231                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      5882231                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      5882231                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         4419                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         4419                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          459                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          459                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         4878                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         4878                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         4881                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         4881                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.030550                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.030550                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.067538                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.067538                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.034030                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.034030                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.034214                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.034214                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 24588.748148                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 24588.748148                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 82669.354839                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82669.354839                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data         7599                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total         7599                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  4333.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 35435.126506                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 35435.126506                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 35222.940120                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 35222.940120                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          189                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          189                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           68                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           19                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           87                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           87                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           67                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           79                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           80                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data       462765                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       462765                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       772250                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       772250                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        29505                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        29505                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1235015                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1235015                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1237515                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1237515                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.015162                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.015162                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.026144                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.026144                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.016195                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.016195                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.016390                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.016390                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  6906.940299                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  6906.940299                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 64354.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64354.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         5901                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5901                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 15633.101266                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 15633.101266                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 15468.937500                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 15468.937500                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            7.804880                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               2157                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            37.842105                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     7.804880                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.015244                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.015244                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             4513                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            4513                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         2157                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           2157                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         2157                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            2157                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         2157                       # number of overall hits
system.cpu4.icache.overall_hits::total           2157                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           71                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           71                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           71                       # number of overall misses
system.cpu4.icache.overall_misses::total           71                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      2108176                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2108176                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      2108176                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2108176                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      2108176                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2108176                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         2228                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         2228                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         2228                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         2228                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         2228                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         2228                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.031867                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.031867                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.031867                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.031867                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.031867                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.031867                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 29692.619718                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 29692.619718                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 29692.619718                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 29692.619718                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 29692.619718                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 29692.619718                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           57                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           57                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           57                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1541800                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1541800                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1541800                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1541800                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1541800                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1541800                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.025583                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.025583                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.025583                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.025583                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.025583                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.025583                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 27049.122807                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 27049.122807                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 27049.122807                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 27049.122807                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 27049.122807                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 27049.122807                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   4994                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             4583                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              162                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                3112                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   2748                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            88.303342                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    127                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           15739                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              3229                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         30037                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       4994                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              2875                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        10981                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    367                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                     2270                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   67                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             14401                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.193320                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.315890                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    9360     65.00%     65.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     530      3.68%     68.68% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     143      0.99%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     261      1.81%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     203      1.41%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     256      1.78%     74.67% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     186      1.29%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     917      6.37%     82.33% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    2545     17.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               14401                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.317301                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.908444                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    2336                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 8134                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     1384                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 2394                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   153                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 191                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 28378                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  123                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   153                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    3185                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    811                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1268                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     2909                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 6075                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 27756                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                  5960                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              42136                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               135295                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           40350                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                34506                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    7627                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                34                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                    11646                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                5311                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                896                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              227                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              70                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     26955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 57                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    22521                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              585                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           5347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        22985                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        14401                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.563850                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.805775                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               2904     20.17%     20.17% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                473      3.28%     23.45% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2              11024     76.55%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          14401                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                16094     71.46%     71.46% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                1540      6.84%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.30% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                4395     19.52%     97.82% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                492      2.18%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 22521                       # Type of FU issued
system.cpu5.iq.rate                          1.430904                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             60026                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            32365                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        22266                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 22521                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         1230                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          443                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   153                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    592                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              27015                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 5311                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 896                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            53                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 142                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                22429                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 4336                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts               90                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        4813                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    3812                       # Number of branches executed
system.cpu5.iew.exec_stores                       477                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.425059                       # Inst execution rate
system.cpu5.iew.wb_sent                         22303                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        22266                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    17358                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    32448                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.414702                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.534948                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           5272                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              132                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        13656                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.586482                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.962666                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         4543     33.27%     33.27% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         4612     33.77%     67.04% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2         1600     11.72%     78.76% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1191      8.72%     87.48% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           54      0.40%     87.87% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1010      7.40%     95.27% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6           46      0.34%     95.61% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           62      0.45%     96.06% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8          538      3.94%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        13656                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               21105                       # Number of instructions committed
system.cpu5.commit.committedOps                 21665                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          4534                       # Number of memory references committed
system.cpu5.commit.loads                         4081                       # Number of loads committed
system.cpu5.commit.membars                         25                       # Number of memory barriers committed
system.cpu5.commit.branches                      3734                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    18024                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  59                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           15592     71.97%     71.97% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           1539      7.10%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.07% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           4081     18.84%     97.91% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           453      2.09%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            21665                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                  538                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       39860                       # The number of ROB reads
system.cpu5.rob.rob_writes                      54700                       # The number of ROB writes
system.cpu5.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       84125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      21105                       # Number of Instructions Simulated
system.cpu5.committedOps                        21665                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.745747                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.745747                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.340937                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.340937                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   32336                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  13654                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    79920                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   21715                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   5349                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            8.783927                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               4588                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            68.477612                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     8.783927                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.017156                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.017156                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.130859                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             9603                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            9603                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         4172                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           4172                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          414                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           414                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         4586                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            4586                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         4588                       # number of overall hits
system.cpu5.dcache.overall_hits::total           4588                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          132                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           32                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            4                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          164                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           164                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          165                       # number of overall misses
system.cpu5.dcache.overall_misses::total          165                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2076248                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2076248                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1742000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1742000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        35500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        35500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      3818248                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      3818248                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      3818248                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      3818248                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         4304                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         4304                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          446                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          446                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         4750                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         4750                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         4753                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         4753                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.030669                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.030669                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.071749                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.071749                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.034526                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.034526                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.034715                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.034715                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 15729.151515                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 15729.151515                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 54437.500000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 54437.500000                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data         8875                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total         8875                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data        23282                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total        23282                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 23140.896970                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 23140.896970                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           65                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           85                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           85                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           67                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           79                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           80                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data       439752                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       439752                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       453750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       453750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data       893502                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total       893502                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data       896002                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total       896002                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.015567                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.015567                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.016632                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.016632                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.016831                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.016831                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  6563.462687                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  6563.462687                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 37812.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 37812.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data         7375                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7375                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 11310.151899                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 11310.151899                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 11200.025000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 11200.025000                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            7.591510                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               2200                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            37.931034                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     7.591510                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.014827                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.014827                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4598                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4598                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         2200                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2200                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         2200                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2200                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         2200                       # number of overall hits
system.cpu5.icache.overall_hits::total           2200                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           70                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           70                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           70                       # number of overall misses
system.cpu5.icache.overall_misses::total           70                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1874700                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1874700                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1874700                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1874700                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1874700                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1874700                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         2270                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2270                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         2270                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2270                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         2270                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2270                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.030837                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.030837                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.030837                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.030837                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.030837                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.030837                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 26781.428571                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 26781.428571                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 26781.428571                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 26781.428571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 26781.428571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 26781.428571                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           58                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           58                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           58                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1516792                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1516792                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1516792                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1516792                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1516792                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1516792                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.025551                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.025551                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.025551                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.025551                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.025551                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.025551                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 26151.586207                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 26151.586207                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 26151.586207                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 26151.586207                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 26151.586207                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 26151.586207                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   4717                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             4357                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              161                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                2892                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   2611                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            90.283541                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    113                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           15131                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              3096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         29000                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       4717                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              2724                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        10555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    359                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                     2166                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   61                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             13838                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.192513                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.354887                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    9232     66.71%     66.71% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     296      2.14%     68.85% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     136      0.98%     69.84% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     203      1.47%     71.30% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     235      1.70%     73.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     221      1.60%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     189      1.37%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                     624      4.51%     80.47% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    2702     19.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               13838                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.311744                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.916595                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    2272                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 7728                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     1342                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 2347                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   149                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 164                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 27615                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   149                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    3072                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    759                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1158                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     2838                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 5862                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 26967                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                  5736                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              40802                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               131552                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           39388                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                33272                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    7527                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                30                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            29                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                    11318                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                5224                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                828                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              256                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              73                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     26082                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 60                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    21734                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              598                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           5208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        22546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            17                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        13838                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.570603                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.799405                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               2726     19.70%     19.70% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                490      3.54%     23.24% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2              10622     76.76%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          13838                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                15470     71.18%     71.18% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                1540      7.09%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.26% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                4275     19.67%     97.93% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                449      2.07%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 21734                       # Type of FU issued
system.cpu6.iq.rate                          1.436389                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             57902                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            31356                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        21499                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 21734                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         1256                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          408                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   149                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    575                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              26145                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 5224                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 828                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            56                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 141                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                21647                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 4219                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts               85                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        4656                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    3637                       # Number of branches executed
system.cpu6.iew.exec_stores                       437                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.430639                       # Inst execution rate
system.cpu6.iew.wb_sent                         21533                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        21499                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    16866                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    31444                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.420858                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.536382                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           5146                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              131                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        13114                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.596309                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.963304                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         4322     32.96%     32.96% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         4420     33.70%     66.66% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2         1551     11.83%     78.49% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1188      9.06%     87.55% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           32      0.24%     87.79% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5          984      7.50%     95.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           43      0.33%     95.62% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           50      0.38%     96.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8          524      4.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        13114                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               20432                       # Number of instructions committed
system.cpu6.commit.committedOps                 20934                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          4388                       # Number of memory references committed
system.cpu6.commit.loads                         3968                       # Number of loads committed
system.cpu6.commit.membars                         23                       # Number of memory barriers committed
system.cpu6.commit.branches                      3571                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    17446                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  53                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           15007     71.69%     71.69% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           1539      7.35%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.04% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           3968     18.95%     97.99% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           420      2.01%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            20934                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                  524                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       38501                       # The number of ROB reads
system.cpu6.rob.rob_writes                      52949                       # The number of ROB writes
system.cpu6.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       84733                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      20432                       # Number of Instructions Simulated
system.cpu6.committedOps                        20934                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.740554                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.740554                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.350340                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.350340                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   31316                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  13282                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    77262                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   20806                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   5173                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            8.512222                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               4431                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            66.134328                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     8.512222                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.016625                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.016625                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.130859                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             9296                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            9296                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         4052                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           4052                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          378                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           378                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data         4430                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            4430                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         4432                       # number of overall hits
system.cpu6.dcache.overall_hits::total           4432                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          129                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          129                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           32                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            4                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          161                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           161                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          162                       # number of overall misses
system.cpu6.dcache.overall_misses::total          162                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2542226                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2542226                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      2270248                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2270248                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        43996                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        43996                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        45000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        45000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4812474                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4812474                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4812474                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4812474                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         4181                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         4181                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          410                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          410                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         4591                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         4591                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         4594                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         4594                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.030854                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.030854                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.078049                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.078049                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.035069                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.035069                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.035263                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.035263                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 19707.178295                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 19707.178295                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 70945.250000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 70945.250000                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  7332.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  7332.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        11250                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        11250                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 29891.142857                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 29891.142857                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 29706.629630                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 29706.629630                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           64                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           84                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           84                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           65                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           77                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           78                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data       431768                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       431768                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       649001                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       649001                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        34004                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        34004                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        40500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        40500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1080769                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1080769                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1083269                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1083269                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.015547                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.015547                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.016772                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.016772                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.016979                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.016979                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  6642.584615                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  6642.584615                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 54083.416667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 54083.416667                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  5667.333333                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5667.333333                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data        10125                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total        10125                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 14035.961039                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 14035.961039                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 13888.064103                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 13888.064103                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            7.145603                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               2094                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            36.736842                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     7.145603                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.013956                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.013956                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4389                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4389                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         2094                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           2094                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         2094                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            2094                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         2094                       # number of overall hits
system.cpu6.icache.overall_hits::total           2094                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           72                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           72                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           72                       # number of overall misses
system.cpu6.icache.overall_misses::total           72                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1890184                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1890184                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1890184                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1890184                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1890184                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1890184                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         2166                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2166                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         2166                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2166                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         2166                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2166                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.033241                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.033241                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.033241                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.033241                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.033241                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.033241                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 26252.555556                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 26252.555556                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 26252.555556                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 26252.555556                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 26252.555556                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 26252.555556                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           57                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           57                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1474294                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1474294                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1474294                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1474294                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1474294                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1474294                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.026316                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.026316                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.026316                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.026316                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.026316                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 25864.807018                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 25864.807018                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 25864.807018                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 25864.807018                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 25864.807018                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 25864.807018                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   4536                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             4124                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              153                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                4254                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   2491                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            58.556653                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    171                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           14777                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              3107                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         27822                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       4536                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              2662                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        10469                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    355                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                     2219                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   55                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             13761                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.129278                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.310209                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    9207     66.91%     66.91% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     349      2.54%     69.44% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     206      1.50%     70.94% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     192      1.40%     72.33% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     177      1.29%     73.62% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     244      1.77%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     204      1.48%     76.88% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     644      4.68%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    2538     18.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               13761                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.306964                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.882791                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2325                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 7735                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     1319                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 2234                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   148                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 202                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 26317                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   148                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    3086                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    736                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1481                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     2764                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 5546                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 25827                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  5427                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              38992                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               126020                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           37612                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                31994                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    6990                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                    10651                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                5198                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                785                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              237                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              84                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     25207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 66                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    21007                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              573                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           4976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        21447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            23                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        13761                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.526561                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.827425                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               2995     21.76%     21.76% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                525      3.82%     25.58% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2              10241     74.42%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          13761                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                14818     70.54%     70.54% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                1540      7.33%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.87% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                4182     19.91%     97.78% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                467      2.22%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 21007                       # Type of FU issued
system.cpu7.iq.rate                          1.421601                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             56346                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            30260                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        20818                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 21007                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         1303                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          341                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   148                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    553                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              25276                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 5198                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 785                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            49                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 129                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                20942                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 4131                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts               63                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        4593                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    3431                       # Number of branches executed
system.cpu7.iew.exec_stores                       462                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.417202                       # Inst execution rate
system.cpu7.iew.wb_sent                         20856                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        20818                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    16265                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    30141                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.408811                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.539630                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           4915                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              124                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        13060                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.554135                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.954548                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         4526     34.66%     34.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         4291     32.86%     67.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2         1531     11.72%     79.23% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1133      8.68%     87.91% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           29      0.22%     88.13% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5          933      7.14%     95.28% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           62      0.47%     95.75% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           48      0.37%     96.12% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          507      3.88%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        13060                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               19758                       # Number of instructions committed
system.cpu7.commit.committedOps                 20297                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          4339                       # Number of memory references committed
system.cpu7.commit.loads                         3895                       # Number of loads committed
system.cpu7.commit.membars                         24                       # Number of memory barriers committed
system.cpu7.commit.branches                      3394                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    16991                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  56                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           14419     71.04%     71.04% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           1539      7.58%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.62% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           3895     19.19%     97.81% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           444      2.19%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            20297                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  507                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       37557                       # The number of ROB reads
system.cpu7.rob.rob_writes                      51191                       # The number of ROB writes
system.cpu7.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       85087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      19758                       # Number of Instructions Simulated
system.cpu7.committedOps                        20297                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.747900                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.747900                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.337078                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.337078                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   30457                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  13054                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    74955                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   19704                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   5173                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            8.837961                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               4406                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            62.056338                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     8.837961                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.017262                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.017262                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.138672                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             9211                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            9211                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         3998                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3998                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          406                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           406                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         4404                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4404                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         4406                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4406                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          120                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           32                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          152                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          153                       # number of overall misses
system.cpu7.dcache.overall_misses::total          153                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      1615491                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1615491                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2529250                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2529250                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data         8000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        43501                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        43501                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      4144741                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      4144741                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      4144741                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      4144741                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         4118                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4118                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          438                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          438                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         4556                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4556                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         4559                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4559                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.029140                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.029140                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.073059                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.073059                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.033363                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.033363                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.033560                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.033560                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 13462.425000                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 13462.425000                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 79039.062500                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79039.062500                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 14500.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 14500.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 27268.032895                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 27268.032895                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 27089.810458                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 27089.810458                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           53                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           18                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           71                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           71                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           67                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           81                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           82                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data       373257                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total       373257                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       748750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       748750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        38999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        38999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1122007                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1122007                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1125007                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1125007                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.016270                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.016270                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.031963                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.031963                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.017779                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.017779                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.017986                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.017986                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data         5571                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total         5571                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 53482.142857                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 53482.142857                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         3000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 12999.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 12999.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 13851.938272                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 13851.938272                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 13719.597561                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 13719.597561                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            6.475998                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               2159                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            42.333333                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.475998                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.012648                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.012648                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4489                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4489                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         2159                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           2159                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         2159                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            2159                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         2159                       # number of overall hits
system.cpu7.icache.overall_hits::total           2159                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           60                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           60                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           60                       # number of overall misses
system.cpu7.icache.overall_misses::total           60                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1436960                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1436960                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1436960                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1436960                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1436960                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1436960                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         2219                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         2219                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         2219                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         2219                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         2219                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         2219                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.027039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.027039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.027039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.027039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.027039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.027039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 23949.333333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 23949.333333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 23949.333333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 23949.333333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 23949.333333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 23949.333333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1165033                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1165033                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1165033                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1165033                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1165033                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1165033                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.022983                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022983                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.022983                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022983                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.022983                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022983                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 22843.784314                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 22843.784314                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 22843.784314                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 22843.784314                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 22843.784314                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 22843.784314                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   391.760760                       # Cycle average of tags in use
system.l2.tags.total_refs                         481                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       669                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.718984                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        5.072148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       306.938110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        74.848955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.721992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.167974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.448600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.157314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         0.131424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.206416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         0.067827                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.037468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.047822                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.081665                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     26362                       # Number of tag accesses
system.l2.tags.data_accesses                    26362                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 102                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     480                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               34                       # number of Writeback hits
system.l2.Writeback_hits::total                    34                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                      486                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 102                       # number of overall hits
system.l2.overall_hits::cpu0.data                  45                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  23                       # number of overall hits
system.l2.overall_hits::cpu1.data                  10                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu2.data                  11                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu3.data                   9                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  43                       # number of overall hits
system.l2.overall_hits::cpu4.data                  11                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  46                       # number of overall hits
system.l2.overall_hits::cpu5.data                  11                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu6.data                  13                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  44                       # number of overall hits
system.l2.overall_hits::cpu7.data                  12                       # number of overall hits
system.l2.overall_hits::total                     486                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               512                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               125                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   779                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 277                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                373                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1056                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               512                       # number of overall misses
system.l2.overall_misses::cpu0.data               373                       # number of overall misses
system.l2.overall_misses::cpu1.inst                32                       # number of overall misses
system.l2.overall_misses::cpu1.data                 7                       # number of overall misses
system.l2.overall_misses::cpu2.inst                28                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                24                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::cpu4.inst                14                       # number of overall misses
system.l2.overall_misses::cpu4.data                 6                       # number of overall misses
system.l2.overall_misses::cpu5.inst                12                       # number of overall misses
system.l2.overall_misses::cpu5.data                 6                       # number of overall misses
system.l2.overall_misses::cpu6.inst                12                       # number of overall misses
system.l2.overall_misses::cpu6.data                 5                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 7                       # number of overall misses
system.l2.overall_misses::cpu7.data                 5                       # number of overall misses
system.l2.overall_misses::total                  1056                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40042750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9933000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2597750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       227750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2141250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       134250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1821000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       163500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1013250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data        26250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       953750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data        94000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       920750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data        26750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       629000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        73250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60798250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     19470250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       560750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       651250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       445500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       744250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       417750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       601000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       664750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23555500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40042750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     29403250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2597750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       788500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2141250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       785500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1821000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       609000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1013250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data       770500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       953750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       511750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       920750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       627750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       738000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         84353750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40042750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     29403250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2597750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       788500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2141250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       785500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1821000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       609000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1013250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data       770500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       953750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       511750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       920750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       627750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       629000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       738000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        84353750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1259                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           34                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                34                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               283                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              614                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data               18                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1542                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             614                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data              18                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1542                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.833876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.748503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.581818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.153846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.421053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.245614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.206897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.210526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.137255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.618745                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.988048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978799                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.833876                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.892344                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.581818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.421053                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.245614                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.206897                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.210526                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.277778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.137255                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684825                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.833876                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.892344                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.581818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.421053                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.245614                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.206897                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.210526                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.137255                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684825                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78208.496094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        79464                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 81179.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 75916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 76473.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        67125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst        75875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        54500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst        72375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        26250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 79479.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        47000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 76729.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data        26750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 89857.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        73250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78046.534018                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 78509.072581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 140187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 162812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data       111375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       148850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 104437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data       150250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 166187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85037.906137                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78208.496094                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 78829.088472                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 81179.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 112642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 76473.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 130916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst        75875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data        87000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst        72375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 128416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 79479.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 85291.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 76729.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data       125550                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 89857.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data       147600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79880.445076                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78208.496094                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 78829.088472                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 81179.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 112642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 76473.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 130916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst        75875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data        87000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst        72375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 128416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 79479.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 85291.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 76729.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data       125550                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 89857.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data       147600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79880.445076                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              103                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                128                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 128                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                128                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              651                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            277                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              928                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33274500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7381000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       745500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       510250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       960000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        59500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       126250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data        60250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43173500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       126007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       126007                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data        22000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        58501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     16374250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       510250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       601750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       395000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       681750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       366250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       550500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       613750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     20093500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     23755250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       745500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       510250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       510250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       601750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       960000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       454500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       681750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       366250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       550500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       126250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       674000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     63267000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     23755250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       745500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       510250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       510250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       601750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       960000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       454500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       681750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       366250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       550500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       126250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       674000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     63267000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.825733                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.652695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.181818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.142857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.210526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.017241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.517077                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.988048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978799                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.825733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.854067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.181818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.142857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.210526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.017241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.601816                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.825733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.854067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.181818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.142857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.210526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.017241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.601816                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 65630.177515                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67715.596330                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst        74550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 63781.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        80000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        59500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        63125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data        60250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66318.740399                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data        22000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19500.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 66025.201613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 127562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 150437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data        98750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       136350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 91562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data       137625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 153437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72539.711191                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 65630.177515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 66541.316527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst        74550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 127562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 63781.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 150437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        80000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        90900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       136350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 91562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data       137625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        63125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data       134800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68175.646552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 65630.177515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 66541.316527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst        74550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 127562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 63781.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 150437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        80000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        90900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       136350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 91562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data       137625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        63125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data       134800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68175.646552                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 650                       # Transaction distribution
system.membus.trans_dist::ReadResp                649                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq               277                       # Transaction distribution
system.membus.trans_dist::ReadExResp              277                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        59264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   59264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               31                       # Total snoops (count)
system.membus.snoop_fanout::samples               968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 968                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1144501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4930991                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1693                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1691                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               34                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              19                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             43                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              330                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             330                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        28928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 100736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             514                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2103                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  2103    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2103                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1086248                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014732                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            720233                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             91706                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            140737                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             92207                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            134739                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            90466                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           135235                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            90200                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           132480                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            90708                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           127998                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            89706                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           132727                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            78467                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           126994                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
