;redcode
;assert 1
	SPL 0, <-402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-761, 105
	CMP @-761, 105
	CMP @-761, 105
	SLT -130, 9
	ADD 210, 30
	MOV #81, @20
	SLT -130, 9
	SUB @121, 103
	SLT -130, 9
	ADD 117, 160
	MOV -1, <-20
	MOV #81, @20
	MOV -1, <-20
	CMP @11, @16
	ADD 117, 161
	MOV #81, @20
	ADD -1, <-20
	MOV #71, @20
	SUB #0, -0
	JMP @71, #20
	SUB #0, -0
	ADD 117, 161
	JMP @81, #20
	SUB @121, 106
	SUB #9, 400
	SLT 0, 1
	CMP 300, 90
	CMP @121, 106
	SUB @11, <16
	CMP @121, 106
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	JMP -1, @-20
	SUB #9, 400
	CMP @121, 106
	SPL 0, <-702
	CMP @121, 106
	SPL 0, <-2
	SUB @121, 106
	CMP @121, 106
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	CMP -7, <-420
	MOV -1, <-20
