#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Nov 28 13:19:54 2022
# Process ID: 66194
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_data.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/new_covariance_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top new_covariance -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top new_covariance -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 66717 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.742 ; gain = 201.531 ; free physical = 38962 ; free virtual = 229262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'new_covariance' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1879]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'zext_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:309]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zext_op' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:309]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_data' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:44017' bound to instance 'c_LSQ_data' of component 'LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:9277]
INFO: [Synth 8-6157] synthesizing module 'LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:44017]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_data' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_data' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:43623]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_data' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:43623]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:43826]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_data' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:43826]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:43926]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_data' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:43926]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_data' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:44017]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 3 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (50#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (51#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (51#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
WARNING: [Synth 8-3848] Net data_we1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:28]
WARNING: [Synth 8-3848] Net data_dout1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:29]
WARNING: [Synth 8-3848] Net cov_we1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:38]
WARNING: [Synth 8-3848] Net cov_dout1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:80]
WARNING: [Synth 8-3848] Net MC_cov_pValidArray_3 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:3168]
WARNING: [Synth 8-3848] Net MC_cov_dataInArray_3 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:3164]
WARNING: [Synth 8-3848] Net MC_cov_nReadyArray_1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:3176]
INFO: [Synth 8-256] done synthesizing module 'new_covariance' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/new_covariance_optimized.vhd:43]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design zext_op has unconnected port clk
WARNING: [Synth 8-3331] design zext_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[1][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_we1
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[31]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[30]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[29]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[28]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[27]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[26]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[25]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[24]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[23]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[22]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[21]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[20]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[19]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[18]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[17]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[16]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2289.520 ; gain = 511.309 ; free physical = 38483 ; free virtual = 228789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2298.418 ; gain = 520.207 ; free physical = 38673 ; free virtual = 229031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2298.418 ; gain = 520.207 ; free physical = 38673 ; free virtual = 229031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2298.418 ; gain = 0.000 ; free physical = 38573 ; free virtual = 228884
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2452.258 ; gain = 0.000 ; free physical = 38389 ; free virtual = 228700
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2452.258 ; gain = 0.000 ; free physical = 38375 ; free virtual = 228686
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2452.258 ; gain = 674.047 ; free physical = 38662 ; free virtual = 228973
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2452.258 ; gain = 674.047 ; free physical = 38660 ; free virtual = 228971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2452.258 ; gain = 674.047 ; free physical = 38656 ; free virtual = 228968
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:43916]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/LSQ_data.v:44007]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 2452.258 ; gain = 674.047 ; free physical = 37196 ; free virtual = 227514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|     29598|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|     39450|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|     26771|
|4     |LSQ_data__GC0            |           1|     13313|
|5     |new_covariance__GCB0     |           1|     21911|
|6     |new_covariance__GCB1     |           1|     11877|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   3 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 66    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 160   
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 40    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1133  
+---Multipliers : 
	                32x32  Multipliers := 6     
+---RAMs : 
	              160 Bit         RAMs := 1     
	              128 Bit         RAMs := 3     
	                9 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 135   
	   2 Input     16 Bit        Muxes := 640   
	  17 Input     16 Bit        Muxes := 112   
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 718   
	  15 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 400   
	  15 Input      1 Bit        Muxes := 16    
Module STORE_QUEUE_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_data__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_data__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module andN__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge_notehb__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge_notehb__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module andN__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized0__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	                9 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	                9 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design LSQ_data__GC0 has port io_bbNumLoads[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phiC_27/tehb1/full_reg_reg )
INFO: [Synth 8-3886] merging instance 'forkC_50/generateBlocks[3].regblock/reg_value_reg' (FDP) to 'forkC_50/generateBlocks[4].regblock/reg_value_reg'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_44/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_44/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_44/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_44/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_44/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_44/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_44/multiply_unit/q1_reg is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: register mul_44/multiply_unit/q1_reg is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_44/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: register mul_44/multiply_unit/q2_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: register mul_44/multiply_unit/q2_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: register mul_44/multiply_unit/q1_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Buffer_42/tehb1/data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'Buffer_31/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_31/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_31/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_31/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_31/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_31/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_31/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_31/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_51/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_51/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_51/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_51/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_51/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_51/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_51/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_51/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'forkC_49/generateBlocks[3].regblock/reg_value_reg' (FDP) to 'forkC_49/generateBlocks[2].regblock/reg_value_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:45 . Memory (MB): peak = 2452.258 ; gain = 674.047 ; free physical = 31981 ; free virtual = 222375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------+---------------------------+-----------+----------------------+---------------+
|Module Name          | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+---------------------+---------------------------+-----------+----------------------+---------------+
|Buffer_22            | fifo/Memory_reg           | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|Buffer_13            | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_5             | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|new_covariance__GCB1 | Buffer_4/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|new_covariance__GCB1 | Buffer_51/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|new_covariance__GCB1 | Buffer_31/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|new_covariance__GCB1 | Buffer_26/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
+---------------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|new_covariance__GCB1 | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|new_covariance__GCB1 | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|new_covariance__GCB1 | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+---------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|     20341|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|     23851|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|     28288|
|4     |LSQ_data__GC0            |           1|      5582|
|5     |new_covariance__GCB0     |           1|      9463|
|6     |new_covariance__GCB1     |           1|      2208|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2452.258 ; gain = 674.047 ; free physical = 31761 ; free virtual = 222220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\tail_reg[0] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:19 . Memory (MB): peak = 2452.258 ; gain = 674.047 ; free physical = 31299 ; free virtual = 221787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------------+---------------------------+-----------+----------------------+---------------+
|Module Name          | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+---------------------+---------------------------+-----------+----------------------+---------------+
|Buffer_22            | fifo/Memory_reg           | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|Buffer_13            | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_5             | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|new_covariance__GCB1 | Buffer_4/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|new_covariance__GCB1 | Buffer_51/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|new_covariance__GCB1 | Buffer_31/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|new_covariance__GCB1 | Buffer_26/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
+---------------------+---------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|     19573|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|     22435|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|     28032|
|4     |LSQ_data__GC0            |           1|      5565|
|5     |new_covariance_GT0       |           1|     12244|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:02:39 . Memory (MB): peak = 2458.180 ; gain = 679.969 ; free physical = 30359 ; free virtual = 220848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|      5510|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|      7531|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|      9750|
|4     |LSQ_data__GC0            |           1|      2623|
|5     |new_covariance_GT0       |           1|      6666|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:02:46 . Memory (MB): peak = 2458.180 ; gain = 679.969 ; free physical = 34226 ; free virtual = 224744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:02:46 . Memory (MB): peak = 2458.180 ; gain = 679.969 ; free physical = 34225 ; free virtual = 224743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:02:49 . Memory (MB): peak = 2458.180 ; gain = 679.969 ; free physical = 34177 ; free virtual = 224695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:02:50 . Memory (MB): peak = 2458.180 ; gain = 679.969 ; free physical = 34177 ; free virtual = 224694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:52 . Memory (MB): peak = 2458.180 ; gain = 679.969 ; free physical = 34357 ; free virtual = 224874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:52 . Memory (MB): peak = 2458.180 ; gain = 679.969 ; free physical = 34357 ; free virtual = 224874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1004|
|2     |DSP48E1_3 |     1|
|3     |DSP48E1_4 |     1|
|4     |DSP48E1_5 |     1|
|5     |LUT1      |    20|
|6     |LUT2      |  1147|
|7     |LUT3      |  1452|
|8     |LUT4      |  6017|
|9     |LUT5      |  4977|
|10    |LUT6      |  9741|
|11    |MUXF7     |  1271|
|12    |MUXF8     |   102|
|13    |RAM16X1D  |     3|
|14    |RAM32M    |    14|
|15    |FDCE      |  2342|
|16    |FDPE      |   142|
|17    |FDRE      |  3752|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------------+------+
|      |Instance                           |Module                               |Cells |
+------+-----------------------------------+-------------------------------------+------+
|1     |top                                |                                     | 31987|
|2     |  Buffer_12                        |elasticBuffer__parameterized0_2      |    95|
|3     |    oehb1                          |OEHB__parameterized0_421             |    33|
|4     |    tehb1                          |TEHB__parameterized0_422             |    62|
|5     |  getelementptr_42                 |getelementptr_op_89                  |     1|
|6     |    join_write_temp                |join__parameterized0_207             |     1|
|7     |  getelementptr_38                 |getelementptr_op                     |     1|
|8     |    join_write_temp                |join__parameterized0_208             |     1|
|9     |  Buffer_1                         |elasticBuffer__parameterized0        |   162|
|10    |    oehb1                          |OEHB__parameterized0_427             |    70|
|11    |    tehb1                          |TEHB__parameterized0_428             |    65|
|12    |  Buffer_10                        |elasticBuffer__parameterized0_0      |   101|
|13    |    oehb1                          |OEHB__parameterized0_425             |    34|
|14    |    tehb1                          |TEHB__parameterized0_426             |    67|
|15    |  Buffer_11                        |elasticBuffer__parameterized0_1      |   100|
|16    |    oehb1                          |OEHB__parameterized0_423             |    33|
|17    |    tehb1                          |TEHB__parameterized0_424             |    67|
|18    |  Buffer_13                        |transpFIFO__parameterized2           |    29|
|19    |    fifo                           |elasticFifoInner__parameterized2_420 |    29|
|20    |  Buffer_14                        |TEHB__parameterized0                 |    34|
|21    |  Buffer_15                        |TEHB                                 |    14|
|22    |  Buffer_16                        |TEHB_3                               |     8|
|23    |  Buffer_17                        |TEHB_4                               |    10|
|24    |  Buffer_18                        |elasticBuffer__parameterized0_5      |    99|
|25    |    oehb1                          |OEHB__parameterized0_418             |    34|
|26    |    tehb1                          |TEHB__parameterized0_419             |    65|
|27    |  Buffer_19                        |elasticBuffer__parameterized0_6      |    97|
|28    |    oehb1                          |OEHB__parameterized0_416             |    35|
|29    |    tehb1                          |TEHB__parameterized0_417             |    62|
|30    |  Buffer_2                         |elasticBuffer__parameterized0_7      |   128|
|31    |    oehb1                          |OEHB__parameterized0_414             |    34|
|32    |    tehb1                          |TEHB__parameterized0_415             |    63|
|33    |  Buffer_20                        |elasticBuffer__parameterized0_8      |   132|
|34    |    oehb1                          |OEHB__parameterized0_412             |    66|
|35    |    tehb1                          |TEHB__parameterized0_413             |    66|
|36    |  Buffer_21                        |elasticBuffer__parameterized0_9      |   131|
|37    |    oehb1                          |OEHB__parameterized0_410             |    65|
|38    |    tehb1                          |TEHB__parameterized0_411             |    66|
|39    |  Buffer_22                        |transpFIFO                           |    18|
|40    |    fifo                           |elasticFifoInner                     |    18|
|41    |  Buffer_23                        |elasticBuffer__parameterized0_10     |   131|
|42    |    oehb1                          |OEHB__parameterized0_408             |    66|
|43    |    tehb1                          |TEHB__parameterized0_409             |    65|
|44    |  Buffer_24                        |elasticBuffer__parameterized0_11     |   132|
|45    |    oehb1                          |OEHB__parameterized0_406             |    67|
|46    |    tehb1                          |TEHB__parameterized0_407             |    65|
|47    |  Buffer_25                        |elasticBuffer__parameterized0_12     |   132|
|48    |    oehb1                          |OEHB__parameterized0_404             |    65|
|49    |    tehb1                          |TEHB__parameterized0_405             |    67|
|50    |  Buffer_26                        |transpFIFO__parameterized0           |    61|
|51    |    fifo                           |elasticFifoInner__parameterized0     |    61|
|52    |  Buffer_27                        |elasticBuffer__parameterized0_13     |    98|
|53    |    oehb1                          |OEHB__parameterized0_402             |    33|
|54    |    tehb1                          |TEHB__parameterized0_403             |    65|
|55    |  Buffer_28                        |elasticBuffer__parameterized0_14     |   131|
|56    |    oehb1                          |OEHB__parameterized0_400             |    65|
|57    |    tehb1                          |TEHB__parameterized0_401             |    66|
|58    |  Buffer_29                        |elasticBuffer__parameterized0_15     |   139|
|59    |    oehb1                          |OEHB__parameterized0_398             |    73|
|60    |    tehb1                          |TEHB__parameterized0_399             |    66|
|61    |  Buffer_3                         |elasticBuffer__parameterized1        |    28|
|62    |    oehb1                          |OEHB_396                             |    24|
|63    |    tehb1                          |TEHB_397                             |     4|
|64    |  Buffer_30                        |elasticBuffer__parameterized0_16     |   132|
|65    |    oehb1                          |OEHB__parameterized0_394             |    66|
|66    |    tehb1                          |TEHB__parameterized0_395             |    66|
|67    |  Buffer_31                        |transpFIFO__parameterized1           |    44|
|68    |    fifo                           |elasticFifoInner__parameterized1_393 |    44|
|69    |  Buffer_32                        |elasticBuffer__parameterized1_17     |     2|
|70    |    oehb1                          |OEHB_391                             |     1|
|71    |    tehb1                          |TEHB_392                             |     1|
|72    |  Buffer_33                        |elasticBuffer__parameterized1_18     |     4|
|73    |    oehb1                          |OEHB_389                             |     3|
|74    |    tehb1                          |TEHB_390                             |     1|
|75    |  Buffer_34                        |TEHB_19                              |     1|
|76    |  Buffer_35                        |TEHB_20                              |     1|
|77    |  Buffer_36                        |elasticBuffer__parameterized1_21     |     5|
|78    |    oehb1                          |OEHB_387                             |     2|
|79    |    tehb1                          |TEHB_388                             |     3|
|80    |  Buffer_37                        |elasticBuffer__parameterized1_22     |     4|
|81    |    oehb1                          |OEHB_385                             |     3|
|82    |    tehb1                          |TEHB_386                             |     1|
|83    |  Buffer_38                        |elasticBuffer__parameterized1_23     |     6|
|84    |    oehb1                          |OEHB_383                             |     5|
|85    |    tehb1                          |TEHB_384                             |     1|
|86    |  Buffer_39                        |elasticBuffer__parameterized1_24     |     2|
|87    |    oehb1                          |OEHB_381                             |     1|
|88    |    tehb1                          |TEHB_382                             |     1|
|89    |  Buffer_4                         |transpFIFO__parameterized2_25        |    87|
|90    |    fifo                           |elasticFifoInner__parameterized2_380 |    87|
|91    |  Buffer_40                        |elasticBuffer__parameterized1_26     |     4|
|92    |    oehb1                          |OEHB_378                             |     3|
|93    |    tehb1                          |TEHB_379                             |     1|
|94    |  Buffer_41                        |elasticBuffer__parameterized1_27     |     4|
|95    |    oehb1                          |OEHB_376                             |     3|
|96    |    tehb1                          |TEHB_377                             |     1|
|97    |  Buffer_42                        |elasticBuffer__parameterized1_28     |     3|
|98    |    oehb1                          |OEHB_374                             |     2|
|99    |    tehb1                          |TEHB_375                             |     1|
|100   |  Buffer_43                        |elasticBuffer__parameterized1_29     |     2|
|101   |    oehb1                          |OEHB_372                             |     1|
|102   |    tehb1                          |TEHB_373                             |     1|
|103   |  Buffer_44                        |elasticBuffer__parameterized1_30     |     6|
|104   |    oehb1                          |OEHB_370                             |     4|
|105   |    tehb1                          |TEHB_371                             |     2|
|106   |  Buffer_46                        |elasticBuffer__parameterized1_31     |     6|
|107   |    oehb1                          |OEHB_368                             |     3|
|108   |    tehb1                          |TEHB_369                             |     3|
|109   |  Buffer_47                        |TEHB_32                              |     1|
|110   |  Buffer_48                        |elasticBuffer__parameterized1_33     |     4|
|111   |    oehb1                          |OEHB_366                             |     3|
|112   |    tehb1                          |TEHB_367                             |     1|
|113   |  Buffer_49                        |elasticBuffer__parameterized1_34     |     4|
|114   |    oehb1                          |OEHB_364                             |     3|
|115   |    tehb1                          |TEHB_365                             |     1|
|116   |  Buffer_5                         |transpFIFO__parameterized2_35        |    81|
|117   |    fifo                           |elasticFifoInner__parameterized2     |    81|
|118   |  Buffer_50                        |TEHB_36                              |    47|
|119   |  Buffer_51                        |transpFIFO__parameterized1_37        |    55|
|120   |    fifo                           |elasticFifoInner__parameterized1     |    55|
|121   |  Buffer_6                         |elasticBuffer__parameterized1_38     |    30|
|122   |    oehb1                          |OEHB_362                             |    26|
|123   |    tehb1                          |TEHB_363                             |     4|
|124   |  Buffer_7                         |elasticBuffer__parameterized0_39     |   168|
|125   |    oehb1                          |OEHB__parameterized0_360             |   101|
|126   |    tehb1                          |TEHB__parameterized0_361             |    67|
|127   |  Buffer_8                         |elasticBuffer__parameterized0_40     |   101|
|128   |    oehb1                          |OEHB__parameterized0_358             |    34|
|129   |    tehb1                          |TEHB__parameterized0_359             |    67|
|130   |  Buffer_9                         |elasticBuffer__parameterized0_41     |   101|
|131   |    oehb1                          |OEHB__parameterized0                 |    34|
|132   |    tehb1                          |TEHB__parameterized0_357             |    67|
|133   |  MC_cov                           |MemCont__parameterized0              |   109|
|134   |  MC_data                          |MemCont                              |   309|
|135   |    read_arbiter                   |read_memory_arbiter                  |   197|
|136   |      data                         |read_data_signals                    |   197|
|137   |  add_10                           |add_op                               |    24|
|138   |    join_write_temp                |join__parameterized0_355             |     1|
|139   |      allPValidAndGate             |andN_356                             |     1|
|140   |  add_21                           |add_op_42                            |    28|
|141   |    join_write_temp                |join__parameterized0_353             |     1|
|142   |      allPValidAndGate             |andN_354                             |     1|
|143   |  add_24                           |add_op_43                            |    23|
|144   |    join_write_temp                |join__parameterized0_351             |     1|
|145   |      allPValidAndGate             |andN_352                             |     1|
|146   |  add_45                           |add_op_44                            |    13|
|147   |    join_write_temp                |join__parameterized0_349             |     1|
|148   |      allPValidAndGate             |andN_350                             |     1|
|149   |  add_46                           |add_op_45                            |    28|
|150   |    join_write_temp                |join__parameterized0_347             |     1|
|151   |      allPValidAndGate             |andN_348                             |     1|
|152   |  add_53                           |add_op_46                            |    24|
|153   |    join_write_temp                |join__parameterized0_345             |     1|
|154   |      allPValidAndGate             |andN_346                             |     1|
|155   |  add_56                           |add_op_47                            |    10|
|156   |    join_write_temp                |join__parameterized0_343             |     1|
|157   |      allPValidAndGate             |andN_344                             |     1|
|158   |  add_9                            |add_op_48                            |    41|
|159   |    join_write_temp                |join__parameterized0_341             |     2|
|160   |      allPValidAndGate             |andN_342                             |     1|
|161   |  c_LSQ_data                       |LSQ_data                             | 25224|
|162   |    LOAD_PORT_LSQ_data             |LOAD_PORT_LSQ_data                   |    17|
|163   |    LOAD_PORT_LSQ_data_1           |LOAD_PORT_LSQ_data_339               |    18|
|164   |    STORE_ADDR_PORT_LSQ_data       |STORE_DATA_PORT_LSQ_data             |    17|
|165   |    STORE_DATA_PORT_LSQ_data       |STORE_DATA_PORT_LSQ_data_340         |    16|
|166   |    loadQ                          |LOAD_QUEUE_LSQ_data                  | 13336|
|167   |    storeQ                         |STORE_QUEUE_LSQ_data                 | 11820|
|168   |  end_0                            |end_node                             |     1|
|169   |    mem_and                        |andN__parameterized0                 |     1|
|170   |  forkC_35                         |\fork                                |    13|
|171   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_336          |     6|
|172   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_337          |     4|
|173   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_338          |     3|
|174   |  forkC_37                         |fork__parameterized1                 |    29|
|175   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_332          |     3|
|176   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_333          |     5|
|177   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_334          |     8|
|178   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_335          |    13|
|179   |  forkC_38                         |fork__parameterized1_49              |     8|
|180   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_329          |     2|
|181   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_330          |     4|
|182   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_331          |     2|
|183   |  forkC_39                         |fork__parameterized1_50              |    13|
|184   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_325          |     3|
|185   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_326          |     4|
|186   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_327          |     4|
|187   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_328          |     2|
|188   |  forkC_40                         |fork__parameterized4                 |    26|
|189   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_320          |     8|
|190   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_321          |     6|
|191   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_322          |     4|
|192   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_323          |     3|
|193   |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_324          |     5|
|194   |  forkC_41                         |fork_51                              |    48|
|195   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_317          |    41|
|196   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_318          |     2|
|197   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_319          |     5|
|198   |  forkC_43                         |fork_52                              |    32|
|199   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_314          |    11|
|200   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_315          |    16|
|201   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_316          |     5|
|202   |  forkC_45                         |fork__parameterized0                 |     4|
|203   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_312          |     3|
|204   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_313          |     1|
|205   |  forkC_47                         |fork__parameterized0_53              |     2|
|206   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_310          |     1|
|207   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_311          |     1|
|208   |  forkC_48                         |fork__parameterized1_54              |    11|
|209   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_306          |     5|
|210   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_307          |     2|
|211   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_308          |     3|
|212   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_309          |     1|
|213   |  forkC_49                         |fork__parameterized4_55              |    10|
|214   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_302          |     1|
|215   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_303          |     3|
|216   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_304          |     3|
|217   |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_305          |     3|
|218   |  forkC_50                         |fork__parameterized4_56              |    13|
|219   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_297          |     2|
|220   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_298          |     4|
|221   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_299          |     3|
|222   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_300          |     1|
|223   |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_301          |     3|
|224   |  forkC_51                         |fork_57                              |     9|
|225   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_294          |     3|
|226   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_295          |     2|
|227   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_296          |     4|
|228   |  fork_0                           |fork__parameterized3                 |     8|
|229   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_292          |     6|
|230   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_293          |     2|
|231   |  fork_10                          |fork__parameterized3_58              |     6|
|232   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_290          |     3|
|233   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_291          |     3|
|234   |  fork_11                          |fork__parameterized3_59              |     6|
|235   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_288          |     4|
|236   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_289          |     2|
|237   |  fork_12                          |fork__parameterized3_60              |     8|
|238   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_286          |     3|
|239   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_287          |     5|
|240   |  fork_13                          |fork__parameterized3_61              |     7|
|241   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_284          |     5|
|242   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_285          |     2|
|243   |  fork_14                          |fork__parameterized3_62              |     8|
|244   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_282          |     2|
|245   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_283          |     6|
|246   |  fork_15                          |fork__parameterized3_63              |     2|
|247   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_280          |     1|
|248   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_281          |     1|
|249   |  fork_16                          |fork__parameterized3_64              |     8|
|250   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_278          |     3|
|251   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_279          |     5|
|252   |  fork_17                          |fork__parameterized3_65              |     9|
|253   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_276          |     6|
|254   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_277          |     3|
|255   |  fork_18                          |fork__parameterized3_66              |     9|
|256   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_274          |     4|
|257   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_275          |     5|
|258   |  fork_19                          |fork__parameterized3_67              |     8|
|259   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_272          |     3|
|260   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_273          |     5|
|261   |  fork_2                           |fork__parameterized3_68              |     6|
|262   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_270          |     4|
|263   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_271          |     2|
|264   |  fork_20                          |fork__parameterized3_69              |    12|
|265   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_268          |     3|
|266   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_269          |     9|
|267   |  fork_22                          |fork__parameterized1_70              |    10|
|268   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_264          |     2|
|269   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_265          |     1|
|270   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_266          |     2|
|271   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_267          |     5|
|272   |  fork_23                          |fork__parameterized1_71              |    12|
|273   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_260          |     2|
|274   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_261          |     2|
|275   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_262          |     2|
|276   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_263          |     6|
|277   |  fork_24                          |fork__parameterized1_72              |    11|
|278   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_256          |     1|
|279   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_257          |     1|
|280   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_258          |     1|
|281   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_259          |     8|
|282   |  fork_25                          |fork__parameterized1_73              |    15|
|283   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_252          |     4|
|284   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_253          |     6|
|285   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_254          |     3|
|286   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_255          |     2|
|287   |  fork_29                          |fork_74                              |    12|
|288   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_249          |     8|
|289   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_250          |     2|
|290   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_251          |     2|
|291   |  fork_3                           |fork__parameterized3_75              |     5|
|292   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_247          |     3|
|293   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_248          |     2|
|294   |  fork_30                          |fork__parameterized5                 |    21|
|295   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_242          |     6|
|296   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_243          |     2|
|297   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_244          |     6|
|298   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_245          |     1|
|299   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_246          |     6|
|300   |  fork_31                          |fork__parameterized5_76              |    15|
|301   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_237          |     4|
|302   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_238          |     3|
|303   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_239          |     2|
|304   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_240          |     1|
|305   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_241          |     5|
|306   |  fork_32                          |fork_77                              |     3|
|307   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_234          |     1|
|308   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_235          |     1|
|309   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_236          |     1|
|310   |  fork_36                          |fork__parameterized0_78              |     4|
|311   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_232          |     1|
|312   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_233          |     3|
|313   |  fork_4                           |fork__parameterized3_79              |     6|
|314   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_230          |     3|
|315   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_231          |     3|
|316   |  fork_42                          |fork__parameterized0_80              |     6|
|317   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_228          |     3|
|318   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_229          |     3|
|319   |  fork_44                          |fork__parameterized0_81              |     2|
|320   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_226          |     1|
|321   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_227          |     1|
|322   |  fork_46                          |fork__parameterized0_82              |     3|
|323   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_224          |     2|
|324   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_225          |     1|
|325   |  fork_5                           |fork__parameterized3_83              |     8|
|326   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_222          |     3|
|327   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_223          |     5|
|328   |  fork_52                          |fork__parameterized0_84              |     5|
|329   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_220          |     2|
|330   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_221          |     3|
|331   |  fork_55                          |fork__parameterized0_85              |     8|
|332   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_218          |     6|
|333   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_219          |     2|
|334   |  fork_59                          |fork__parameterized0_86              |     3|
|335   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_216          |     1|
|336   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_217          |     2|
|337   |  fork_6                           |fork__parameterized3_87              |     5|
|338   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_214          |     1|
|339   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_215          |     4|
|340   |  fork_7                           |fork__parameterized3_88              |     8|
|341   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_212          |     3|
|342   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_213          |     5|
|343   |  fork_8                           |fork__parameterized6                 |     5|
|344   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_209          |     2|
|345   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_210          |     2|
|346   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_211          |     1|
|347   |  icmp_11                          |icmp_ult_op                          |     6|
|348   |    join_write_temp                |join__parameterized0_205             |     1|
|349   |      allPValidAndGate             |andN_206                             |     1|
|350   |  icmp_22                          |icmp_ult_op_90                       |     6|
|351   |    join_write_temp                |join__parameterized0_203             |     1|
|352   |      allPValidAndGate             |andN_204                             |     1|
|353   |  icmp_25                          |icmp_ult_op_91                       |     6|
|354   |    join_write_temp                |join__parameterized0_201             |     1|
|355   |      allPValidAndGate             |andN_202                             |     1|
|356   |  icmp_29                          |icmp_ult_op_92                       |     7|
|357   |    join_write_temp                |join__parameterized0_199             |     2|
|358   |      allPValidAndGate             |andN_200                             |     1|
|359   |  icmp_47                          |icmp_ult_op_93                       |     7|
|360   |    join_write_temp                |join__parameterized0_197             |     1|
|361   |      allPValidAndGate             |andN_198                             |     1|
|362   |  icmp_54                          |icmp_ult_op_94                       |     6|
|363   |    join_write_temp                |join__parameterized0_195             |     1|
|364   |      allPValidAndGate             |andN_196                             |     1|
|365   |  icmp_57                          |icmp_ult_op_95                       |     8|
|366   |    join_write_temp                |join__parameterized0_193             |     2|
|367   |      allPValidAndGate             |andN_194                             |     1|
|368   |  load_19                          |mc_load_op                           |   150|
|369   |    Buffer_1                       |TEHB__parameterized0_191             |    73|
|370   |    Buffer_2                       |TEHB__parameterized0_192             |    77|
|371   |  load_8                           |mc_load_op_96                        |   102|
|372   |    Buffer_1                       |TEHB__parameterized0_189             |    67|
|373   |    Buffer_2                       |TEHB__parameterized0_190             |    35|
|374   |  mul_44                           |mul_op                               |    46|
|375   |    buff                           |delay_buffer                         |     6|
|376   |    \join                          |join__parameterized0_186             |     1|
|377   |      allPValidAndGate             |andN_188                             |     1|
|378   |    multiply_unit                  |mul_4_stage                          |    37|
|379   |    oehb                           |OEHB_187                             |     2|
|380   |  phiC_15                          |cntrlMerge                           |    25|
|381   |    fork_C1                        |fork__parameterized2_182             |    14|
|382   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_184          |     3|
|383   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_185          |    11|
|384   |    oehb1                          |TEHB_183                             |    11|
|385   |  phiC_16                          |cntrlMerge_97                        |    39|
|386   |    fork_C1                        |fork__parameterized2_178             |     2|
|387   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_180          |     1|
|388   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_181          |     1|
|389   |    oehb1                          |TEHB_179                             |    37|
|390   |  phiC_17                          |merge__parameterized1                |     1|
|391   |    tehb1                          |TEHB_177                             |     1|
|392   |  phiC_18                          |cntrlMerge_98                        |    54|
|393   |    fork_C1                        |fork__parameterized2_173             |     9|
|394   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_175          |     3|
|395   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_176          |     6|
|396   |    oehb1                          |TEHB_174                             |    45|
|397   |  phiC_19                          |merge__parameterized1_99             |     1|
|398   |    tehb1                          |TEHB_172                             |     1|
|399   |  phiC_20                          |merge__parameterized1_100            |     2|
|400   |    tehb1                          |TEHB_171                             |     2|
|401   |  phiC_21                          |cntrlMerge_101                       |    17|
|402   |    fork_C1                        |fork__parameterized2_167             |     9|
|403   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_169          |     1|
|404   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_170          |     8|
|405   |    oehb1                          |TEHB_168                             |     8|
|406   |  phiC_22                          |merge__parameterized1_102            |     8|
|407   |    tehb1                          |TEHB_166                             |     8|
|408   |  phiC_23                          |cntrlMerge_103                       |    27|
|409   |    fork_C1                        |fork__parameterized2_162             |    10|
|410   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_164          |     5|
|411   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_165          |     5|
|412   |    oehb1                          |TEHB_163                             |    17|
|413   |  phiC_24                          |cntrlMerge_104                       |   344|
|414   |    fork_C1                        |fork__parameterized2                 |     4|
|415   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock              |     2|
|416   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_161          |     2|
|417   |    oehb1                          |TEHB_160                             |   340|
|418   |  phiC_25                          |merge__parameterized1_105            |    38|
|419   |    tehb1                          |TEHB_159                             |    38|
|420   |  phiC_26                          |merge__parameterized2                |     1|
|421   |    tehb1                          |TEHB_158                             |     1|
|422   |  phi_1                            |mux                                  |    65|
|423   |    tehb1                          |TEHB__parameterized0_157             |    65|
|424   |  phi_15                           |mux_106                              |   126|
|425   |    tehb1                          |TEHB__parameterized0_156             |   126|
|426   |  phi_28                           |mux_107                              |    65|
|427   |    tehb1                          |TEHB__parameterized0_155             |    65|
|428   |  phi_3                            |mux_108                              |    63|
|429   |    tehb1                          |TEHB__parameterized0_154             |    63|
|430   |  phi_32                           |mux_109                              |    65|
|431   |    tehb1                          |TEHB__parameterized0_153             |    65|
|432   |  phi_34                           |mux_110                              |    92|
|433   |    tehb1                          |TEHB__parameterized0_152             |    92|
|434   |  phi_35                           |mux_111                              |    65|
|435   |    tehb1                          |TEHB__parameterized0_151             |    65|
|436   |  phi_4                            |mux_112                              |   158|
|437   |    tehb1                          |TEHB__parameterized0_150             |   158|
|438   |  phi_n0                           |merge__parameterized0                |    98|
|439   |    tehb1                          |TEHB__parameterized0_149             |    98|
|440   |  phi_n1                           |merge                                |    71|
|441   |    tehb1                          |TEHB__parameterized0_148             |    71|
|442   |  phi_n10                          |merge__parameterized0_113            |    98|
|443   |    tehb1                          |TEHB__parameterized0_147             |    98|
|444   |  phi_n11                          |merge__parameterized0_114            |    65|
|445   |    tehb1                          |TEHB__parameterized0_146             |    65|
|446   |  phi_n12                          |merge__parameterized0_115            |    65|
|447   |    tehb1                          |TEHB__parameterized0_145             |    65|
|448   |  phi_n13                          |merge_116                            |    67|
|449   |    tehb1                          |TEHB__parameterized0_144             |    67|
|450   |  phi_n14                          |merge_117                            |   108|
|451   |    tehb1                          |TEHB__parameterized0_143             |   108|
|452   |  phi_n2                           |merge__parameterized0_118            |    32|
|453   |    tehb1                          |TEHB__parameterized0_142             |    32|
|454   |  phi_n3                           |merge__parameterized0_119            |    33|
|455   |    tehb1                          |TEHB__parameterized0_141             |    33|
|456   |  phi_n4                           |merge_120                            |    78|
|457   |    tehb1                          |TEHB__parameterized0_140             |    78|
|458   |  phi_n5                           |merge_121                            |    65|
|459   |    tehb1                          |TEHB__parameterized0_139             |    65|
|460   |  phi_n6                           |merge__parameterized0_122            |    65|
|461   |    tehb1                          |TEHB__parameterized0_138             |    65|
|462   |  phi_n7                           |merge_123                            |    96|
|463   |    tehb1                          |TEHB__parameterized0_137             |    96|
|464   |  phi_n8                           |merge__parameterized0_124            |    66|
|465   |    tehb1                          |TEHB__parameterized0_136             |    66|
|466   |  phi_n9                           |merge_125                            |    68|
|467   |    tehb1                          |TEHB__parameterized0_135             |    68|
|468   |  ret_0                            |ret_op                               |    65|
|469   |    tehb                           |TEHB__parameterized0_134             |    65|
|470   |  shl_13                           |shl_op                               |     1|
|471   |    join_write_temp                |join__parameterized0_132             |     1|
|472   |      allPValidAndGate             |andN_133                             |     1|
|473   |  shl_49                           |shl_op_126                           |     1|
|474   |    join_write_temp                |join__parameterized0_130             |     1|
|475   |      allPValidAndGate             |andN_131                             |     1|
|476   |  start_0                          |start_node                           |     9|
|477   |    startBuff                      |elasticBuffer                        |     5|
|478   |      oehb1                        |OEHB                                 |     2|
|479   |      tehb1                        |TEHB_129                             |     3|
|480   |  store_1                          |mc_store_op                          |     1|
|481   |    join_write                     |join__parameterized0_127             |     1|
|482   |      allPValidAndGate             |andN_128                             |     1|
|483   |  sub_20                           |sub_op                               |     1|
|484   |    join_write_temp                |join__parameterized0                 |     1|
|485   |      allPValidAndGate             |andN                                 |     1|
|486   |  zext_51                          |zext_op                              |     1|
+------+-----------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:52 . Memory (MB): peak = 2458.180 ; gain = 679.969 ; free physical = 34357 ; free virtual = 224874
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:02:51 . Memory (MB): peak = 2458.180 ; gain = 526.129 ; free physical = 38096 ; free virtual = 228614
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:02:57 . Memory (MB): peak = 2458.180 ; gain = 679.969 ; free physical = 38093 ; free virtual = 228605
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2458.180 ; gain = 0.000 ; free physical = 38082 ; free virtual = 228594
INFO: [Netlist 29-17] Analyzing 2397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/Dynamatic/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.285 ; gain = 0.000 ; free physical = 38029 ; free virtual = 228541
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
257 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:03:22 . Memory (MB): peak = 2502.285 ; gain = 1006.105 ; free physical = 38195 ; free virtual = 228707
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:23:28 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : new_covariance
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 20639 |     0 |    101400 | 20.35 |
|   LUT as Logic             | 20577 |     0 |    101400 | 20.29 |
|   LUT as Memory            |    62 |     0 |     35000 |  0.18 |
|     LUT as Distributed RAM |    62 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  6236 |     0 |    202800 |  3.07 |
|   Register as Flip Flop    |  6236 |     0 |    202800 |  3.07 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1271 |     0 |     50700 |  2.51 |
| F8 Muxes                   |   102 |     0 |     25350 |  0.40 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 142   |          Yes |           - |          Set |
| 2342  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3752  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9741 |                 LUT |
| LUT4     | 6017 |                 LUT |
| LUT5     | 4977 |                 LUT |
| FDRE     | 3752 |        Flop & Latch |
| FDCE     | 2342 |        Flop & Latch |
| LUT3     | 1452 |                 LUT |
| MUXF7    | 1271 |               MuxFx |
| LUT2     | 1147 |                 LUT |
| CARRY4   | 1004 |          CarryLogic |
| FDPE     |  142 |        Flop & Latch |
| MUXF8    |  102 |               MuxFx |
| RAMD32   |   90 |  Distributed Memory |
| RAMS32   |   28 |  Distributed Memory |
| LUT1     |   20 |                 LUT |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:23:35 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : new_covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 Buffer_41/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_8/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 2.429ns (28.780%)  route 6.011ns (71.220%))
  Logic Levels:           22  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6356, unset)         0.672     0.672    Buffer_41/oehb1/clk
                         FDCE                                         r  Buffer_41/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_41/oehb1/validArray_reg[0]/Q
                         net (fo=9, unplaced)         0.699     1.580    Buffer_6/oehb1/phiC_23_pValidArray_0
                         LUT6 (Prop_lut6_I0_O)        0.153     1.733 r  Buffer_6/oehb1/full_reg_i_2__50/O
                         net (fo=10, unplaced)        0.383     2.116    phiC_23/oehb1/full_reg_reg_3
                         LUT4 (Prop_lut4_I1_O)        0.053     2.169 f  phiC_23/oehb1/full_reg_i_3__24/O
                         net (fo=27, unplaced)        0.407     2.576    phiC_24/oehb1/reg_value_reg_18
                         LUT6 (Prop_lut6_I2_O)        0.053     2.629 f  phiC_24/oehb1/reg_value_i_2__51/O
                         net (fo=6, unplaced)         0.372     3.001    phiC_24/oehb1/full_reg_reg_3
                         LUT2 (Prop_lut2_I0_O)        0.053     3.054 f  phiC_24/oehb1/dataOutArray[0]_carry_i_11/O
                         net (fo=75, unplaced)        0.432     3.486    phiC_24/oehb1/dataOutArray[0]_carry_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.539 r  phiC_24/oehb1/dataOutArray[0]_carry_i_9/O
                         net (fo=1, unplaced)         0.461     4.000    add_46/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     4.350 r  add_46/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.358    add_46/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.418 r  add_46/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.418    add_46/dataOutArray[0]_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.478 r  add_46/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.478    add_46/dataOutArray[0]_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.538 r  add_46/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.538    add_46/dataOutArray[0]_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.598 r  add_46/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    add_46/dataOutArray[0]_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.658 r  add_46/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.658    add_46/dataOutArray[0]_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.718 r  add_46/dataOutArray[0]_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.718    add_46/dataOutArray[0]_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     4.938 f  add_46/dataOutArray[0]_carry__6/O[1]
                         net (fo=3, unplaced)         0.258     5.196    add_46/validArray_reg[0][29]
                         LUT2 (Prop_lut2_I1_O)        0.155     5.351 r  add_46/dataOutArray[0]0_carry__2_i_1/O
                         net (fo=1, unplaced)         0.000     5.351    icmp_47/data_reg_reg[0][1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.299     5.650 f  icmp_47/dataOutArray[0]0_carry__2/CO[1]
                         net (fo=36, unplaced)        0.314     5.964    Buffer_31/fifo/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     6.117 f  Buffer_31/fifo/i__i_3__6/O
                         net (fo=2, unplaced)         0.351     6.468    Buffer_31/fifo/i__i_3__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     6.521 r  Buffer_31/fifo/i__i_1__15/O
                         net (fo=7, unplaced)         0.375     6.896    store_1/join_write/allPValidAndGate/shl_49_pValidArray_0
                         LUT6 (Prop_lut6_I4_O)        0.053     6.949 r  store_1/join_write/allPValidAndGate/i_/O
                         net (fo=74, unplaced)        0.432     7.381    shl_49/join_write_temp/allPValidAndGate/Tail[1]_i_2__1
                         LUT6 (Prop_lut6_I5_O)        0.053     7.434 r  shl_49/join_write_temp/allPValidAndGate/i_/O
                         net (fo=2, unplaced)         0.351     7.785    Buffer_9/oehb1/store_1_readyArray_1
                         LUT4 (Prop_lut4_I3_O)        0.053     7.838 r  Buffer_9/oehb1/Tail[1]_i_2__1/O
                         net (fo=12, unplaced)        0.388     8.226    fork_17/generateBlocks[0].regblock/data_reg_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.053     8.279 r  fork_17/generateBlocks[0].regblock/full_reg_i_2__20/O
                         net (fo=4, unplaced)         0.364     8.643    fork_17/generateBlocks[0].regblock/oehb1_ready
                         LUT3 (Prop_lut3_I0_O)        0.053     8.696 r  fork_17/generateBlocks[0].regblock/data_reg[31]_i_1__15/O
                         net (fo=32, unplaced)        0.416     9.112    Buffer_8/oehb1/data_reg_reg[0]_0[0]
                         FDCE                                         r  Buffer_8/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=6356, unset)         0.638     4.638    Buffer_8/oehb1/clk
                         FDCE                                         r  Buffer_8/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_8/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                 -4.808    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.172 ; gain = 162.887 ; free physical = 37789 ; free virtual = 228301
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.711 ; gain = 114.539 ; free physical = 37777 ; free virtual = 228289

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 71ea76b6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.711 ; gain = 0.000 ; free physical = 37777 ; free virtual = 228289

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 71ea76b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2832.688 ; gain = 0.004 ; free physical = 37656 ; free virtual = 228168
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 91845a4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2832.688 ; gain = 0.004 ; free physical = 37654 ; free virtual = 228166
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15516fee8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2832.688 ; gain = 0.004 ; free physical = 37646 ; free virtual = 228158
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 15516fee8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2832.688 ; gain = 0.004 ; free physical = 37644 ; free virtual = 228156
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15516fee8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2832.688 ; gain = 0.004 ; free physical = 37645 ; free virtual = 228157
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15516fee8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2832.688 ; gain = 0.004 ; free physical = 37645 ; free virtual = 228157
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2832.688 ; gain = 0.000 ; free physical = 37645 ; free virtual = 228157
Ending Logic Optimization Task | Checksum: a7560ae4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2832.688 ; gain = 0.004 ; free physical = 37645 ; free virtual = 228158

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a7560ae4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2832.688 ; gain = 0.000 ; free physical = 37643 ; free virtual = 228155

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a7560ae4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2832.688 ; gain = 0.000 ; free physical = 37633 ; free virtual = 228145

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2832.688 ; gain = 0.000 ; free physical = 37633 ; free virtual = 228145
Ending Netlist Obfuscation Task | Checksum: a7560ae4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2832.688 ; gain = 0.000 ; free physical = 37623 ; free virtual = 228135
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2832.688 ; gain = 167.516 ; free physical = 37618 ; free virtual = 228130
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2888.488 ; gain = 0.000 ; free physical = 37535 ; free virtual = 228047
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b61e787

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2888.488 ; gain = 0.000 ; free physical = 37534 ; free virtual = 228046
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2888.488 ; gain = 0.000 ; free physical = 37547 ; free virtual = 228059

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fdb43640

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2888.488 ; gain = 0.000 ; free physical = 37503 ; free virtual = 228015

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb05e99c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2900.480 ; gain = 11.992 ; free physical = 37447 ; free virtual = 227959

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb05e99c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2900.480 ; gain = 11.992 ; free physical = 37444 ; free virtual = 227956
Phase 1 Placer Initialization | Checksum: 1eb05e99c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2900.480 ; gain = 11.992 ; free physical = 37436 ; free virtual = 227948

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 113668e7c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2932.645 ; gain = 44.156 ; free physical = 37417 ; free virtual = 227929

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 94 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1033 nets or cells. Created 1000 new cells, deleted 33 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.051 ; gain = 0.000 ; free physical = 37420 ; free virtual = 227932

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             33  |                  1033  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |             33  |                  1033  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 28c7bbb70

Time (s): cpu = 00:01:53 ; elapsed = 00:00:48 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37421 ; free virtual = 227933
Phase 2.2 Global Placement Core | Checksum: 298680afd

Time (s): cpu = 00:02:04 ; elapsed = 00:00:52 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37416 ; free virtual = 227928
Phase 2 Global Placement | Checksum: 298680afd

Time (s): cpu = 00:02:04 ; elapsed = 00:00:52 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37430 ; free virtual = 227942

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2032689dd

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37416 ; free virtual = 227928

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2285e777d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:00 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37406 ; free virtual = 227918

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 185fcee80

Time (s): cpu = 00:02:21 ; elapsed = 00:01:00 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37389 ; free virtual = 227902

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1efbd579b

Time (s): cpu = 00:02:21 ; elapsed = 00:01:00 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37402 ; free virtual = 227914

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d04e8de9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37400 ; free virtual = 227912

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 28b5d73df

Time (s): cpu = 00:02:44 ; elapsed = 00:01:17 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37415 ; free virtual = 227927

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f53af92d

Time (s): cpu = 00:02:46 ; elapsed = 00:01:19 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37380 ; free virtual = 227892

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ef8651e2

Time (s): cpu = 00:02:46 ; elapsed = 00:01:19 . Memory (MB): peak = 2960.051 ; gain = 71.562 ; free physical = 37387 ; free virtual = 227899

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e303a560

Time (s): cpu = 00:03:05 ; elapsed = 00:01:30 . Memory (MB): peak = 2968.051 ; gain = 79.562 ; free physical = 37377 ; free virtual = 227889
Phase 3 Detail Placement | Checksum: 1e303a560

Time (s): cpu = 00:03:05 ; elapsed = 00:01:30 . Memory (MB): peak = 2968.051 ; gain = 79.562 ; free physical = 37377 ; free virtual = 227889

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16e9a224c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16e9a224c

Time (s): cpu = 00:03:18 ; elapsed = 00:01:34 . Memory (MB): peak = 2993.855 ; gain = 105.367 ; free physical = 37369 ; free virtual = 227881
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.034. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16f872d8e

Time (s): cpu = 00:03:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2993.855 ; gain = 105.367 ; free physical = 37228 ; free virtual = 227741
Phase 4.1 Post Commit Optimization | Checksum: 16f872d8e

Time (s): cpu = 00:03:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2993.855 ; gain = 105.367 ; free physical = 37228 ; free virtual = 227741

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16f872d8e

Time (s): cpu = 00:03:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2993.855 ; gain = 105.367 ; free physical = 37213 ; free virtual = 227726

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16f872d8e

Time (s): cpu = 00:03:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2993.855 ; gain = 105.367 ; free physical = 37212 ; free virtual = 227725

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.855 ; gain = 0.000 ; free physical = 37212 ; free virtual = 227725
Phase 4.4 Final Placement Cleanup | Checksum: 1ca3ae83d

Time (s): cpu = 00:03:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2993.855 ; gain = 105.367 ; free physical = 37214 ; free virtual = 227726
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca3ae83d

Time (s): cpu = 00:03:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2993.855 ; gain = 105.367 ; free physical = 37214 ; free virtual = 227726
Ending Placer Task | Checksum: e1f9bba9

Time (s): cpu = 00:03:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2993.855 ; gain = 105.367 ; free physical = 37214 ; free virtual = 227727
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:59 ; elapsed = 00:02:07 . Memory (MB): peak = 2993.855 ; gain = 161.168 ; free physical = 37274 ; free virtual = 227786
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fad68a5 ConstDB: 0 ShapeSum: d24c5304 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 41bf26a7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3120.938 ; gain = 27.656 ; free physical = 36980 ; free virtual = 227492
Post Restoration Checksum: NetGraph: 2edc03b6 NumContArr: 12e322f1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 41bf26a7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3150.746 ; gain = 57.465 ; free physical = 36970 ; free virtual = 227483

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 41bf26a7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3162.746 ; gain = 69.465 ; free physical = 36921 ; free virtual = 227434

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 41bf26a7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3162.746 ; gain = 69.465 ; free physical = 36920 ; free virtual = 227433
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ff2cc7d2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 3179.066 ; gain = 85.785 ; free physical = 36898 ; free virtual = 227410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.728 | TNS=-18561.812| WHS=-0.253 | THS=-92.235|

Phase 2 Router Initialization | Checksum: 267bf69ce

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 3180.066 ; gain = 86.785 ; free physical = 36908 ; free virtual = 227420

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22472
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22472
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 148aafd37

Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 3254.512 ; gain = 161.230 ; free physical = 36880 ; free virtual = 227392
INFO: [Route 35-580] Design has 668 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                       c_LSQ_data/loadQ/checkBits_11_reg/D|
|                      clk |                      clk |                                                                       c_LSQ_data/loadQ/checkBits_14_reg/D|
|                      clk |                      clk |                                                                        c_LSQ_data/loadQ/checkBits_1_reg/D|
|                      clk |                      clk |                                                                        c_LSQ_data/loadQ/checkBits_5_reg/D|
|                      clk |                      clk |                                                                        c_LSQ_data/loadQ/checkBits_8_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11841
 Number of Nodes with overlaps = 2165
 Number of Nodes with overlaps = 877
 Number of Nodes with overlaps = 435
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 32
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.381 | TNS=-22321.919| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 14ceff36a

Time (s): cpu = 00:07:38 ; elapsed = 00:03:35 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 36863 ; free virtual = 227422

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 515
 Number of Nodes with overlaps = 349
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.213 | TNS=-22150.491| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: a363be97

Time (s): cpu = 00:08:21 ; elapsed = 00:04:04 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 36851 ; free virtual = 227410

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 600
 Number of Nodes with overlaps = 745
 Number of Nodes with overlaps = 461
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.160 | TNS=-21913.675| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d1db464d

Time (s): cpu = 00:12:37 ; elapsed = 00:06:53 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34354 ; free virtual = 224899

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 102
Phase 4.4 Global Iteration 3 | Checksum: 2a501b17c

Time (s): cpu = 00:12:44 ; elapsed = 00:06:57 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34319 ; free virtual = 224864
Phase 4 Rip-up And Reroute | Checksum: 2a501b17c

Time (s): cpu = 00:12:44 ; elapsed = 00:06:57 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34318 ; free virtual = 224864

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 215ba79f3

Time (s): cpu = 00:12:47 ; elapsed = 00:06:58 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34306 ; free virtual = 224851
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.150 | TNS=-21357.113| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: eee90319

Time (s): cpu = 00:12:48 ; elapsed = 00:06:58 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34295 ; free virtual = 224841

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eee90319

Time (s): cpu = 00:12:48 ; elapsed = 00:06:59 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34303 ; free virtual = 224848
Phase 5 Delay and Skew Optimization | Checksum: eee90319

Time (s): cpu = 00:12:48 ; elapsed = 00:06:59 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34299 ; free virtual = 224844

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a91903ca

Time (s): cpu = 00:12:51 ; elapsed = 00:07:00 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34303 ; free virtual = 224848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.075 | TNS=-21329.122| WHS=0.083  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a91903ca

Time (s): cpu = 00:12:51 ; elapsed = 00:07:00 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34302 ; free virtual = 224848
Phase 6 Post Hold Fix | Checksum: 1a91903ca

Time (s): cpu = 00:12:51 ; elapsed = 00:07:00 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34302 ; free virtual = 224848

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.14986 %
  Global Horizontal Routing Utilization  = 9.0364 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y202 -> INT_R_X33Y203
   INT_L_X32Y200 -> INT_R_X33Y201
   INT_L_X36Y198 -> INT_R_X37Y199
   INT_L_X36Y196 -> INT_R_X37Y197
   INT_L_X32Y192 -> INT_R_X33Y193
South Dir 2x2 Area, Max Cong = 89.4144%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y200 -> INT_R_X33Y201
   INT_L_X28Y198 -> INT_R_X29Y199
   INT_L_X24Y194 -> INT_R_X25Y195
   INT_L_X34Y192 -> INT_R_X35Y193
   INT_L_X32Y188 -> INT_R_X33Y189
East Dir 4x4 Area, Max Cong = 90.5331%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y198 -> INT_R_X31Y201
   INT_L_X32Y198 -> INT_R_X35Y201
   INT_L_X28Y194 -> INT_R_X31Y197
   INT_L_X32Y194 -> INT_R_X35Y197
   INT_L_X24Y190 -> INT_R_X27Y193
West Dir 8x8 Area, Max Cong = 88.0055%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y202 -> INT_R_X39Y209
   INT_L_X40Y194 -> INT_R_X47Y201

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 0.625
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.8125
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.545455 Sparse Ratio: 2.3125
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 184c7bfde

Time (s): cpu = 00:12:51 ; elapsed = 00:07:00 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34300 ; free virtual = 224845

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184c7bfde

Time (s): cpu = 00:12:51 ; elapsed = 00:07:00 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34298 ; free virtual = 224844

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 149e373f8

Time (s): cpu = 00:12:54 ; elapsed = 00:07:02 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34293 ; free virtual = 224839

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.075 | TNS=-21329.122| WHS=0.083  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 149e373f8

Time (s): cpu = 00:12:54 ; elapsed = 00:07:03 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34256 ; free virtual = 224801
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:54 ; elapsed = 00:07:03 . Memory (MB): peak = 3275.512 ; gain = 182.230 ; free physical = 34310 ; free virtual = 224855

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:59 ; elapsed = 00:07:10 . Memory (MB): peak = 3275.512 ; gain = 281.656 ; free physical = 34310 ; free virtual = 224855
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:33:06 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : new_covariance
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 21468 |     0 |    101400 | 21.17 |
|   LUT as Logic             | 21406 |     0 |    101400 | 21.11 |
|   LUT as Memory            |    62 |     0 |     35000 |  0.18 |
|     LUT as Distributed RAM |    62 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  6236 |     0 |    202800 |  3.07 |
|   Register as Flip Flop    |  6236 |     0 |    202800 |  3.07 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1271 |     0 |     50700 |  2.51 |
| F8 Muxes                   |   102 |     0 |     25350 |  0.40 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 142   |          Yes |           - |          Set |
| 2342  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3752  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  6189 |     0 |     25350 | 24.41 |
|   SLICEL                                   |  3943 |     0 |           |       |
|   SLICEM                                   |  2246 |     0 |           |       |
| LUT as Logic                               | 21406 |     0 |    101400 | 21.11 |
|   using O5 output only                     |     2 |       |           |       |
|   using O6 output only                     | 19456 |       |           |       |
|   using O5 and O6                          |  1948 |       |           |       |
| LUT as Memory                              |    62 |     0 |     35000 |  0.18 |
|   LUT as Distributed RAM                   |    62 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     6 |       |           |       |
|     using O5 and O6                        |    56 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  6236 |     0 |    202800 |  3.07 |
|   Register driven from within the Slice    |  3824 |       |           |       |
|   Register driven from outside the Slice   |  2412 |       |           |       |
|     LUT in front of the register is unused |   941 |       |           |       |
|     LUT in front of the register is used   |  1471 |       |           |       |
| Unique Control Sets                        |   205 |       |     25350 |  0.81 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9741 |                 LUT |
| LUT4     | 6017 |                 LUT |
| LUT5     | 4977 |                 LUT |
| FDRE     | 3752 |        Flop & Latch |
| FDCE     | 2342 |        Flop & Latch |
| LUT3     | 1452 |                 LUT |
| MUXF7    | 1271 |               MuxFx |
| LUT2     | 1147 |                 LUT |
| CARRY4   | 1004 |          CarryLogic |
| FDPE     |  142 |        Flop & Latch |
| MUXF8    |  102 |               MuxFx |
| RAMD32   |   90 |  Distributed Memory |
| RAMS32   |   28 |  Distributed Memory |
| LUT1     |   20 |                 LUT |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:33:08 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : new_covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.074ns  (required time - arrival time)
  Source:                 fork_32/generateBlocks[2].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_9/tehb1/data_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 2.050ns (26.205%)  route 5.773ns (73.795%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 5.459 - 4.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6356, unset)         1.441     1.441    fork_32/generateBlocks[2].regblock/clk
    SLICE_X85Y196        FDPE                                         r  fork_32/generateBlocks[2].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y196        FDPE (Prop_fdpe_C_Q)         0.269     1.710 f  fork_32/generateBlocks[2].regblock/reg_value_reg/Q
                         net (fo=6, routed)           0.484     2.194    Buffer_6/oehb1/reg_value_8
    SLICE_X84Y196        LUT6 (Prop_lut6_I4_O)        0.053     2.247 f  Buffer_6/oehb1/full_reg_i_2__50/O
                         net (fo=10, routed)          0.358     2.605    phiC_23/oehb1/full_reg_reg_3
    SLICE_X85Y197        LUT4 (Prop_lut4_I1_O)        0.053     2.658 r  phiC_23/oehb1/full_reg_i_3__24/O
                         net (fo=27, routed)          0.308     2.966    phiC_24/oehb1/reg_value_reg_18
    SLICE_X85Y199        LUT5 (Prop_lut5_I4_O)        0.053     3.019 f  phiC_24/oehb1/dataOutArray[0]_carry_i_10/O
                         net (fo=82, routed)          0.797     3.816    phiC_24/oehb1/data_reg_reg[0]_1
    SLICE_X81Y198        LUT6 (Prop_lut6_I0_O)        0.053     3.869 r  phiC_24/oehb1/dataOutArray[0]_carry__1_i_3__0/O
                         net (fo=3, routed)           0.505     4.374    add_46/dataInArray[0][10]
    SLICE_X81Y201        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     4.676 r  add_46/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.676    add_46/dataOutArray[0]_carry__1_n_0
    SLICE_X81Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.734 r  add_46/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.734    add_46/dataOutArray[0]_carry__2_n_0
    SLICE_X81Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.792 r  add_46/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.792    add_46/dataOutArray[0]_carry__3_n_0
    SLICE_X81Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.850 r  add_46/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.850    add_46/dataOutArray[0]_carry__4_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     4.994 f  add_46/dataOutArray[0]_carry__5/O[2]
                         net (fo=3, routed)           0.549     5.543    add_46/validArray_reg[0][26]
    SLICE_X83Y203        LUT2 (Prop_lut2_I0_O)        0.152     5.695 r  add_46/dataOutArray[0]0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.695    icmp_47/dataOutArray[0]0_carry__2_0[3]
    SLICE_X83Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     5.928 r  icmp_47/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.928    icmp_47/dataOutArray[0]0_carry__1_n_0
    SLICE_X83Y204        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     6.022 r  icmp_47/dataOutArray[0]0_carry__2/CO[1]
                         net (fo=36, routed)          0.456     6.478    Buffer_31/fifo/CO[0]
    SLICE_X82Y206        LUT3 (Prop_lut3_I0_O)        0.152     6.630 r  Buffer_31/fifo/i__i_3__6/O
                         net (fo=2, routed)           0.302     6.932    Buffer_31/fifo/i__i_3__6_n_0
    SLICE_X83Y207        LUT6 (Prop_lut6_I0_O)        0.053     6.985 f  Buffer_31/fifo/i__i_1__15/O
                         net (fo=7, routed)           0.298     7.283    store_1/join_write/allPValidAndGate/shl_49_pValidArray_0
    SLICE_X85Y208        LUT6 (Prop_lut6_I4_O)        0.053     7.336 f  store_1/join_write/allPValidAndGate/i_/O
                         net (fo=74, routed)          0.361     7.697    shl_49/join_write_temp/allPValidAndGate/Tail[1]_i_2__1
    SLICE_X87Y208        LUT6 (Prop_lut6_I5_O)        0.053     7.750 f  shl_49/join_write_temp/allPValidAndGate/i_/O
                         net (fo=2, routed)           0.139     7.889    fork_17/generateBlocks[0].regblock/store_1_readyArray_1
    SLICE_X87Y208        LUT4 (Prop_lut4_I3_O)        0.053     7.942 f  fork_17/generateBlocks[0].regblock/readyArray0_i_1/O
                         net (fo=11, routed)          0.355     8.297    fork_18/generateBlocks[1].regblock/getelementptr_52_readyArray_1
    SLICE_X88Y208        LUT5 (Prop_lut5_I2_O)        0.053     8.350 f  fork_18/generateBlocks[1].regblock/full_reg_i_2__61/O
                         net (fo=4, routed)           0.421     8.771    fork_18/generateBlocks[1].regblock/Full_reg
    SLICE_X89Y210        LUT3 (Prop_lut3_I0_O)        0.053     8.824 r  fork_18/generateBlocks[1].regblock/data_reg[31]_i_1__44/O
                         net (fo=32, routed)          0.441     9.264    Buffer_9/tehb1/E[0]
    SLICE_X93Y209        FDCE                                         r  Buffer_9/tehb1/data_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=6356, unset)         1.459     5.459    Buffer_9/tehb1/clk
    SLICE_X93Y209        FDCE                                         r  Buffer_9/tehb1/data_reg_reg[17]/C
                         clock pessimism              0.010     5.469    
                         clock uncertainty           -0.035     5.434    
    SLICE_X93Y209        FDCE (Setup_fdce_C_CE)      -0.244     5.190    Buffer_9/tehb1/data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 -4.074    




INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 13:33:09 2022...
