// Seed: 1658614502
module module_0 (
    input  wor  id_0,
    output tri1 id_1
);
  logic id_3 = id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    input wand id_3,
    input wire id_4,
    output uwire id_5,
    input tri0 id_6,
    input uwire id_7,
    output wire id_8,
    input wire id_9,
    output supply0 id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri id_13
);
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_3,
      id_10
  );
endmodule
