Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 31 14:01:50 2018
| Host         : DESKTOP-0IINNRC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: JC2 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.158        0.000                      0                  189        0.168        0.000                      0                  189        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.158        0.000                      0                  189        0.168        0.000                      0                  189        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 Surface/speedB/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedB/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.368ns (35.381%)  route 2.498ns (64.619%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.569     5.090    Surface/speedB/CLK
    SLICE_X13Y5          FDRE                                         r  Surface/speedB/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Surface/speedB/cntr_reg[2]/Q
                         net (fo=5, routed)           1.118     6.664    Surface/speedB/out[2]
    SLICE_X11Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.788 r  Surface/speedB/pwm0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.788    Surface/speedB/pwm0_carry_i_7_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  Surface/speedB/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.338    Surface/speedB/pwm0_carry_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  Surface/speedB/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.381     8.833    Surface/speedB/pwm0_carry__0_n_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124     8.957 r  Surface/speedB/pwm_i_1/O
                         net (fo=1, routed)           0.000     8.957    Surface/speedB/pwm_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  Surface/speedB/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518    14.859    Surface/speedB/CLK
    SLICE_X0Y7           FDRE                                         r  Surface/speedB/pwm_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.031    15.115    Surface/speedB/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.704ns (21.970%)  route 2.500ns (78.030%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    Ucarriage/CLK
    SLICE_X3Y91          FDSE                                         r  Ucarriage/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  Ucarriage/count_reg[1]/Q
                         net (fo=2, routed)           1.010     6.612    Ucarriage/count_reg[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.821     7.557    Ucarriage/count[0]_i_3_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.669     8.350    Ucarriage/count0
    SLICE_X3Y96          FDSE                                         r  Ucarriage/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    Ucarriage/CLK
    SLICE_X3Y96          FDSE                                         r  Ucarriage/count_reg[20]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y96          FDSE (Setup_fdse_C_CE)      -0.205    14.882    Ucarriage/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.704ns (21.970%)  route 2.500ns (78.030%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    Ucarriage/CLK
    SLICE_X3Y91          FDSE                                         r  Ucarriage/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  Ucarriage/count_reg[1]/Q
                         net (fo=2, routed)           1.010     6.612    Ucarriage/count_reg[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.821     7.557    Ucarriage/count[0]_i_3_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.669     8.350    Ucarriage/count0
    SLICE_X3Y96          FDSE                                         r  Ucarriage/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    Ucarriage/CLK
    SLICE_X3Y96          FDSE                                         r  Ucarriage/count_reg[21]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y96          FDSE (Setup_fdse_C_CE)      -0.205    14.882    Ucarriage/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.985%)  route 2.498ns (78.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    Ucarriage/CLK
    SLICE_X3Y91          FDSE                                         r  Ucarriage/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  Ucarriage/count_reg[1]/Q
                         net (fo=2, routed)           1.010     6.612    Ucarriage/count_reg[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.821     7.557    Ucarriage/count[0]_i_3_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.667     8.348    Ucarriage/count0
    SLICE_X3Y95          FDSE                                         r  Ucarriage/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    Ucarriage/CLK
    SLICE_X3Y95          FDSE                                         r  Ucarriage/count_reg[16]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y95          FDSE (Setup_fdse_C_CE)      -0.205    14.882    Ucarriage/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.985%)  route 2.498ns (78.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    Ucarriage/CLK
    SLICE_X3Y91          FDSE                                         r  Ucarriage/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  Ucarriage/count_reg[1]/Q
                         net (fo=2, routed)           1.010     6.612    Ucarriage/count_reg[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.821     7.557    Ucarriage/count[0]_i_3_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.667     8.348    Ucarriage/count0
    SLICE_X3Y95          FDSE                                         r  Ucarriage/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    Ucarriage/CLK
    SLICE_X3Y95          FDSE                                         r  Ucarriage/count_reg[17]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y95          FDSE (Setup_fdse_C_CE)      -0.205    14.882    Ucarriage/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.985%)  route 2.498ns (78.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    Ucarriage/CLK
    SLICE_X3Y91          FDSE                                         r  Ucarriage/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  Ucarriage/count_reg[1]/Q
                         net (fo=2, routed)           1.010     6.612    Ucarriage/count_reg[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.821     7.557    Ucarriage/count[0]_i_3_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.667     8.348    Ucarriage/count0
    SLICE_X3Y95          FDSE                                         r  Ucarriage/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    Ucarriage/CLK
    SLICE_X3Y95          FDSE                                         r  Ucarriage/count_reg[18]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y95          FDSE (Setup_fdse_C_CE)      -0.205    14.882    Ucarriage/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.985%)  route 2.498ns (78.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    Ucarriage/CLK
    SLICE_X3Y91          FDSE                                         r  Ucarriage/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  Ucarriage/count_reg[1]/Q
                         net (fo=2, routed)           1.010     6.612    Ucarriage/count_reg[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.821     7.557    Ucarriage/count[0]_i_3_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.667     8.348    Ucarriage/count0
    SLICE_X3Y95          FDSE                                         r  Ucarriage/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    Ucarriage/CLK
    SLICE_X3Y95          FDSE                                         r  Ucarriage/count_reg[19]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y95          FDSE (Setup_fdse_C_CE)      -0.205    14.882    Ucarriage/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 Surface/speedB/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedA/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.237ns (35.959%)  route 2.203ns (64.041%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.568     5.089    Surface/speedB/CLK
    SLICE_X13Y7          FDRE                                         r  Surface/speedB/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Surface/speedB/cntr_reg[11]/Q
                         net (fo=5, routed)           0.816     6.362    Surface/speedA/out[11]
    SLICE_X12Y7          LUT4 (Prop_lut4_I1_O)        0.124     6.486 r  Surface/speedA/pwm0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.486    Surface/speedA/pwm0_carry__0_i_7__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.019 r  Surface/speedA/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.387     8.405    Surface/speedA/pwm0_carry__0_n_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  Surface/speedA/pwm_i_1__0/O
                         net (fo=1, routed)           0.000     8.529    Surface/speedA/pwm_i_1__0_n_0
    SLICE_X0Y7           FDRE                                         r  Surface/speedA/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518    14.859    Surface/speedA/CLK
    SLICE_X0Y7           FDRE                                         r  Surface/speedA/pwm_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.029    15.113    Surface/speedA/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.704ns (22.632%)  route 2.407ns (77.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    Ucarriage/CLK
    SLICE_X3Y91          FDSE                                         r  Ucarriage/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  Ucarriage/count_reg[1]/Q
                         net (fo=2, routed)           1.010     6.612    Ucarriage/count_reg[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.821     7.557    Ucarriage/count[0]_i_3_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.575     8.257    Ucarriage/count0
    SLICE_X3Y93          FDSE                                         r  Ucarriage/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    Ucarriage/CLK
    SLICE_X3Y93          FDSE                                         r  Ucarriage/count_reg[10]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y93          FDSE (Setup_fdse_C_CE)      -0.205    14.882    Ucarriage/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  6.625    

Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.704ns (22.632%)  route 2.407ns (77.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    Ucarriage/CLK
    SLICE_X3Y91          FDSE                                         r  Ucarriage/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  Ucarriage/count_reg[1]/Q
                         net (fo=2, routed)           1.010     6.612    Ucarriage/count_reg[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.821     7.557    Ucarriage/count[0]_i_3_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.575     8.257    Ucarriage/count0
    SLICE_X3Y93          FDSE                                         r  Ucarriage/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    Ucarriage/CLK
    SLICE_X3Y93          FDSE                                         r  Ucarriage/count_reg[11]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y93          FDSE (Setup_fdse_C_CE)      -0.205    14.882    Ucarriage/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  6.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Directions/directionbit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/MotorDirection_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    Directions/CLK
    SLICE_X0Y91          FDRE                                         r  Directions/directionbit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  Directions/directionbit_reg/Q
                         net (fo=1, routed)           0.086     1.702    Directions/led_OBUF[0]
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  Directions/MotorDirection_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.747    Directions/MotorDirection_r[2]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  Directions/MotorDirection_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.990    Directions/CLK
    SLICE_X1Y91          FDRE                                         r  Directions/MotorDirection_r_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091     1.579    Directions/MotorDirection_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Directions/update_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/lastupdate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    Directions/CLK
    SLICE_X1Y90          FDRE                                         r  Directions/update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Directions/update_reg/Q
                         net (fo=3, routed)           0.130     1.746    Directions/update
    SLICE_X0Y90          FDRE                                         r  Directions/lastupdate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.990    Directions/CLK
    SLICE_X0Y90          FDRE                                         r  Directions/lastupdate_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.076     1.564    Directions/lastupdate_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Directions/direction_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/hist_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.591     1.474    Directions/CLK
    SLICE_X0Y89          FDRE                                         r  Directions/direction_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Directions/direction_reg_reg/Q
                         net (fo=1, routed)           0.148     1.763    Directions/direction_reg__0
    SLICE_X0Y90          FDRE                                         r  Directions/hist_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.990    Directions/CLK
    SLICE_X0Y90          FDRE                                         r  Directions/hist_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.071     1.562    Directions/hist_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Ucarriage/obst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.116%)  route 0.185ns (49.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.591     1.474    Ucarriage/CLK
    SLICE_X4Y93          FDRE                                         r  Ucarriage/obst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Ucarriage/obst_reg/Q
                         net (fo=28, routed)          0.185     1.800    Ucarriage/is_brk
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  Ucarriage/us_go_i_1/O
                         net (fo=1, routed)           0.000     1.845    Ucarriage_n_4
    SLICE_X2Y94          FDRE                                         r  us_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     1.991    clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  us_go_reg/C
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.120     1.633    us_go_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Directions/hist_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/directionbit_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    Directions/CLK
    SLICE_X0Y90          FDRE                                         r  Directions/hist_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.128     1.603 r  Directions/hist_reg[3]/Q
                         net (fo=2, routed)           0.078     1.681    Directions/p_0_in1_in
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.099     1.780 r  Directions/directionbit_i_1/O
                         net (fo=2, routed)           0.000     1.780    Directions/p_1_in
    SLICE_X0Y90          FDRE                                         r  Directions/directionbit_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.990    Directions/CLK
    SLICE_X0Y90          FDRE                                         r  Directions/directionbit_reg_lopt_replica/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.091     1.566    Directions/directionbit_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    Uultrasonic_proximity/CLK
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  Uultrasonic_proximity/outcnt_reg[2]/Q
                         net (fo=8, routed)           0.089     1.712    Uultrasonic_proximity/outcnt_reg__0[2]
    SLICE_X64Y90         LUT6 (Prop_lut6_I1_O)        0.098     1.810 r  Uultrasonic_proximity/outcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.810    Uultrasonic_proximity/p_0_in__0[5]
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.990    Uultrasonic_proximity/CLK
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.120     1.595    Uultrasonic_proximity/outcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 us_dirf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.444%)  route 0.115ns (35.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  us_dirf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  us_dirf_reg/Q
                         net (fo=3, routed)           0.115     1.756    us_dirf_reg_n_0
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  direction[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    direction[1]_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     1.991    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  direction_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     1.583    direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 FSM_sequential_st_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_st_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.618%)  route 0.148ns (41.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  FSM_sequential_st_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  FSM_sequential_st_state_reg[1]/Q
                         net (fo=9, routed)           0.148     1.788    st_done
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.045     1.833 r  FSM_sequential_st_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    FSM_sequential_st_state[0]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  FSM_sequential_st_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     1.991    clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  FSM_sequential_st_state_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120     1.612    FSM_sequential_st_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.038%)  route 0.167ns (46.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    Uultrasonic_proximity/CLK
    SLICE_X65Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Uultrasonic_proximity/outcnt_reg[7]/Q
                         net (fo=5, routed)           0.167     1.784    Uultrasonic_proximity/outcnt_reg__0[7]
    SLICE_X65Y91         LUT5 (Prop_lut5_I3_O)        0.048     1.832 r  Uultrasonic_proximity/outcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.832    Uultrasonic_proximity/p_0_in__0[9]
    SLICE_X65Y91         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.990    Uultrasonic_proximity/CLK
    SLICE_X65Y91         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.107     1.598    Uultrasonic_proximity/outcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 us_dirf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_dirf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  us_dirf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  us_dirf_reg/Q
                         net (fo=3, routed)           0.149     1.789    us_dirf_reg_n_0
    SLICE_X2Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.834 r  us_dirf_i_1/O
                         net (fo=1, routed)           0.000     1.834    us_dirf_i_1_n_0
    SLICE_X2Y96          FDRE                                         r  us_dirf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     1.991    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  us_dirf_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.121     1.597    us_dirf_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91    Directions/MotorDirection_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89    Directions/direction_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91    Directions/directionbit_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90    Directions/directionbit_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90    Directions/hist_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90    Directions/hist_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90    Directions/hist_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90    Directions/hist_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90    Directions/hist_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89    Directions/direction_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90    Directions/directionbit_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90    Directions/hist_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90    Directions/hist_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90    Directions/hist_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90    Directions/hist_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90    Directions/hist_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90    Directions/lastupdate_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90    Directions/update_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     Surface/speedA/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91    Directions/MotorDirection_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91    Directions/directionbit_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95    FSM_sequential_st_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y5    Surface/speedB/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7    Surface/speedB/cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7    Surface/speedB/cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y8    Surface/speedB/cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y8    Surface/speedB/cntr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y8    Surface/speedB/cntr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y5    Surface/speedB/cntr_reg[1]/C



