{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 15:45:21 2013 " "Info: Processing started: Tue Oct 22 15:45:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst23\|ones\[6\] " "Warning: Node \"sevenseg:inst23\|ones\[6\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst23\|ones\[5\] " "Warning: Node \"sevenseg:inst23\|ones\[5\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst23\|ones\[4\] " "Warning: Node \"sevenseg:inst23\|ones\[4\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst23\|ones\[3\] " "Warning: Node \"sevenseg:inst23\|ones\[3\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst23\|ones\[2\] " "Warning: Node \"sevenseg:inst23\|ones\[2\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst23\|ones\[1\] " "Warning: Node \"sevenseg:inst23\|ones\[1\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst23\|ones\[0\] " "Warning: Node \"sevenseg:inst23\|ones\[0\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "enable " "Info: Assuming node \"enable\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 320 624 792 336 "enable" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "enable" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "sevenseg:inst23\|Mux15~68 " "Info: Detected gated clock \"sevenseg:inst23\|Mux15~68\" as buffer" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst23\|Mux15~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst23\|Mux15~67 " "Info: Detected gated clock \"sevenseg:inst23\|Mux15~67\" as buffer" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst23\|Mux15~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 " "Info: Detected gated clock \"sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14 " "Info: Detected gated clock \"sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13 " "Info: Detected gated clock \"sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12 " "Info: Detected gated clock \"sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "up_counter_tut_noclock:inst\|nIn\[3\] " "Info: Detected ripple clock \"up_counter_tut_noclock:inst\|nIn\[3\]\" as buffer" {  } { { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "up_counter_tut_noclock:inst\|nIn\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "up_counter_tut_noclock:inst\|nIn\[2\] " "Info: Detected ripple clock \"up_counter_tut_noclock:inst\|nIn\[2\]\" as buffer" {  } { { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "up_counter_tut_noclock:inst\|nIn\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "up_counter_tut_noclock:inst\|nIn\[1\] " "Info: Detected ripple clock \"up_counter_tut_noclock:inst\|nIn\[1\]\" as buffer" {  } { { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "up_counter_tut_noclock:inst\|nIn\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "enable register register up_counter_tut_noclock:inst\|nIn\[2\] up_counter_tut_noclock:inst\|nIn\[3\] 405.02 MHz Internal " "Info: Clock \"enable\" Internal fmax is restricted to 405.02 MHz between source register \"up_counter_tut_noclock:inst\|nIn\[2\]\" and destination register \"up_counter_tut_noclock:inst\|nIn\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.514 ns + Longest register register " "Info: + Longest register to register delay is 1.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns up_counter_tut_noclock:inst\|nIn\[2\] 1 REG LCFF_X48_Y14_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y14_N25; Fanout = 7; REG Node = 'up_counter_tut_noclock:inst\|nIn\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up_counter_tut_noclock:inst|nIn[2] } "NODE_NAME" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.545 ns) 1.418 ns up_counter_tut_noclock:inst\|nIn\[3\]~55 2 COMB LCCOMB_X48_Y14_N16 1 " "Info: 2: + IC(0.873 ns) + CELL(0.545 ns) = 1.418 ns; Loc. = LCCOMB_X48_Y14_N16; Fanout = 1; COMB Node = 'up_counter_tut_noclock:inst\|nIn\[3\]~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { up_counter_tut_noclock:inst|nIn[2] up_counter_tut_noclock:inst|nIn[3]~55 } "NODE_NAME" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.514 ns up_counter_tut_noclock:inst\|nIn\[3\] 3 REG LCFF_X48_Y14_N17 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.514 ns; Loc. = LCFF_X48_Y14_N17; Fanout = 6; REG Node = 'up_counter_tut_noclock:inst\|nIn\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { up_counter_tut_noclock:inst|nIn[3]~55 up_counter_tut_noclock:inst|nIn[3] } "NODE_NAME" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.641 ns ( 42.34 % ) " "Info: Total cell delay = 0.641 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.873 ns ( 57.66 % ) " "Info: Total interconnect delay = 0.873 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { up_counter_tut_noclock:inst|nIn[2] up_counter_tut_noclock:inst|nIn[3]~55 up_counter_tut_noclock:inst|nIn[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.514 ns" { up_counter_tut_noclock:inst|nIn[2] {} up_counter_tut_noclock:inst|nIn[3]~55 {} up_counter_tut_noclock:inst|nIn[3] {} } { 0.000ns 0.873ns 0.000ns } { 0.000ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 2.916 ns + Shortest register " "Info: + Shortest clock path from clock \"enable\" to destination register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'enable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 320 624 792 336 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.602 ns) 2.916 ns up_counter_tut_noclock:inst\|nIn\[3\] 2 REG LCFF_X48_Y14_N17 6 " "Info: 2: + IC(1.450 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X48_Y14_N17; Fanout = 6; REG Node = 'up_counter_tut_noclock:inst\|nIn\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { enable up_counter_tut_noclock:inst|nIn[3] } "NODE_NAME" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 50.27 % ) " "Info: Total cell delay = 1.466 ns ( 50.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 49.73 % ) " "Info: Total interconnect delay = 1.450 ns ( 49.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { enable up_counter_tut_noclock:inst|nIn[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[3] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable source 2.916 ns - Longest register " "Info: - Longest clock path from clock \"enable\" to source register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'enable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 320 624 792 336 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.602 ns) 2.916 ns up_counter_tut_noclock:inst\|nIn\[2\] 2 REG LCFF_X48_Y14_N25 7 " "Info: 2: + IC(1.450 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X48_Y14_N25; Fanout = 7; REG Node = 'up_counter_tut_noclock:inst\|nIn\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { enable up_counter_tut_noclock:inst|nIn[2] } "NODE_NAME" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 50.27 % ) " "Info: Total cell delay = 1.466 ns ( 50.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 49.73 % ) " "Info: Total interconnect delay = 1.450 ns ( 49.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { enable up_counter_tut_noclock:inst|nIn[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[2] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { enable up_counter_tut_noclock:inst|nIn[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[3] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { enable up_counter_tut_noclock:inst|nIn[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[2] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { up_counter_tut_noclock:inst|nIn[2] up_counter_tut_noclock:inst|nIn[3]~55 up_counter_tut_noclock:inst|nIn[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.514 ns" { up_counter_tut_noclock:inst|nIn[2] {} up_counter_tut_noclock:inst|nIn[3]~55 {} up_counter_tut_noclock:inst|nIn[3] {} } { 0.000ns 0.873ns 0.000ns } { 0.000ns 0.545ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { enable up_counter_tut_noclock:inst|nIn[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[3] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { enable up_counter_tut_noclock:inst|nIn[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[2] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up_counter_tut_noclock:inst|nIn[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { up_counter_tut_noclock:inst|nIn[3] {} } {  } {  } "" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "enable 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"enable\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "up_counter_tut_noclock:inst\|nIn\[0\] sevenseg:inst23\|ones\[2\] enable 3.793 ns " "Info: Found hold time violation between source  pin or register \"up_counter_tut_noclock:inst\|nIn\[0\]\" and destination pin or register \"sevenseg:inst23\|ones\[2\]\" for clock \"enable\" (Hold time is 3.793 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.357 ns + Largest " "Info: + Largest clock skew is 5.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 8.240 ns + Longest register " "Info: + Longest clock path from clock \"enable\" to destination register is 8.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'enable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 320 624 792 336 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.879 ns) 3.193 ns up_counter_tut_noclock:inst\|nIn\[2\] 2 REG LCFF_X48_Y14_N25 7 " "Info: 2: + IC(1.450 ns) + CELL(0.879 ns) = 3.193 ns; Loc. = LCFF_X48_Y14_N25; Fanout = 7; REG Node = 'up_counter_tut_noclock:inst\|nIn\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { enable up_counter_tut_noclock:inst|nIn[2] } "NODE_NAME" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.495 ns) 4.284 ns sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13 3 COMB LCCOMB_X48_Y14_N4 2 " "Info: 3: + IC(0.596 ns) + CELL(0.495 ns) = 4.284 ns; Loc. = LCCOMB_X48_Y14_N4; Fanout = 2; COMB Node = 'sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { up_counter_tut_noclock:inst|nIn[2] sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.364 ns sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 4 COMB LCCOMB_X48_Y14_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.364 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 1; COMB Node = 'sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.822 ns sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 5 COMB LCCOMB_X48_Y14_N8 4 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 4.822 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 4; COMB Node = 'sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.545 ns) 5.910 ns sevenseg:inst23\|Mux15~69 6 COMB LCCOMB_X49_Y14_N6 1 " "Info: 6: + IC(0.543 ns) + CELL(0.545 ns) = 5.910 ns; Loc. = LCCOMB_X49_Y14_N6; Fanout = 1; COMB Node = 'sevenseg:inst23\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst23|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.000 ns) 6.504 ns sevenseg:inst23\|Mux15~69clkctrl 7 COMB CLKCTRL_G7 7 " "Info: 7: + IC(0.594 ns) + CELL(0.000 ns) = 6.504 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst23\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { sevenseg:inst23|Mux15~69 sevenseg:inst23|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.319 ns) 8.240 ns sevenseg:inst23\|ones\[2\] 8 REG LCCOMB_X47_Y14_N26 1 " "Info: 8: + IC(1.417 ns) + CELL(0.319 ns) = 8.240 ns; Loc. = LCCOMB_X47_Y14_N26; Fanout = 1; REG Node = 'sevenseg:inst23\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { sevenseg:inst23|Mux15~69clkctrl sevenseg:inst23|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.640 ns ( 44.17 % ) " "Info: Total cell delay = 3.640 ns ( 44.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 55.83 % ) " "Info: Total interconnect delay = 4.600 ns ( 55.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { enable up_counter_tut_noclock:inst|nIn[2] sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst23|Mux15~69 sevenseg:inst23|Mux15~69clkctrl sevenseg:inst23|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.240 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[2] {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst23|Mux15~69 {} sevenseg:inst23|Mux15~69clkctrl {} sevenseg:inst23|ones[2] {} } { 0.000ns 0.000ns 1.450ns 0.596ns 0.000ns 0.000ns 0.543ns 0.594ns 1.417ns } { 0.000ns 0.864ns 0.879ns 0.495ns 0.080ns 0.458ns 0.545ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable source 2.883 ns - Shortest register " "Info: - Shortest clock path from clock \"enable\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'enable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 320 624 792 336 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.602 ns) 2.883 ns up_counter_tut_noclock:inst\|nIn\[0\] 2 REG LCFF_X47_Y14_N15 11 " "Info: 2: + IC(1.417 ns) + CELL(0.602 ns) = 2.883 ns; Loc. = LCFF_X47_Y14_N15; Fanout = 11; REG Node = 'up_counter_tut_noclock:inst\|nIn\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { enable up_counter_tut_noclock:inst|nIn[0] } "NODE_NAME" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 50.85 % ) " "Info: Total cell delay = 1.466 ns ( 50.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.417 ns ( 49.15 % ) " "Info: Total interconnect delay = 1.417 ns ( 49.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { enable up_counter_tut_noclock:inst|nIn[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[0] {} } { 0.000ns 0.000ns 1.417ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { enable up_counter_tut_noclock:inst|nIn[2] sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst23|Mux15~69 sevenseg:inst23|Mux15~69clkctrl sevenseg:inst23|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.240 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[2] {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst23|Mux15~69 {} sevenseg:inst23|Mux15~69clkctrl {} sevenseg:inst23|ones[2] {} } { 0.000ns 0.000ns 1.450ns 0.596ns 0.000ns 0.000ns 0.543ns 0.594ns 1.417ns } { 0.000ns 0.864ns 0.879ns 0.495ns 0.080ns 0.458ns 0.545ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { enable up_counter_tut_noclock:inst|nIn[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[0] {} } { 0.000ns 0.000ns 1.417ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.287 ns - Shortest register register " "Info: - Shortest register to register delay is 1.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns up_counter_tut_noclock:inst\|nIn\[0\] 1 REG LCFF_X47_Y14_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y14_N15; Fanout = 11; REG Node = 'up_counter_tut_noclock:inst\|nIn\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up_counter_tut_noclock:inst|nIn[0] } "NODE_NAME" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.422 ns) 0.814 ns sevenseg:inst23\|Mux10~41 2 COMB LCCOMB_X47_Y14_N12 1 " "Info: 2: + IC(0.392 ns) + CELL(0.422 ns) = 0.814 ns; Loc. = LCCOMB_X47_Y14_N12; Fanout = 1; COMB Node = 'sevenseg:inst23\|Mux10~41'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { up_counter_tut_noclock:inst|nIn[0] sevenseg:inst23|Mux10~41 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 1.287 ns sevenseg:inst23\|ones\[2\] 3 REG LCCOMB_X47_Y14_N26 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.287 ns; Loc. = LCCOMB_X47_Y14_N26; Fanout = 1; REG Node = 'sevenseg:inst23\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { sevenseg:inst23|Mux10~41 sevenseg:inst23|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.600 ns ( 46.62 % ) " "Info: Total cell delay = 0.600 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.687 ns ( 53.38 % ) " "Info: Total interconnect delay = 0.687 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { up_counter_tut_noclock:inst|nIn[0] sevenseg:inst23|Mux10~41 sevenseg:inst23|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.287 ns" { up_counter_tut_noclock:inst|nIn[0] {} sevenseg:inst23|Mux10~41 {} sevenseg:inst23|ones[2] {} } { 0.000ns 0.392ns 0.295ns } { 0.000ns 0.422ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { enable up_counter_tut_noclock:inst|nIn[2] sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst23|Mux15~69 sevenseg:inst23|Mux15~69clkctrl sevenseg:inst23|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.240 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[2] {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst23|Mux15~69 {} sevenseg:inst23|Mux15~69clkctrl {} sevenseg:inst23|ones[2] {} } { 0.000ns 0.000ns 1.450ns 0.596ns 0.000ns 0.000ns 0.543ns 0.594ns 1.417ns } { 0.000ns 0.864ns 0.879ns 0.495ns 0.080ns 0.458ns 0.545ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { enable up_counter_tut_noclock:inst|nIn[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[0] {} } { 0.000ns 0.000ns 1.417ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { up_counter_tut_noclock:inst|nIn[0] sevenseg:inst23|Mux10~41 sevenseg:inst23|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.287 ns" { up_counter_tut_noclock:inst|nIn[0] {} sevenseg:inst23|Mux10~41 {} sevenseg:inst23|ones[2] {} } { 0.000ns 0.392ns 0.295ns } { 0.000ns 0.422ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "enable ssOut1\[2\] sevenseg:inst23\|ones\[2\] 16.148 ns register " "Info: tco from clock \"enable\" to destination pin \"ssOut1\[2\]\" through register \"sevenseg:inst23\|ones\[2\]\" is 16.148 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable source 8.240 ns + Longest register " "Info: + Longest clock path from clock \"enable\" to source register is 8.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'enable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 320 624 792 336 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.879 ns) 3.193 ns up_counter_tut_noclock:inst\|nIn\[2\] 2 REG LCFF_X48_Y14_N25 7 " "Info: 2: + IC(1.450 ns) + CELL(0.879 ns) = 3.193 ns; Loc. = LCFF_X48_Y14_N25; Fanout = 7; REG Node = 'up_counter_tut_noclock:inst\|nIn\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { enable up_counter_tut_noclock:inst|nIn[2] } "NODE_NAME" } } { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.495 ns) 4.284 ns sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13 3 COMB LCCOMB_X48_Y14_N4 2 " "Info: 3: + IC(0.596 ns) + CELL(0.495 ns) = 4.284 ns; Loc. = LCCOMB_X48_Y14_N4; Fanout = 2; COMB Node = 'sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { up_counter_tut_noclock:inst|nIn[2] sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.364 ns sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 4 COMB LCCOMB_X48_Y14_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.364 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 1; COMB Node = 'sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.822 ns sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 5 COMB LCCOMB_X48_Y14_N8 4 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 4.822 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 4; COMB Node = 'sevenseg:inst23\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.545 ns) 5.910 ns sevenseg:inst23\|Mux15~69 6 COMB LCCOMB_X49_Y14_N6 1 " "Info: 6: + IC(0.543 ns) + CELL(0.545 ns) = 5.910 ns; Loc. = LCCOMB_X49_Y14_N6; Fanout = 1; COMB Node = 'sevenseg:inst23\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst23|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.000 ns) 6.504 ns sevenseg:inst23\|Mux15~69clkctrl 7 COMB CLKCTRL_G7 7 " "Info: 7: + IC(0.594 ns) + CELL(0.000 ns) = 6.504 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst23\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { sevenseg:inst23|Mux15~69 sevenseg:inst23|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.319 ns) 8.240 ns sevenseg:inst23\|ones\[2\] 8 REG LCCOMB_X47_Y14_N26 1 " "Info: 8: + IC(1.417 ns) + CELL(0.319 ns) = 8.240 ns; Loc. = LCCOMB_X47_Y14_N26; Fanout = 1; REG Node = 'sevenseg:inst23\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { sevenseg:inst23|Mux15~69clkctrl sevenseg:inst23|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.640 ns ( 44.17 % ) " "Info: Total cell delay = 3.640 ns ( 44.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 55.83 % ) " "Info: Total interconnect delay = 4.600 ns ( 55.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { enable up_counter_tut_noclock:inst|nIn[2] sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst23|Mux15~69 sevenseg:inst23|Mux15~69clkctrl sevenseg:inst23|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.240 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[2] {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst23|Mux15~69 {} sevenseg:inst23|Mux15~69clkctrl {} sevenseg:inst23|ones[2] {} } { 0.000ns 0.000ns 1.450ns 0.596ns 0.000ns 0.000ns 0.543ns 0.594ns 1.417ns } { 0.000ns 0.864ns 0.879ns 0.495ns 0.080ns 0.458ns 0.545ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.908 ns + Longest register pin " "Info: + Longest register to pin delay is 7.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sevenseg:inst23\|ones\[2\] 1 REG LCCOMB_X47_Y14_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y14_N26; Fanout = 1; REG Node = 'sevenseg:inst23\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sevenseg:inst23|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.068 ns) + CELL(2.840 ns) 7.908 ns ssOut1\[2\] 2 PIN PIN_H2 0 " "Info: 2: + IC(5.068 ns) + CELL(2.840 ns) = 7.908 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'ssOut1\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.908 ns" { sevenseg:inst23|ones[2] ssOut1[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 552 1208 1384 568 "ssOut1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 35.91 % ) " "Info: Total cell delay = 2.840 ns ( 35.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.068 ns ( 64.09 % ) " "Info: Total interconnect delay = 5.068 ns ( 64.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.908 ns" { sevenseg:inst23|ones[2] ssOut1[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.908 ns" { sevenseg:inst23|ones[2] {} ssOut1[2] {} } { 0.000ns 5.068ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { enable up_counter_tut_noclock:inst|nIn[2] sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst23|Mux15~69 sevenseg:inst23|Mux15~69clkctrl sevenseg:inst23|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.240 ns" { enable {} enable~combout {} up_counter_tut_noclock:inst|nIn[2] {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst23|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst23|Mux15~69 {} sevenseg:inst23|Mux15~69clkctrl {} sevenseg:inst23|ones[2] {} } { 0.000ns 0.000ns 1.450ns 0.596ns 0.000ns 0.000ns 0.543ns 0.594ns 1.417ns } { 0.000ns 0.864ns 0.879ns 0.495ns 0.080ns 0.458ns 0.545ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.908 ns" { sevenseg:inst23|ones[2] ssOut1[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.908 ns" { sevenseg:inst23|ones[2] {} ssOut1[2] {} } { 0.000ns 5.068ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 15:45:21 2013 " "Info: Processing ended: Tue Oct 22 15:45:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
