#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15769ca20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15769cb90 .scope module, "vpu" "vpu" 3 19;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "vpu_data_pathway";
    .port_info 3 /INPUT 16 "vpu_data_in_1";
    .port_info 4 /INPUT 16 "vpu_data_in_2";
    .port_info 5 /INPUT 1 "vpu_valid_in_1";
    .port_info 6 /INPUT 1 "vpu_valid_in_2";
    .port_info 7 /INPUT 16 "bias_scalar_in_1";
    .port_info 8 /INPUT 16 "bias_scalar_in_2";
    .port_info 9 /INPUT 16 "lr_leak_factor_in";
    .port_info 10 /INPUT 16 "Y_in_1";
    .port_info 11 /INPUT 16 "Y_in_2";
    .port_info 12 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 13 /INPUT 16 "H_in_1";
    .port_info 14 /INPUT 16 "H_in_2";
    .port_info 15 /OUTPUT 16 "vpu_data_out_1";
    .port_info 16 /OUTPUT 16 "vpu_data_out_2";
    .port_info 17 /OUTPUT 1 "vpu_valid_out_1";
    .port_info 18 /OUTPUT 1 "vpu_valid_out_2";
o0x148054d80 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e2570_0 .net/s "H_in_1", 15 0, o0x148054d80;  0 drivers
o0x148054db0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e2630_0 .net/s "H_in_2", 15 0, o0x148054db0;  0 drivers
o0x1480532e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e26d0_0 .net/s "Y_in_1", 15 0, o0x1480532e0;  0 drivers
o0x148054180 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e27e0_0 .net/s "Y_in_2", 15 0, o0x148054180;  0 drivers
v0x1576e28f0_0 .var "b_to_lr_data_in_1", 15 0;
v0x1576e2980_0 .var "b_to_lr_data_in_2", 15 0;
v0x1576e2a10_0 .var "b_to_lr_valid_in_1", 0 0;
v0x1576e2aa0_0 .var "b_to_lr_valid_in_2", 0 0;
v0x1576e2b30_0 .var "bias_data_1_in", 15 0;
v0x1576e2cc0_0 .var "bias_data_2_in", 15 0;
o0x1480501f0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e2dd0_0 .net/s "bias_scalar_in_1", 15 0, o0x1480501f0;  0 drivers
o0x148050af0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e2ee0_0 .net/s "bias_scalar_in_2", 15 0, o0x148050af0;  0 drivers
v0x1576e2ff0_0 .var "bias_valid_1_in", 0 0;
v0x1576e3080_0 .net "bias_valid_1_out", 0 0, v0x1576c1780_0;  1 drivers
v0x1576e3110_0 .var "bias_valid_2_in", 0 0;
v0x1576e31a0_0 .net "bias_valid_2_out", 0 0, v0x1576c5d10_0;  1 drivers
v0x1576e3230_0 .net "bias_z_data_out_1", 15 0, v0x1576c1a60_0;  1 drivers
v0x1576e3400_0 .net "bias_z_data_out_2", 15 0, v0x1576c5ff0_0;  1 drivers
o0x148050760 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576e3490_0 .net "clk", 0 0, o0x148050760;  0 drivers
o0x148053010 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e3520_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x148053010;  0 drivers
v0x1576e35b0_0 .var "last_H_data_1_in", 15 0;
v0x1576e3640_0 .var "last_H_data_1_out", 15 0;
v0x1576e36d0_0 .var "last_H_data_2_in", 15 0;
v0x1576e3760_0 .var "last_H_data_2_out", 15 0;
v0x1576e37f0_0 .var "loss_data_1_in", 15 0;
v0x1576e3900_0 .net "loss_data_1_out", 15 0, v0x1576d9dd0_0;  1 drivers
v0x1576e3990_0 .var "loss_data_2_in", 15 0;
v0x1576e3aa0_0 .net "loss_data_2_out", 15 0, v0x1576e17e0_0;  1 drivers
v0x1576e3b30_0 .var "loss_to_lrd_data_in_1", 15 0;
v0x1576e3bc0_0 .var "loss_to_lrd_data_in_2", 15 0;
v0x1576e3c50_0 .var "loss_to_lrd_valid_in_1", 0 0;
v0x1576e3ce0_0 .var "loss_to_lrd_valid_in_2", 0 0;
v0x1576e3d70_0 .var "loss_valid_1_in", 0 0;
v0x1576e3300_0 .net "loss_valid_1_out", 0 0, v0x1576da090_0;  1 drivers
v0x1576e4040_0 .var "loss_valid_2_in", 0 0;
v0x1576e4110_0 .net "loss_valid_2_out", 0 0, v0x1576e1aa0_0;  1 drivers
v0x1576e41a0_0 .var "lr_d_H_in_1", 15 0;
v0x1576e4270_0 .var "lr_d_H_in_2", 15 0;
v0x1576e4340_0 .var "lr_d_data_1_in", 15 0;
v0x1576e43d0_0 .net "lr_d_data_1_out", 15 0, v0x1576c9290_0;  1 drivers
v0x1576e44a0_0 .var "lr_d_data_2_in", 15 0;
v0x1576e4530_0 .net "lr_d_data_2_out", 15 0, v0x1576cba90_0;  1 drivers
v0x1576e4600_0 .var "lr_d_valid_1_in", 0 0;
v0x1576e46d0_0 .net "lr_d_valid_1_out", 0 0, v0x1576c9400_0;  1 drivers
v0x1576e47a0_0 .var "lr_d_valid_2_in", 0 0;
v0x1576e4870_0 .net "lr_d_valid_2_out", 0 0, v0x1576cbc10_0;  1 drivers
v0x1576e4940_0 .var "lr_data_1_in", 15 0;
v0x1576e49d0_0 .net "lr_data_1_out", 15 0, v0x1576cef00_0;  1 drivers
v0x1576e4aa0_0 .var "lr_data_2_in", 15 0;
v0x1576e4b30_0 .net "lr_data_2_out", 15 0, v0x1576d1590_0;  1 drivers
o0x148051660 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e4c00_0 .net/s "lr_leak_factor_in", 15 0, o0x148051660;  0 drivers
v0x1576e4c90_0 .var "lr_to_loss_data_in_1", 15 0;
v0x1576e4d20_0 .var "lr_to_loss_data_in_2", 15 0;
v0x1576e4db0_0 .var "lr_to_loss_valid_in_1", 0 0;
v0x1576e4e40_0 .var "lr_to_loss_valid_in_2", 0 0;
v0x1576e4ed0_0 .var "lr_valid_1_in", 0 0;
v0x1576e4fa0_0 .net "lr_valid_1_out", 0 0, v0x1576cf130_0;  1 drivers
v0x1576e5070_0 .var "lr_valid_2_in", 0 0;
v0x1576e5140_0 .net "lr_valid_2_out", 0 0, v0x1576d18b0_0;  1 drivers
o0x148050790 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576e5210_0 .net "rst", 0 0, o0x148050790;  0 drivers
o0x1480550e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e52a0_0 .net/s "vpu_data_in_1", 15 0, o0x1480550e0;  0 drivers
o0x148055110 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1576e5330_0 .net/s "vpu_data_in_2", 15 0, o0x148055110;  0 drivers
v0x1576e53c0_0 .var/s "vpu_data_out_1", 15 0;
v0x1576e5450_0 .var/s "vpu_data_out_2", 15 0;
o0x1480551a0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1576e54e0_0 .net "vpu_data_pathway", 3 0, o0x1480551a0;  0 drivers
o0x1480551d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576e3e00_0 .net "vpu_valid_in_1", 0 0, o0x1480551d0;  0 drivers
o0x148055200 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576e3e90_0 .net "vpu_valid_in_2", 0 0, o0x148055200;  0 drivers
v0x1576e3f20_0 .var "vpu_valid_out_1", 0 0;
v0x1576e5570_0 .var "vpu_valid_out_2", 0 0;
E_0x15760fa70/0 .event anyedge, v0x1576c1bc0_0, v0x1576e54e0_0, v0x1576e52a0_0, v0x1576e5330_0;
E_0x15760fa70/1 .event anyedge, v0x1576e3e00_0, v0x1576e3e90_0, v0x1576c1a60_0, v0x1576c5ff0_0;
E_0x15760fa70/2 .event anyedge, v0x1576c1780_0, v0x1576c5d10_0, v0x1576e28f0_0, v0x1576e2980_0;
E_0x15760fa70/3 .event anyedge, v0x1576e2a10_0, v0x1576e2aa0_0, v0x1576cef00_0, v0x1576d1590_0;
E_0x15760fa70/4 .event anyedge, v0x1576cf130_0, v0x1576d18b0_0, v0x1576e4c90_0, v0x1576e4d20_0;
E_0x15760fa70/5 .event anyedge, v0x1576e4db0_0, v0x1576e4e40_0, v0x1576d9dd0_0, v0x1576e17e0_0;
E_0x15760fa70/6 .event anyedge, v0x1576da090_0, v0x1576e1aa0_0, v0x1576e3640_0, v0x1576e3760_0;
E_0x15760fa70/7 .event anyedge, v0x1576e2570_0, v0x1576e2630_0, v0x1576e3b30_0, v0x1576e3bc0_0;
E_0x15760fa70/8 .event anyedge, v0x1576e3c50_0, v0x1576e3ce0_0, v0x1576c9290_0, v0x1576cba90_0;
E_0x15760fa70/9 .event anyedge, v0x1576c9400_0, v0x1576cbc10_0;
E_0x15760fa70 .event/or E_0x15760fa70/0, E_0x15760fa70/1, E_0x15760fa70/2, E_0x15760fa70/3, E_0x15760fa70/4, E_0x15760fa70/5, E_0x15760fa70/6, E_0x15760fa70/7, E_0x15760fa70/8, E_0x15760fa70/9;
S_0x157611e00 .scope module, "bias_parent_inst" "bias_parent" 3 115, 4 4 0, S_0x15769cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "bias_scalar_in_1";
    .port_info 3 /INPUT 16 "bias_scalar_in_2";
    .port_info 4 /OUTPUT 1 "bias_Z_valid_out_1";
    .port_info 5 /OUTPUT 1 "bias_Z_valid_out_2";
    .port_info 6 /INPUT 16 "bias_sys_data_in_1";
    .port_info 7 /INPUT 16 "bias_sys_data_in_2";
    .port_info 8 /INPUT 1 "bias_sys_valid_in_1";
    .port_info 9 /INPUT 1 "bias_sys_valid_in_2";
    .port_info 10 /OUTPUT 16 "bias_z_data_out_1";
    .port_info 11 /OUTPUT 16 "bias_z_data_out_2";
v0x1576c6360_0 .net "bias_Z_valid_out_1", 0 0, v0x1576c1780_0;  alias, 1 drivers
v0x1576c6410_0 .net "bias_Z_valid_out_2", 0 0, v0x1576c5d10_0;  alias, 1 drivers
v0x1576c64a0_0 .net/s "bias_scalar_in_1", 15 0, o0x1480501f0;  alias, 0 drivers
v0x1576c6530_0 .net/s "bias_scalar_in_2", 15 0, o0x148050af0;  alias, 0 drivers
v0x1576c65c0_0 .net/s "bias_sys_data_in_1", 15 0, v0x1576e2b30_0;  1 drivers
v0x1576c6690_0 .net/s "bias_sys_data_in_2", 15 0, v0x1576e2cc0_0;  1 drivers
v0x1576c6720_0 .net "bias_sys_valid_in_1", 0 0, v0x1576e2ff0_0;  1 drivers
v0x1576c67b0_0 .net "bias_sys_valid_in_2", 0 0, v0x1576e3110_0;  1 drivers
v0x1576c6860_0 .net/s "bias_z_data_out_1", 15 0, v0x1576c1a60_0;  alias, 1 drivers
v0x1576c6990_0 .net/s "bias_z_data_out_2", 15 0, v0x1576c5ff0_0;  alias, 1 drivers
v0x1576c6a20_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576c6af0_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
S_0x157607990 .scope module, "column_1" "bias_child" 4 26, 5 4 0, S_0x157611e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "bias_scalar_in";
    .port_info 3 /OUTPUT 1 "bias_Z_valid_out";
    .port_info 4 /INPUT 16 "bias_sys_data_in";
    .port_info 5 /INPUT 1 "bias_sys_valid_in";
    .port_info 6 /OUTPUT 16 "bias_z_data_out";
v0x1576c1780_0 .var "bias_Z_valid_out", 0 0;
v0x1576c1820_0 .net/s "bias_scalar_in", 15 0, o0x1480501f0;  alias, 0 drivers
v0x1576c1900_0 .net/s "bias_sys_data_in", 15 0, v0x1576e2b30_0;  alias, 1 drivers
v0x1576c19d0_0 .net "bias_sys_valid_in", 0 0, v0x1576e2ff0_0;  alias, 1 drivers
v0x1576c1a60_0 .var/s "bias_z_data_out", 15 0;
v0x1576c1b30_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576c1bc0_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
v0x1576c1c60_0 .net/s "z_pre_activation", 15 0, L_0x1576e5b60;  1 drivers
E_0x15763d310 .event posedge, v0x1576c1bc0_0, v0x1576c1b30_0;
S_0x15765b910 .scope module, "add_inst" "fxp_add" 5 18, 6 110 0, S_0x157607990;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1576458b0 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x1576458f0 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x157645930 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x157645970 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x1576459b0 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x1576459f0 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x157645a30 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x157645a70 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x157645ab0 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x157645af0 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x157645b30 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x1576c1090_0 .net/s *"_ivl_0", 16 0, L_0x1576ba060;  1 drivers
v0x1576c1150_0 .net/s *"_ivl_2", 16 0, L_0x1576e5780;  1 drivers
v0x1576c11f0_0 .net "ina", 15 0, v0x1576e2b30_0;  alias, 1 drivers
v0x1576c12c0_0 .net "inaz", 15 0, L_0x1576e59e0;  1 drivers
v0x1576c1370_0 .net "inb", 15 0, o0x1480501f0;  alias, 0 drivers
v0x1576c1440_0 .net "inbz", 15 0, L_0x1576e5a80;  1 drivers
v0x1576c14f0_0 .net "out", 15 0, L_0x1576e5b60;  alias, 1 drivers
v0x1576c15a0_0 .net "overflow", 0 0, v0x1576c0fc0_0;  1 drivers
v0x1576c1650_0 .net/s "res", 16 0, L_0x1576e5860;  1 drivers
L_0x1576ba060 .extend/s 17, L_0x1576e59e0;
L_0x1576e5780 .extend/s 17, L_0x1576e5a80;
L_0x1576e5860 .arith/sum 17, L_0x1576ba060, L_0x1576e5780;
S_0x15765ba80 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x15765b910;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576395c0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x157639600 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x157639640 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x157639680 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576396c0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576367a0_0 .net "in", 15 0, v0x1576e2b30_0;  alias, 1 drivers
v0x1576bee40_0 .var "ini", 7 0;
v0x1576beef0_0 .var "inr", 15 0;
v0x1576befb0_0 .net "out", 15 0, L_0x1576e59e0;  alias, 1 drivers
v0x1576bf060_0 .var "outf", 7 0;
v0x1576bf150_0 .var "outi", 7 0;
v0x1576bf200_0 .var "overflow", 0 0;
L_0x1576e59e0 .concat [ 8 8 0 0], v0x1576bf060_0, v0x1576bf150_0;
S_0x157639700 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x15765ba80;
 .timescale -9 -12;
E_0x15769dfe0 .event anyedge, v0x1576367a0_0;
S_0x157627260 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x15765ba80;
 .timescale -9 -12;
E_0x15769d450 .event anyedge, v0x1576beef0_0, v0x1576bee40_0;
S_0x1576bf2d0 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x15765b910;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576bf4a0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1576bf4e0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576bf520 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1576bf560 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576bf5a0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576bfc80_0 .net "in", 15 0, o0x1480501f0;  alias, 0 drivers
v0x1576bfd10_0 .var "ini", 7 0;
v0x1576bfdc0_0 .var "inr", 15 0;
v0x1576bfe80_0 .net "out", 15 0, L_0x1576e5a80;  alias, 1 drivers
v0x1576bff30_0 .var "outf", 7 0;
v0x1576c0020_0 .var "outi", 7 0;
v0x1576c00d0_0 .var "overflow", 0 0;
L_0x1576e5a80 .concat [ 8 8 0 0], v0x1576bff30_0, v0x1576c0020_0;
S_0x1576bf890 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576bf2d0;
 .timescale -9 -12;
E_0x1576bfa50 .event anyedge, v0x1576bfc80_0;
S_0x1576bfab0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576bf2d0;
 .timescale -9 -12;
E_0x1576bf620 .event anyedge, v0x1576bfdc0_0, v0x1576bfd10_0;
S_0x1576c01a0 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x15765b910;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576c0360 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576c03a0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576c03e0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x1576c0420 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576c0460 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576c0b70_0 .net "in", 16 0, L_0x1576e5860;  alias, 1 drivers
v0x1576c0c00_0 .var "ini", 8 0;
v0x1576c0cb0_0 .var "inr", 16 0;
v0x1576c0d70_0 .net "out", 15 0, L_0x1576e5b60;  alias, 1 drivers
v0x1576c0e20_0 .var "outf", 7 0;
v0x1576c0f10_0 .var "outi", 7 0;
v0x1576c0fc0_0 .var "overflow", 0 0;
L_0x1576e5b60 .concat [ 8 8 0 0], v0x1576c0e20_0, v0x1576c0f10_0;
S_0x1576c07b0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576c01a0;
 .timescale -9 -12;
E_0x1576c0970 .event anyedge, v0x1576c0b70_0;
S_0x1576c09b0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576c01a0;
 .timescale -9 -12;
E_0x1576c06e0 .event anyedge, v0x1576c0cb0_0, v0x1576c0c00_0;
S_0x1576c1dd0 .scope module, "column_2" "bias_child" 4 36, 5 4 0, S_0x157611e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "bias_scalar_in";
    .port_info 3 /OUTPUT 1 "bias_Z_valid_out";
    .port_info 4 /INPUT 16 "bias_sys_data_in";
    .port_info 5 /INPUT 1 "bias_sys_valid_in";
    .port_info 6 /OUTPUT 16 "bias_z_data_out";
v0x1576c5d10_0 .var "bias_Z_valid_out", 0 0;
v0x1576c5db0_0 .net/s "bias_scalar_in", 15 0, o0x148050af0;  alias, 0 drivers
v0x1576c5e90_0 .net/s "bias_sys_data_in", 15 0, v0x1576e2cc0_0;  alias, 1 drivers
v0x1576c5f60_0 .net "bias_sys_valid_in", 0 0, v0x1576e3110_0;  alias, 1 drivers
v0x1576c5ff0_0 .var/s "bias_z_data_out", 15 0;
v0x1576c60c0_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576c6150_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
v0x1576c6200_0 .net/s "z_pre_activation", 15 0, L_0x1576e6140;  1 drivers
S_0x1576c2040 .scope module, "add_inst" "fxp_add" 5 18, 6 110 0, S_0x1576c1dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1576c2200 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x1576c2240 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x1576c2280 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x1576c22c0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x1576c2300 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x1576c2340 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x1576c2380 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x1576c23c0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x1576c2400 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x1576c2440 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x1576c2480 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x1576c5620_0 .net/s *"_ivl_0", 16 0, L_0x1576e5c60;  1 drivers
v0x1576c56e0_0 .net/s *"_ivl_2", 16 0, L_0x1576e5d60;  1 drivers
v0x1576c5780_0 .net "ina", 15 0, v0x1576e2cc0_0;  alias, 1 drivers
v0x1576c5850_0 .net "inaz", 15 0, L_0x1576e5fc0;  1 drivers
v0x1576c5900_0 .net "inb", 15 0, o0x148050af0;  alias, 0 drivers
v0x1576c59d0_0 .net "inbz", 15 0, L_0x1576e6060;  1 drivers
v0x1576c5a80_0 .net "out", 15 0, L_0x1576e6140;  alias, 1 drivers
v0x1576c5b30_0 .net "overflow", 0 0, v0x1576c5550_0;  1 drivers
v0x1576c5be0_0 .net/s "res", 16 0, L_0x1576e5e40;  1 drivers
L_0x1576e5c60 .extend/s 17, L_0x1576e5fc0;
L_0x1576e5d60 .extend/s 17, L_0x1576e6060;
L_0x1576e5e40 .arith/sum 17, L_0x1576e5c60, L_0x1576e5d60;
S_0x1576c2a00 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x1576c2040;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576c2bc0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1576c2c00 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576c2c40 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1576c2c80 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576c2cc0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576c3340_0 .net "in", 15 0, v0x1576e2cc0_0;  alias, 1 drivers
v0x1576c33d0_0 .var "ini", 7 0;
v0x1576c3480_0 .var "inr", 15 0;
v0x1576c3540_0 .net "out", 15 0, L_0x1576e5fc0;  alias, 1 drivers
v0x1576c35f0_0 .var "outf", 7 0;
v0x1576c36e0_0 .var "outi", 7 0;
v0x1576c3790_0 .var "overflow", 0 0;
L_0x1576e5fc0 .concat [ 8 8 0 0], v0x1576c35f0_0, v0x1576c36e0_0;
S_0x1576c2f50 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576c2a00;
 .timescale -9 -12;
E_0x1576c3110 .event anyedge, v0x1576c3340_0;
S_0x1576c3170 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576c2a00;
 .timescale -9 -12;
E_0x1576c2d40 .event anyedge, v0x1576c3480_0, v0x1576c33d0_0;
S_0x1576c3860 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x1576c2040;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576c3a30 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1576c3a70 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576c3ab0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1576c3af0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576c3b30 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576c4210_0 .net "in", 15 0, o0x148050af0;  alias, 0 drivers
v0x1576c42a0_0 .var "ini", 7 0;
v0x1576c4350_0 .var "inr", 15 0;
v0x1576c4410_0 .net "out", 15 0, L_0x1576e6060;  alias, 1 drivers
v0x1576c44c0_0 .var "outf", 7 0;
v0x1576c45b0_0 .var "outi", 7 0;
v0x1576c4660_0 .var "overflow", 0 0;
L_0x1576e6060 .concat [ 8 8 0 0], v0x1576c44c0_0, v0x1576c45b0_0;
S_0x1576c3e20 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576c3860;
 .timescale -9 -12;
E_0x1576c3fe0 .event anyedge, v0x1576c4210_0;
S_0x1576c4040 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576c3860;
 .timescale -9 -12;
E_0x1576c3bb0 .event anyedge, v0x1576c4350_0, v0x1576c42a0_0;
S_0x1576c4730 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x1576c2040;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576c48f0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576c4930 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576c4970 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x1576c49b0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576c49f0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576c5100_0 .net "in", 16 0, L_0x1576e5e40;  alias, 1 drivers
v0x1576c5190_0 .var "ini", 8 0;
v0x1576c5240_0 .var "inr", 16 0;
v0x1576c5300_0 .net "out", 15 0, L_0x1576e6140;  alias, 1 drivers
v0x1576c53b0_0 .var "outf", 7 0;
v0x1576c54a0_0 .var "outi", 7 0;
v0x1576c5550_0 .var "overflow", 0 0;
L_0x1576e6140 .concat [ 8 8 0 0], v0x1576c53b0_0, v0x1576c54a0_0;
S_0x1576c4d40 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576c4730;
 .timescale -9 -12;
E_0x1576c4f00 .event anyedge, v0x1576c5100_0;
S_0x1576c4f40 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576c4730;
 .timescale -9 -12;
E_0x1576c4c70 .event anyedge, v0x1576c5240_0, v0x1576c5190_0;
S_0x1576c6c80 .scope module, "leaky_relu_derivative_parent_inst" "leaky_relu_derivative_parent" 3 168, 7 4 0, S_0x15769cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "lr_leak_factor_in";
    .port_info 3 /INPUT 1 "lr_d_valid_1_in";
    .port_info 4 /INPUT 1 "lr_d_valid_2_in";
    .port_info 5 /INPUT 16 "lr_d_data_1_in";
    .port_info 6 /INPUT 16 "lr_d_data_2_in";
    .port_info 7 /INPUT 16 "lr_d_H_1_in";
    .port_info 8 /INPUT 16 "lr_d_H_2_in";
    .port_info 9 /OUTPUT 16 "lr_d_data_1_out";
    .port_info 10 /OUTPUT 16 "lr_d_data_2_out";
    .port_info 11 /OUTPUT 1 "lr_d_valid_1_out";
    .port_info 12 /OUTPUT 1 "lr_d_valid_2_out";
v0x1576cbfc0_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576cc060_0 .net/s "lr_d_H_1_in", 15 0, v0x1576e41a0_0;  1 drivers
v0x1576cc100_0 .net/s "lr_d_H_2_in", 15 0, v0x1576e4270_0;  1 drivers
v0x1576cc1b0_0 .net/s "lr_d_data_1_in", 15 0, v0x1576e4340_0;  1 drivers
v0x1576cc280_0 .net/s "lr_d_data_1_out", 15 0, v0x1576c9290_0;  alias, 1 drivers
v0x1576cc350_0 .net/s "lr_d_data_2_in", 15 0, v0x1576e44a0_0;  1 drivers
v0x1576cc420_0 .net/s "lr_d_data_2_out", 15 0, v0x1576cba90_0;  alias, 1 drivers
v0x1576cc4b0_0 .net "lr_d_valid_1_in", 0 0, v0x1576e4600_0;  1 drivers
v0x1576cc560_0 .net "lr_d_valid_1_out", 0 0, v0x1576c9400_0;  alias, 1 drivers
v0x1576cc690_0 .net "lr_d_valid_2_in", 0 0, v0x1576e47a0_0;  1 drivers
v0x1576cc720_0 .net "lr_d_valid_2_out", 0 0, v0x1576cbc10_0;  alias, 1 drivers
v0x1576cc7b0_0 .net/s "lr_leak_factor_in", 15 0, o0x148051660;  alias, 0 drivers
v0x1576cc8c0_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
S_0x1576c6ff0 .scope module, "lr_d_col_1" "leaky_relu_derivative_child" 7 25, 8 4 0, S_0x1576c6c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_d_valid_in";
    .port_info 3 /INPUT 16 "lr_d_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /INPUT 16 "lr_d_H_data_in";
    .port_info 6 /OUTPUT 1 "lr_d_valid_out";
    .port_info 7 /OUTPUT 16 "lr_d_data_out";
v0x1576c9080_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576c9120_0 .net/s "lr_d_H_data_in", 15 0, v0x1576e41a0_0;  alias, 1 drivers
v0x1576c91c0_0 .net/s "lr_d_data_in", 15 0, v0x1576e4340_0;  alias, 1 drivers
v0x1576c9290_0 .var/s "lr_d_data_out", 15 0;
v0x1576c9320_0 .net "lr_d_valid_in", 0 0, v0x1576e4600_0;  alias, 1 drivers
v0x1576c9400_0 .var "lr_d_valid_out", 0 0;
v0x1576c94a0_0 .net/s "lr_leak_factor_in", 15 0, o0x148051660;  alias, 0 drivers
v0x1576c9540_0 .net/s "mul_out", 15 0, L_0x1576e8680;  1 drivers
v0x1576c9610_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
S_0x1576c7260 .scope module, "mul_inst" "fxp_mul" 8 18, 6 278 0, S_0x1576c6ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1576c7420 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1576c7460 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1576c74a0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1576c74e0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1576c7520 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1576c7560 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1576c75a0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1576c75e0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1576c7620 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1576c8b40_0 .net/s *"_ivl_0", 31 0, L_0x1576e8360;  1 drivers
v0x1576c8c00_0 .net/s *"_ivl_2", 31 0, L_0x1576e84a0;  1 drivers
v0x1576c8ca0_0 .net "ina", 15 0, v0x1576e4340_0;  alias, 1 drivers
v0x1576c8d50_0 .net "inb", 15 0, o0x148051660;  alias, 0 drivers
v0x1576c8e00_0 .net "out", 15 0, L_0x1576e8680;  alias, 1 drivers
v0x1576c8ee0_0 .net "overflow", 0 0, v0x1576c8a70_0;  1 drivers
v0x1576c8f90_0 .net/s "res", 31 0, L_0x1576e8560;  1 drivers
L_0x1576e8360 .extend/s 32, v0x1576e4340_0;
L_0x1576e84a0 .extend/s 32, o0x148051660;
L_0x1576e8560 .arith/mult 32, L_0x1576e8360, L_0x1576e84a0;
S_0x1576c7b00 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1576c7260;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576c7cc0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576c7d00 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1576c7d40 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1576c7d80 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576c7dc0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576c8620_0 .net "in", 31 0, L_0x1576e8560;  alias, 1 drivers
v0x1576c86b0_0 .var "ini", 15 0;
v0x1576c8760_0 .var "inr", 23 0;
v0x1576c8820_0 .net "out", 15 0, L_0x1576e8680;  alias, 1 drivers
v0x1576c88d0_0 .var "outf", 7 0;
v0x1576c89c0_0 .var "outi", 7 0;
v0x1576c8a70_0 .var "overflow", 0 0;
L_0x1576e8680 .concat [ 8 8 0 0], v0x1576c88d0_0, v0x1576c89c0_0;
S_0x1576c8080 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1576c7b00;
 .timescale -9 -12;
S_0x1576c8240 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1576c8080;
 .timescale -9 -12;
E_0x1576c8400 .event anyedge, v0x1576c8620_0, v0x1576c8760_0;
S_0x1576c8450 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576c7b00;
 .timescale -9 -12;
E_0x1576c7fb0 .event anyedge, v0x1576c8760_0, v0x1576c86b0_0;
S_0x1576c9780 .scope module, "lr_d_col_2" "leaky_relu_derivative_child" 7 36, 8 4 0, S_0x1576c6c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_d_valid_in";
    .port_info 3 /INPUT 16 "lr_d_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /INPUT 16 "lr_d_H_data_in";
    .port_info 6 /OUTPUT 1 "lr_d_valid_out";
    .port_info 7 /OUTPUT 16 "lr_d_data_out";
v0x1576cb850_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576cb970_0 .net/s "lr_d_H_data_in", 15 0, v0x1576e4270_0;  alias, 1 drivers
v0x1576cba00_0 .net/s "lr_d_data_in", 15 0, v0x1576e44a0_0;  alias, 1 drivers
v0x1576cba90_0 .var/s "lr_d_data_out", 15 0;
v0x1576cbb30_0 .net "lr_d_valid_in", 0 0, v0x1576e47a0_0;  alias, 1 drivers
v0x1576cbc10_0 .var "lr_d_valid_out", 0 0;
v0x1576cbcb0_0 .net/s "lr_leak_factor_in", 15 0, o0x148051660;  alias, 0 drivers
v0x1576cbd50_0 .net/s "mul_out", 15 0, L_0x1576e8a60;  1 drivers
v0x1576cbe30_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
S_0x1576c9a10 .scope module, "mul_inst" "fxp_mul" 8 18, 6 278 0, S_0x1576c9780;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1576c9bd0 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1576c9c10 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1576c9c50 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1576c9c90 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1576c9cd0 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1576c9d10 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1576c9d50 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1576c9d90 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1576c9dd0 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1576cb300_0 .net/s *"_ivl_0", 31 0, L_0x1576e8740;  1 drivers
v0x1576cb3c0_0 .net/s *"_ivl_2", 31 0, L_0x1576e8880;  1 drivers
v0x1576cb460_0 .net "ina", 15 0, v0x1576e44a0_0;  alias, 1 drivers
v0x1576cb510_0 .net "inb", 15 0, o0x148051660;  alias, 0 drivers
v0x1576cb5f0_0 .net "out", 15 0, L_0x1576e8a60;  alias, 1 drivers
v0x1576cb6c0_0 .net "overflow", 0 0, v0x1576cb230_0;  1 drivers
v0x1576cb770_0 .net/s "res", 31 0, L_0x1576e8940;  1 drivers
L_0x1576e8740 .extend/s 32, v0x1576e44a0_0;
L_0x1576e8880 .extend/s 32, o0x148051660;
L_0x1576e8940 .arith/mult 32, L_0x1576e8740, L_0x1576e8880;
S_0x1576ca2b0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1576c9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576ca470 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576ca4b0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1576ca4f0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1576ca530 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576ca570 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576cade0_0 .net "in", 31 0, L_0x1576e8940;  alias, 1 drivers
v0x1576cae70_0 .var "ini", 15 0;
v0x1576caf20_0 .var "inr", 23 0;
v0x1576cafe0_0 .net "out", 15 0, L_0x1576e8a60;  alias, 1 drivers
v0x1576cb090_0 .var "outf", 7 0;
v0x1576cb180_0 .var "outi", 7 0;
v0x1576cb230_0 .var "overflow", 0 0;
L_0x1576e8a60 .concat [ 8 8 0 0], v0x1576cb090_0, v0x1576cb180_0;
S_0x1576ca830 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1576ca2b0;
 .timescale -9 -12;
S_0x1576ca9f0 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1576ca830;
 .timescale -9 -12;
E_0x1576cabb0 .event anyedge, v0x1576cade0_0, v0x1576caf20_0;
S_0x1576cac10 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576ca2b0;
 .timescale -9 -12;
E_0x1576ca760 .event anyedge, v0x1576caf20_0, v0x1576cae70_0;
S_0x1576cca40 .scope module, "leaky_relu_parent_inst" "leaky_relu_parent" 3 133, 9 4 0, S_0x15769cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "lr_leak_factor_in";
    .port_info 3 /INPUT 1 "lr_valid_1_in";
    .port_info 4 /INPUT 1 "lr_valid_2_in";
    .port_info 5 /INPUT 16 "lr_data_1_in";
    .port_info 6 /INPUT 16 "lr_data_2_in";
    .port_info 7 /OUTPUT 16 "lr_data_1_out";
    .port_info 8 /OUTPUT 16 "lr_data_2_out";
    .port_info 9 /OUTPUT 1 "lr_valid_1_out";
    .port_info 10 /OUTPUT 1 "lr_valid_2_out";
v0x1576d1ae0_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576d1c70_0 .net/s "lr_data_1_in", 15 0, v0x1576e4940_0;  1 drivers
v0x1576d1d00_0 .net/s "lr_data_1_out", 15 0, v0x1576cef00_0;  alias, 1 drivers
v0x1576d1d90_0 .net/s "lr_data_2_in", 15 0, v0x1576e4aa0_0;  1 drivers
v0x1576d1e20_0 .net/s "lr_data_2_out", 15 0, v0x1576d1590_0;  alias, 1 drivers
v0x1576d1ef0_0 .net/s "lr_leak_factor_in", 15 0, o0x148051660;  alias, 0 drivers
v0x1576d1f80_0 .net "lr_valid_1_in", 0 0, v0x1576e4ed0_0;  1 drivers
v0x1576d2010_0 .net "lr_valid_1_out", 0 0, v0x1576cf130_0;  alias, 1 drivers
v0x1576d20c0_0 .net "lr_valid_2_in", 0 0, v0x1576e5070_0;  1 drivers
v0x1576d21f0_0 .net "lr_valid_2_out", 0 0, v0x1576d18b0_0;  alias, 1 drivers
v0x1576d2280_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
S_0x1576ccd10 .scope module, "leaky_relu_col_1" "leaky_relu_child" 9 22, 10 4 0, S_0x1576cca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "lr_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /OUTPUT 16 "lr_data_out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x1576cedc0_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576cee60_0 .net/s "lr_data_in", 15 0, v0x1576e4940_0;  alias, 1 drivers
v0x1576cef00_0 .var/s "lr_data_out", 15 0;
v0x1576cefb0_0 .net/s "lr_leak_factor_in", 15 0, o0x148051660;  alias, 0 drivers
v0x1576cf050_0 .net "lr_valid_in", 0 0, v0x1576e4ed0_0;  alias, 1 drivers
v0x1576cf130_0 .var "lr_valid_out", 0 0;
v0x1576cf1d0_0 .net/s "mul_out", 15 0, L_0x1576e6560;  1 drivers
v0x1576cf2b0_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
S_0x1576ccfc0 .scope module, "mul_inst" "fxp_mul" 10 16, 6 278 0, S_0x1576ccd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1576cd180 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1576cd1c0 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1576cd200 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1576cd240 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1576cd280 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1576cd2c0 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1576cd300 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1576cd340 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1576cd380 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1576ce890_0 .net/s *"_ivl_0", 31 0, L_0x1576e6240;  1 drivers
v0x1576ce950_0 .net/s *"_ivl_2", 31 0, L_0x1576e6380;  1 drivers
v0x1576ce9f0_0 .net "ina", 15 0, v0x1576e4940_0;  alias, 1 drivers
v0x1576ceaa0_0 .net "inb", 15 0, o0x148051660;  alias, 0 drivers
v0x1576ceb40_0 .net "out", 15 0, L_0x1576e6560;  alias, 1 drivers
v0x1576cec20_0 .net "overflow", 0 0, v0x1576ce7c0_0;  1 drivers
v0x1576cecd0_0 .net/s "res", 31 0, L_0x1576e6440;  1 drivers
L_0x1576e6240 .extend/s 32, v0x1576e4940_0;
L_0x1576e6380 .extend/s 32, o0x148051660;
L_0x1576e6440 .arith/mult 32, L_0x1576e6240, L_0x1576e6380;
S_0x1576cd840 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1576ccfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576cda00 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576cda40 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1576cda80 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1576cdac0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576cdb00 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576ce370_0 .net "in", 31 0, L_0x1576e6440;  alias, 1 drivers
v0x1576ce400_0 .var "ini", 15 0;
v0x1576ce4b0_0 .var "inr", 23 0;
v0x1576ce570_0 .net "out", 15 0, L_0x1576e6560;  alias, 1 drivers
v0x1576ce620_0 .var "outf", 7 0;
v0x1576ce710_0 .var "outi", 7 0;
v0x1576ce7c0_0 .var "overflow", 0 0;
L_0x1576e6560 .concat [ 8 8 0 0], v0x1576ce620_0, v0x1576ce710_0;
S_0x1576cddc0 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1576cd840;
 .timescale -9 -12;
S_0x1576cdf80 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1576cddc0;
 .timescale -9 -12;
E_0x1576ce140 .event anyedge, v0x1576ce370_0, v0x1576ce4b0_0;
S_0x1576ce1a0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576cd840;
 .timescale -9 -12;
E_0x1576cdcf0 .event anyedge, v0x1576ce4b0_0, v0x1576ce400_0;
S_0x1576cf3d0 .scope module, "leaky_relu_col_2" "leaky_relu_child" 9 32, 10 4 0, S_0x1576cca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "lr_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /OUTPUT 16 "lr_data_out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x1576d1450_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576d14f0_0 .net/s "lr_data_in", 15 0, v0x1576e4aa0_0;  alias, 1 drivers
v0x1576d1590_0 .var/s "lr_data_out", 15 0;
v0x1576d1640_0 .net/s "lr_leak_factor_in", 15 0, o0x148051660;  alias, 0 drivers
v0x1576d17e0_0 .net "lr_valid_in", 0 0, v0x1576e5070_0;  alias, 1 drivers
v0x1576d18b0_0 .var "lr_valid_out", 0 0;
v0x1576d1940_0 .net/s "mul_out", 15 0, L_0x1576e6940;  1 drivers
v0x1576d19d0_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
S_0x1576cf640 .scope module, "mul_inst" "fxp_mul" 10 16, 6 278 0, S_0x1576cf3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1576cf800 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1576cf840 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1576cf880 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1576cf8c0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1576cf900 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1576cf940 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1576cf980 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1576cf9c0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1576cfa00 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1576d0f20_0 .net/s *"_ivl_0", 31 0, L_0x1576e6620;  1 drivers
v0x1576d0fe0_0 .net/s *"_ivl_2", 31 0, L_0x1576e6760;  1 drivers
v0x1576d1080_0 .net "ina", 15 0, v0x1576e4aa0_0;  alias, 1 drivers
v0x1576d1130_0 .net "inb", 15 0, o0x148051660;  alias, 0 drivers
v0x1576d11d0_0 .net "out", 15 0, L_0x1576e6940;  alias, 1 drivers
v0x1576d12b0_0 .net "overflow", 0 0, v0x1576d0e50_0;  1 drivers
v0x1576d1360_0 .net/s "res", 31 0, L_0x1576e6820;  1 drivers
L_0x1576e6620 .extend/s 32, v0x1576e4aa0_0;
L_0x1576e6760 .extend/s 32, o0x148051660;
L_0x1576e6820 .arith/mult 32, L_0x1576e6620, L_0x1576e6760;
S_0x1576cfee0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1576cf640;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576d00a0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576d00e0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1576d0120 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1576d0160 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576d01a0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576d0a00_0 .net "in", 31 0, L_0x1576e6820;  alias, 1 drivers
v0x1576d0a90_0 .var "ini", 15 0;
v0x1576d0b40_0 .var "inr", 23 0;
v0x1576d0c00_0 .net "out", 15 0, L_0x1576e6940;  alias, 1 drivers
v0x1576d0cb0_0 .var "outf", 7 0;
v0x1576d0da0_0 .var "outi", 7 0;
v0x1576d0e50_0 .var "overflow", 0 0;
L_0x1576e6940 .concat [ 8 8 0 0], v0x1576d0cb0_0, v0x1576d0da0_0;
S_0x1576d0460 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1576cfee0;
 .timescale -9 -12;
S_0x1576d0620 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1576d0460;
 .timescale -9 -12;
E_0x1576d07e0 .event anyedge, v0x1576d0a00_0, v0x1576d0b40_0;
S_0x1576d0830 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576cfee0;
 .timescale -9 -12;
E_0x1576d0390 .event anyedge, v0x1576d0b40_0, v0x1576d0a90_0;
S_0x1576d24b0 .scope module, "loss_parent_inst" "loss_parent" 3 150, 11 4 0, S_0x15769cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "H_1_in";
    .port_info 3 /INPUT 16 "Y_1_in";
    .port_info 4 /INPUT 16 "H_2_in";
    .port_info 5 /INPUT 16 "Y_2_in";
    .port_info 6 /INPUT 1 "valid_1_in";
    .port_info 7 /INPUT 1 "valid_2_in";
    .port_info 8 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 9 /OUTPUT 16 "gradient_1_out";
    .port_info 10 /OUTPUT 16 "gradient_2_out";
    .port_info 11 /OUTPUT 1 "valid_1_out";
    .port_info 12 /OUTPUT 1 "valid_2_out";
v0x1576e1b90_0 .net/s "H_1_in", 15 0, v0x1576e37f0_0;  1 drivers
v0x1576e1c40_0 .net/s "H_2_in", 15 0, v0x1576e3990_0;  1 drivers
v0x1576e1ce0_0 .net/s "Y_1_in", 15 0, o0x1480532e0;  alias, 0 drivers
v0x1576e1d70_0 .net/s "Y_2_in", 15 0, o0x148054180;  alias, 0 drivers
v0x1576e1e00_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576e1ed0_0 .net/s "gradient_1_out", 15 0, v0x1576d9dd0_0;  alias, 1 drivers
v0x1576e1f60_0 .net/s "gradient_2_out", 15 0, v0x1576e17e0_0;  alias, 1 drivers
v0x1576e2010_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x148053010;  alias, 0 drivers
v0x1576e2120_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
v0x1576e2230_0 .net "valid_1_in", 0 0, v0x1576e3d70_0;  1 drivers
v0x1576e22c0_0 .net "valid_1_out", 0 0, v0x1576da090_0;  alias, 1 drivers
v0x1576e2350_0 .net "valid_2_in", 0 0, v0x1576e4040_0;  1 drivers
v0x1576e23e0_0 .net "valid_2_out", 0 0, v0x1576e1aa0_0;  alias, 1 drivers
S_0x1576d27d0 .scope module, "first_column" "loss_child" 11 24, 12 6 0, S_0x1576d24b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "H_in";
    .port_info 3 /INPUT 16 "Y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 6 /OUTPUT 16 "gradient_out";
    .port_info 7 /OUTPUT 1 "valid_out";
v0x1576d99e0_0 .net/s "H_in", 15 0, v0x1576e37f0_0;  alias, 1 drivers
v0x1576d9ad0_0 .net/s "Y_in", 15 0, o0x1480532e0;  alias, 0 drivers
v0x1576d9ba0_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576d9c30_0 .net/s "diff_stage1", 15 0, L_0x1576e71d0;  1 drivers
v0x1576d9cc0_0 .net/s "final_gradient", 15 0, L_0x1576e75f0;  1 drivers
v0x1576d9dd0_0 .var/s "gradient_out", 15 0;
v0x1576d9e60_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x148053010;  alias, 0 drivers
v0x1576d9ef0_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
v0x1576d9f80_0 .net "valid_in", 0 0, v0x1576e3d70_0;  alias, 1 drivers
v0x1576da090_0 .var "valid_out", 0 0;
S_0x1576d2a90 .scope module, "multiplier" "fxp_mul" 12 34, 6 278 0, S_0x1576d27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1576d2c50 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1576d2c90 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1576d2cd0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1576d2d10 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1576d2d50 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1576d2d90 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1576d2dd0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1576d2e10 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1576d2e50 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1576d4310_0 .net/s *"_ivl_0", 31 0, L_0x1576e7330;  1 drivers
v0x1576d43d0_0 .net/s *"_ivl_2", 31 0, L_0x1576e73f0;  1 drivers
v0x1576d4470_0 .net "ina", 15 0, L_0x1576e71d0;  alias, 1 drivers
v0x1576d4520_0 .net "inb", 15 0, o0x148053010;  alias, 0 drivers
v0x1576d45d0_0 .net "out", 15 0, L_0x1576e75f0;  alias, 1 drivers
v0x1576d46b0_0 .net "overflow", 0 0, v0x1576d4240_0;  1 drivers
v0x1576d4760_0 .net/s "res", 31 0, L_0x1576e7490;  1 drivers
L_0x1576e7330 .extend/s 32, L_0x1576e71d0;
L_0x1576e73f0 .extend/s 32, o0x148053010;
L_0x1576e7490 .arith/mult 32, L_0x1576e7330, L_0x1576e73f0;
S_0x1576d32d0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1576d2a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576d3490 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576d34d0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1576d3510 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1576d3550 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576d3590 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576d3df0_0 .net "in", 31 0, L_0x1576e7490;  alias, 1 drivers
v0x1576d3e80_0 .var "ini", 15 0;
v0x1576d3f30_0 .var "inr", 23 0;
v0x1576d3ff0_0 .net "out", 15 0, L_0x1576e75f0;  alias, 1 drivers
v0x1576d40a0_0 .var "outf", 7 0;
v0x1576d4190_0 .var "outi", 7 0;
v0x1576d4240_0 .var "overflow", 0 0;
L_0x1576e75f0 .concat [ 8 8 0 0], v0x1576d40a0_0, v0x1576d4190_0;
S_0x1576d3850 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1576d32d0;
 .timescale -9 -12;
S_0x1576d3a10 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1576d3850;
 .timescale -9 -12;
E_0x1576d3bd0 .event anyedge, v0x1576d3df0_0, v0x1576d3f30_0;
S_0x1576d3c20 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576d32d0;
 .timescale -9 -12;
E_0x1576d3780 .event anyedge, v0x1576d3f30_0, v0x1576d3e80_0;
S_0x1576d4850 .scope module, "subtractor" "fxp_addsub" 12 25, 6 186 0, S_0x1576d27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x1576d4a20 .param/l "ONE" 1 6 208, C4<00000000000000001>;
P_0x1576d4a60 .param/l "ROUND" 0 6 193, +C4<00000000000000000000000000000001>;
P_0x1576d4aa0 .param/l "WIF" 1 6 204, +C4<00000000000000000000000000001000>;
P_0x1576d4ae0 .param/l "WIFA" 0 6 188, +C4<00000000000000000000000000001000>;
P_0x1576d4b20 .param/l "WIFB" 0 6 190, +C4<00000000000000000000000000001000>;
P_0x1576d4b60 .param/l "WII" 1 6 203, +C4<000000000000000000000000000001001>;
P_0x1576d4ba0 .param/l "WIIA" 0 6 187, +C4<00000000000000000000000000001000>;
P_0x1576d4be0 .param/l "WIIB" 0 6 189, +C4<00000000000000000000000000001000>;
P_0x1576d4c20 .param/l "WIIBE" 1 6 202, +C4<000000000000000000000000000001001>;
P_0x1576d4c60 .param/l "WOF" 0 6 192, +C4<00000000000000000000000000001000>;
P_0x1576d4ca0 .param/l "WOI" 0 6 191, +C4<00000000000000000000000000001000>;
P_0x1576d4ce0 .param/l "WRF" 1 6 206, +C4<00000000000000000000000000001000>;
P_0x1576d4d20 .param/l "WRI" 1 6 205, +C4<0000000000000000000000000000001010>;
L_0x1576e6a00 .functor NOT 17, L_0x1576e6f90, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0x1576e8b20 .functor BUFT 17, L_0x1576e6af0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x1576d8ec0_0 .net *"_ivl_0", 16 0, L_0x1576e6a00;  1 drivers
v0x1576d8f80_0 .net/s *"_ivl_10", 17 0, L_0x1576e6d30;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1576d9020_0 .net/2u *"_ivl_2", 16 0, L_0x148088010;  1 drivers
v0x1576d90d0_0 .net *"_ivl_4", 16 0, L_0x1576e6af0;  1 drivers
v0x1576d9180_0 .net/s *"_ivl_8", 17 0, L_0x1576e6c50;  1 drivers
v0x1576d9270_0 .net "ina", 15 0, v0x1576e37f0_0;  alias, 1 drivers
v0x1576d9310_0 .net "inaz", 16 0, L_0x1576e7030;  1 drivers
v0x1576d93c0_0 .net "inb", 15 0, o0x1480532e0;  alias, 0 drivers
v0x1576d9470_0 .net "inbe", 16 0, L_0x1576e6f90;  1 drivers
v0x1576d95a0_0 .net "inbv", 16 0, L_0x1576e8b20;  1 drivers
v0x1576d9630_0 .net "inbz", 16 0, L_0x1576e70d0;  1 drivers
v0x1576d96c0_0 .net "out", 15 0, L_0x1576e71d0;  alias, 1 drivers
v0x1576d9790_0 .net "overflow", 0 0, v0x1576d8df0_0;  1 drivers
v0x1576d9820_0 .net/s "res", 17 0, L_0x1576e6e10;  1 drivers
L_0x148088058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1576d98d0_0 .net "sub", 0 0, L_0x148088058;  1 drivers
L_0x1576e6af0 .arith/sum 17, L_0x1576e6a00, L_0x148088010;
L_0x1576e6c50 .extend/s 18, L_0x1576e7030;
L_0x1576e6d30 .extend/s 18, L_0x1576e70d0;
L_0x1576e6e10 .arith/sum 18, L_0x1576e6c50, L_0x1576e6d30;
S_0x1576d5410 .scope module, "ina_zoom" "fxp_zoom" 6 232, 6 22 0, S_0x1576d4850;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576d5580 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1576d55c0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576d5600 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1576d5640 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576d5680 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1576d5d00_0 .net "in", 15 0, v0x1576e37f0_0;  alias, 1 drivers
v0x1576d5d90_0 .var "ini", 7 0;
v0x1576d5e20_0 .var "inr", 15 0;
v0x1576d5ee0_0 .net "out", 16 0, L_0x1576e7030;  alias, 1 drivers
v0x1576d5f90_0 .var "outf", 7 0;
v0x1576d6080_0 .var "outi", 8 0;
v0x1576d6130_0 .var "overflow", 0 0;
L_0x1576e7030 .concat [ 8 9 0 0], v0x1576d5f90_0, v0x1576d6080_0;
S_0x1576d5940 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576d5410;
 .timescale -9 -12;
E_0x1576d5b00 .event anyedge, v0x1576d5d00_0;
S_0x1576d5b40 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576d5410;
 .timescale -9 -12;
E_0x1576d5880 .event anyedge, v0x1576d5e20_0, v0x1576d5d90_0;
S_0x1576d6200 .scope module, "inb_extend" "fxp_zoom" 6 220, 6 22 0, S_0x1576d4850;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576d63d0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1576d6410 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576d6450 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1576d6490 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576d64d0 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1576d6bd0_0 .net "in", 15 0, o0x1480532e0;  alias, 0 drivers
v0x1576d6c60_0 .var "ini", 7 0;
v0x1576d6d00_0 .var "inr", 15 0;
v0x1576d6dc0_0 .net "out", 16 0, L_0x1576e6f90;  alias, 1 drivers
v0x1576d6e70_0 .var "outf", 7 0;
v0x1576d6f60_0 .var "outi", 8 0;
v0x1576d7010_0 .var "overflow", 0 0;
L_0x1576e6f90 .concat [ 8 9 0 0], v0x1576d6e70_0, v0x1576d6f60_0;
S_0x1576d67f0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576d6200;
 .timescale -9 -12;
E_0x1576d69b0 .event anyedge, v0x1576d6bd0_0;
S_0x1576d6a00 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576d6200;
 .timescale -9 -12;
E_0x1576d6730 .event anyedge, v0x1576d6d00_0, v0x1576d6c60_0;
S_0x1576d70e0 .scope module, "inb_zoom" "fxp_zoom" 6 244, 6 22 0, S_0x1576d4850;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576d72a0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1576d72e0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576d7320 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x1576d7360 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576d73a0 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1576d7af0_0 .net "in", 16 0, L_0x1576e8b20;  alias, 1 drivers
v0x1576d7b80_0 .var "ini", 8 0;
v0x1576d7c10_0 .var "inr", 16 0;
v0x1576d7cc0_0 .net "out", 16 0, L_0x1576e70d0;  alias, 1 drivers
v0x1576d7d70_0 .var "outf", 7 0;
v0x1576d7e60_0 .var "outi", 8 0;
v0x1576d7f10_0 .var "overflow", 0 0;
L_0x1576e70d0 .concat [ 8 9 0 0], v0x1576d7d70_0, v0x1576d7e60_0;
S_0x1576d7730 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576d70e0;
 .timescale -9 -12;
E_0x1576d78f0 .event anyedge, v0x1576d7af0_0;
S_0x1576d7930 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576d70e0;
 .timescale -9 -12;
E_0x1576d7680 .event anyedge, v0x1576d7c10_0, v0x1576d7b80_0;
S_0x1576d7fe0 .scope module, "res_zoom" "fxp_zoom" 6 256, 6 22 0, S_0x1576d4850;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576d81a0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576d81e0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576d8220 .param/l "WII" 0 6 23, +C4<0000000000000000000000000000001010>;
P_0x1576d8260 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576d82a0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576d89a0_0 .net "in", 17 0, L_0x1576e6e10;  alias, 1 drivers
v0x1576d8a30_0 .var "ini", 9 0;
v0x1576d8ae0_0 .var "inr", 17 0;
v0x1576d8ba0_0 .net "out", 15 0, L_0x1576e71d0;  alias, 1 drivers
v0x1576d8c60_0 .var "outf", 7 0;
v0x1576d8d40_0 .var "outi", 7 0;
v0x1576d8df0_0 .var "overflow", 0 0;
L_0x1576e71d0 .concat [ 8 8 0 0], v0x1576d8c60_0, v0x1576d8d40_0;
S_0x1576d85d0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576d7fe0;
 .timescale -9 -12;
E_0x1576d8790 .event anyedge, v0x1576d89a0_0;
S_0x1576d87d0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576d7fe0;
 .timescale -9 -12;
E_0x1576d8500 .event anyedge, v0x1576d8ae0_0, v0x1576d8a30_0;
S_0x1576da190 .scope module, "second_column" "loss_child" 11 36, 12 6 0, S_0x1576d24b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "H_in";
    .port_info 3 /INPUT 16 "Y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 6 /OUTPUT 16 "gradient_out";
    .port_info 7 /OUTPUT 1 "valid_out";
v0x1576e13f0_0 .net/s "H_in", 15 0, v0x1576e3990_0;  alias, 1 drivers
v0x1576e14e0_0 .net/s "Y_in", 15 0, o0x148054180;  alias, 0 drivers
v0x1576e15b0_0 .net "clk", 0 0, o0x148050760;  alias, 0 drivers
v0x1576e1640_0 .net/s "diff_stage1", 15 0, L_0x1576e7e60;  1 drivers
v0x1576e16d0_0 .net/s "final_gradient", 15 0, L_0x1576e82a0;  1 drivers
v0x1576e17e0_0 .var/s "gradient_out", 15 0;
v0x1576e1870_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x148053010;  alias, 0 drivers
v0x1576e1900_0 .net "rst", 0 0, o0x148050790;  alias, 0 drivers
v0x1576e1990_0 .net "valid_in", 0 0, v0x1576e4040_0;  alias, 1 drivers
v0x1576e1aa0_0 .var "valid_out", 0 0;
S_0x1576da420 .scope module, "multiplier" "fxp_mul" 12 34, 6 278 0, S_0x1576da190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1576da5e0 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1576da620 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1576da660 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1576da6a0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1576da6e0 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1576da720 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1576da760 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1576da7a0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1576da7e0 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1576dbd10_0 .net/s *"_ivl_0", 31 0, L_0x1576e7fc0;  1 drivers
v0x1576dbdd0_0 .net/s *"_ivl_2", 31 0, L_0x1576e8080;  1 drivers
v0x1576dbe70_0 .net "ina", 15 0, L_0x1576e7e60;  alias, 1 drivers
v0x1576dbf20_0 .net "inb", 15 0, o0x148053010;  alias, 0 drivers
v0x1576dc000_0 .net "out", 15 0, L_0x1576e82a0;  alias, 1 drivers
v0x1576dc0d0_0 .net "overflow", 0 0, v0x1576dbc40_0;  1 drivers
v0x1576dc180_0 .net/s "res", 31 0, L_0x1576e8140;  1 drivers
L_0x1576e7fc0 .extend/s 32, L_0x1576e7e60;
L_0x1576e8080 .extend/s 32, o0x148053010;
L_0x1576e8140 .arith/mult 32, L_0x1576e7fc0, L_0x1576e8080;
S_0x1576dacc0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1576da420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576dae80 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576daec0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1576daf00 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1576daf40 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576daf80 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576db7f0_0 .net "in", 31 0, L_0x1576e8140;  alias, 1 drivers
v0x1576db880_0 .var "ini", 15 0;
v0x1576db930_0 .var "inr", 23 0;
v0x1576db9f0_0 .net "out", 15 0, L_0x1576e82a0;  alias, 1 drivers
v0x1576dbaa0_0 .var "outf", 7 0;
v0x1576dbb90_0 .var "outi", 7 0;
v0x1576dbc40_0 .var "overflow", 0 0;
L_0x1576e82a0 .concat [ 8 8 0 0], v0x1576dbaa0_0, v0x1576dbb90_0;
S_0x1576db240 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1576dacc0;
 .timescale -9 -12;
S_0x1576db400 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1576db240;
 .timescale -9 -12;
E_0x1576db5c0 .event anyedge, v0x1576db7f0_0, v0x1576db930_0;
S_0x1576db620 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576dacc0;
 .timescale -9 -12;
E_0x1576db170 .event anyedge, v0x1576db930_0, v0x1576db880_0;
S_0x1576dc260 .scope module, "subtractor" "fxp_addsub" 12 25, 6 186 0, S_0x1576da190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x1576dc430 .param/l "ONE" 1 6 208, C4<00000000000000001>;
P_0x1576dc470 .param/l "ROUND" 0 6 193, +C4<00000000000000000000000000000001>;
P_0x1576dc4b0 .param/l "WIF" 1 6 204, +C4<00000000000000000000000000001000>;
P_0x1576dc4f0 .param/l "WIFA" 0 6 188, +C4<00000000000000000000000000001000>;
P_0x1576dc530 .param/l "WIFB" 0 6 190, +C4<00000000000000000000000000001000>;
P_0x1576dc570 .param/l "WII" 1 6 203, +C4<000000000000000000000000000001001>;
P_0x1576dc5b0 .param/l "WIIA" 0 6 187, +C4<00000000000000000000000000001000>;
P_0x1576dc5f0 .param/l "WIIB" 0 6 189, +C4<00000000000000000000000000001000>;
P_0x1576dc630 .param/l "WIIBE" 1 6 202, +C4<000000000000000000000000000001001>;
P_0x1576dc670 .param/l "WOF" 0 6 192, +C4<00000000000000000000000000001000>;
P_0x1576dc6b0 .param/l "WOI" 0 6 191, +C4<00000000000000000000000000001000>;
P_0x1576dc6f0 .param/l "WRF" 1 6 206, +C4<00000000000000000000000000001000>;
P_0x1576dc730 .param/l "WRI" 1 6 205, +C4<0000000000000000000000000000001010>;
L_0x1576e76b0 .functor NOT 17, L_0x1576e7c40, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0x1576e8c10 .functor BUFT 17, L_0x1576e77a0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x1576e08d0_0 .net *"_ivl_0", 16 0, L_0x1576e76b0;  1 drivers
v0x1576e0990_0 .net/s *"_ivl_10", 17 0, L_0x1576e79e0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1576e0a30_0 .net/2u *"_ivl_2", 16 0, L_0x1480880a0;  1 drivers
v0x1576e0ae0_0 .net *"_ivl_4", 16 0, L_0x1576e77a0;  1 drivers
v0x1576e0b90_0 .net/s *"_ivl_8", 17 0, L_0x1576e7900;  1 drivers
v0x1576e0c80_0 .net "ina", 15 0, v0x1576e3990_0;  alias, 1 drivers
v0x1576e0d20_0 .net "inaz", 16 0, L_0x1576e7ce0;  1 drivers
v0x1576e0dd0_0 .net "inb", 15 0, o0x148054180;  alias, 0 drivers
v0x1576e0e80_0 .net "inbe", 16 0, L_0x1576e7c40;  1 drivers
v0x1576e0fb0_0 .net "inbv", 16 0, L_0x1576e8c10;  1 drivers
v0x1576e1040_0 .net "inbz", 16 0, L_0x1576e7d80;  1 drivers
v0x1576e10d0_0 .net "out", 15 0, L_0x1576e7e60;  alias, 1 drivers
v0x1576e11a0_0 .net "overflow", 0 0, v0x1576e0800_0;  1 drivers
v0x1576e1230_0 .net/s "res", 17 0, L_0x1576e7ac0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1576e12e0_0 .net "sub", 0 0, L_0x1480880e8;  1 drivers
L_0x1576e77a0 .arith/sum 17, L_0x1576e76b0, L_0x1480880a0;
L_0x1576e7900 .extend/s 18, L_0x1576e7ce0;
L_0x1576e79e0 .extend/s 18, L_0x1576e7d80;
L_0x1576e7ac0 .arith/sum 18, L_0x1576e7900, L_0x1576e79e0;
S_0x1576dce20 .scope module, "ina_zoom" "fxp_zoom" 6 232, 6 22 0, S_0x1576dc260;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576dcf90 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1576dcfd0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576dd010 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1576dd050 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576dd090 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1576dd710_0 .net "in", 15 0, v0x1576e3990_0;  alias, 1 drivers
v0x1576dd7a0_0 .var "ini", 7 0;
v0x1576dd830_0 .var "inr", 15 0;
v0x1576dd8f0_0 .net "out", 16 0, L_0x1576e7ce0;  alias, 1 drivers
v0x1576dd9a0_0 .var "outf", 7 0;
v0x1576dda90_0 .var "outi", 8 0;
v0x1576ddb40_0 .var "overflow", 0 0;
L_0x1576e7ce0 .concat [ 8 9 0 0], v0x1576dd9a0_0, v0x1576dda90_0;
S_0x1576dd350 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576dce20;
 .timescale -9 -12;
E_0x1576dd510 .event anyedge, v0x1576dd710_0;
S_0x1576dd550 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576dce20;
 .timescale -9 -12;
E_0x1576dd290 .event anyedge, v0x1576dd830_0, v0x1576dd7a0_0;
S_0x1576ddc10 .scope module, "inb_extend" "fxp_zoom" 6 220, 6 22 0, S_0x1576dc260;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576ddde0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1576dde20 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576dde60 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1576ddea0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576ddee0 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1576de5e0_0 .net "in", 15 0, o0x148054180;  alias, 0 drivers
v0x1576de670_0 .var "ini", 7 0;
v0x1576de710_0 .var "inr", 15 0;
v0x1576de7d0_0 .net "out", 16 0, L_0x1576e7c40;  alias, 1 drivers
v0x1576de880_0 .var "outf", 7 0;
v0x1576de970_0 .var "outi", 8 0;
v0x1576dea20_0 .var "overflow", 0 0;
L_0x1576e7c40 .concat [ 8 9 0 0], v0x1576de880_0, v0x1576de970_0;
S_0x1576de200 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576ddc10;
 .timescale -9 -12;
E_0x1576de3c0 .event anyedge, v0x1576de5e0_0;
S_0x1576de410 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576ddc10;
 .timescale -9 -12;
E_0x1576de140 .event anyedge, v0x1576de710_0, v0x1576de670_0;
S_0x1576deaf0 .scope module, "inb_zoom" "fxp_zoom" 6 244, 6 22 0, S_0x1576dc260;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576decb0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1576decf0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576ded30 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x1576ded70 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576dedb0 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1576df500_0 .net "in", 16 0, L_0x1576e8c10;  alias, 1 drivers
v0x1576df590_0 .var "ini", 8 0;
v0x1576df620_0 .var "inr", 16 0;
v0x1576df6d0_0 .net "out", 16 0, L_0x1576e7d80;  alias, 1 drivers
v0x1576df780_0 .var "outf", 7 0;
v0x1576df870_0 .var "outi", 8 0;
v0x1576df920_0 .var "overflow", 0 0;
L_0x1576e7d80 .concat [ 8 9 0 0], v0x1576df780_0, v0x1576df870_0;
S_0x1576df140 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576deaf0;
 .timescale -9 -12;
E_0x1576df300 .event anyedge, v0x1576df500_0;
S_0x1576df340 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576deaf0;
 .timescale -9 -12;
E_0x1576df090 .event anyedge, v0x1576df620_0, v0x1576df590_0;
S_0x1576df9f0 .scope module, "res_zoom" "fxp_zoom" 6 256, 6 22 0, S_0x1576dc260;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1576dfbb0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1576dfbf0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1576dfc30 .param/l "WII" 0 6 23, +C4<0000000000000000000000000000001010>;
P_0x1576dfc70 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1576dfcb0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1576e03b0_0 .net "in", 17 0, L_0x1576e7ac0;  alias, 1 drivers
v0x1576e0440_0 .var "ini", 9 0;
v0x1576e04f0_0 .var "inr", 17 0;
v0x1576e05b0_0 .net "out", 15 0, L_0x1576e7e60;  alias, 1 drivers
v0x1576e0670_0 .var "outf", 7 0;
v0x1576e0750_0 .var "outi", 7 0;
v0x1576e0800_0 .var "overflow", 0 0;
L_0x1576e7e60 .concat [ 8 8 0 0], v0x1576e0670_0, v0x1576e0750_0;
S_0x1576dffe0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1576df9f0;
 .timescale -9 -12;
E_0x1576e01a0 .event anyedge, v0x1576e03b0_0;
S_0x1576e01e0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1576df9f0;
 .timescale -9 -12;
E_0x1576dff10 .event anyedge, v0x1576e04f0_0, v0x1576e0440_0;
S_0x157611c90 .scope module, "dump" "dump" 13 1;
 .timescale -9 -12;
    .scope S_0x157639700;
T_0 ;
    %wait E_0x15769dfe0;
    %load/vec4 v0x1576367a0_0;
    %store/vec4 v0x1576beef0_0, 0, 16;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x157627260;
T_1 ;
    %wait E_0x15769d450;
    %load/vec4 v0x1576beef0_0;
    %split/vec4 8;
    %store/vec4 v0x1576bf060_0, 0, 8;
    %store/vec4 v0x1576bee40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576bf200_0, 0, 1;
    %load/vec4 v0x1576bee40_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x1576bf150_0, 0, 8;
    %load/vec4 v0x1576bee40_0;
    %store/vec4 v0x1576bf150_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x15765ba80;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576beef0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576bee40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576bf150_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576bf060_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x15765ba80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576bf200_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1576bf890;
T_4 ;
    %wait E_0x1576bfa50;
    %load/vec4 v0x1576bfc80_0;
    %store/vec4 v0x1576bfdc0_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1576bfab0;
T_5 ;
    %wait E_0x1576bf620;
    %load/vec4 v0x1576bfdc0_0;
    %split/vec4 8;
    %store/vec4 v0x1576bff30_0, 0, 8;
    %store/vec4 v0x1576bfd10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00d0_0, 0, 1;
    %load/vec4 v0x1576bfd10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x1576c0020_0, 0, 8;
    %load/vec4 v0x1576bfd10_0;
    %store/vec4 v0x1576c0020_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1576bf2d0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576bfdc0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576bfd10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c0020_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576bff30_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x1576bf2d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00d0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1576c07b0;
T_8 ;
    %wait E_0x1576c0970;
    %load/vec4 v0x1576c0b70_0;
    %store/vec4 v0x1576c0cb0_0, 0, 17;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1576c09b0;
T_9 ;
    %wait E_0x1576c06e0;
    %load/vec4 v0x1576c0cb0_0;
    %split/vec4 8;
    %store/vec4 v0x1576c0e20_0, 0, 8;
    %store/vec4 v0x1576c0c00_0, 0, 9;
    %load/vec4 v0x1576c0c00_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x1576c0c00_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c0fc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576c0f10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c0f10_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576c0e20_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1576c0c00_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1576c0c00_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c0fc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c0f10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c0f10_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c0e20_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c0fc0_0, 0, 1;
    %load/vec4 v0x1576c0c00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576c0f10_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1576c01a0;
T_10 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1576c0cb0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576c0c00_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c0f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c0e20_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0x1576c01a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c0fc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x157607990;
T_12 ;
    %wait E_0x15763d310;
    %load/vec4 v0x1576c1bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576c1780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576c1a60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1576c19d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1576c1780_0, 0;
    %load/vec4 v0x1576c1c60_0;
    %assign/vec4 v0x1576c1a60_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576c1780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576c1a60_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1576c2f50;
T_13 ;
    %wait E_0x1576c3110;
    %load/vec4 v0x1576c3340_0;
    %store/vec4 v0x1576c3480_0, 0, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1576c3170;
T_14 ;
    %wait E_0x1576c2d40;
    %load/vec4 v0x1576c3480_0;
    %split/vec4 8;
    %store/vec4 v0x1576c35f0_0, 0, 8;
    %store/vec4 v0x1576c33d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c3790_0, 0, 1;
    %load/vec4 v0x1576c33d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x1576c36e0_0, 0, 8;
    %load/vec4 v0x1576c33d0_0;
    %store/vec4 v0x1576c36e0_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1576c2a00;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576c3480_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c33d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c36e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c35f0_0, 0, 8;
    %end;
    .thread T_15, $init;
    .scope S_0x1576c2a00;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c3790_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x1576c3e20;
T_17 ;
    %wait E_0x1576c3fe0;
    %load/vec4 v0x1576c4210_0;
    %store/vec4 v0x1576c4350_0, 0, 16;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1576c4040;
T_18 ;
    %wait E_0x1576c3bb0;
    %load/vec4 v0x1576c4350_0;
    %split/vec4 8;
    %store/vec4 v0x1576c44c0_0, 0, 8;
    %store/vec4 v0x1576c42a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c4660_0, 0, 1;
    %load/vec4 v0x1576c42a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x1576c45b0_0, 0, 8;
    %load/vec4 v0x1576c42a0_0;
    %store/vec4 v0x1576c45b0_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1576c3860;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576c4350_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c42a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c45b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c44c0_0, 0, 8;
    %end;
    .thread T_19, $init;
    .scope S_0x1576c3860;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c4660_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1576c4d40;
T_21 ;
    %wait E_0x1576c4f00;
    %load/vec4 v0x1576c5100_0;
    %store/vec4 v0x1576c5240_0, 0, 17;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1576c4f40;
T_22 ;
    %wait E_0x1576c4c70;
    %load/vec4 v0x1576c5240_0;
    %split/vec4 8;
    %store/vec4 v0x1576c53b0_0, 0, 8;
    %store/vec4 v0x1576c5190_0, 0, 9;
    %load/vec4 v0x1576c5190_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x1576c5190_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c5550_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576c54a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c54a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576c53b0_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1576c5190_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1576c5190_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c5550_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c54a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c54a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c53b0_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c5550_0, 0, 1;
    %load/vec4 v0x1576c5190_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576c54a0_0, 0, 8;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1576c4730;
T_23 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1576c5240_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576c5190_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c54a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c53b0_0, 0, 8;
    %end;
    .thread T_23, $init;
    .scope S_0x1576c4730;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c5550_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x1576c1dd0;
T_25 ;
    %wait E_0x15763d310;
    %load/vec4 v0x1576c6150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576c5d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576c5ff0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1576c5f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1576c5d10_0, 0;
    %load/vec4 v0x1576c6200_0;
    %assign/vec4 v0x1576c5ff0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576c5d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576c5ff0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1576cdf80;
T_26 ;
    %wait E_0x1576ce140;
    %load/vec4 v0x1576ce370_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1576ce4b0_0, 0, 24;
    %load/vec4 v0x1576ce370_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1576ce4b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1576ce4b0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1576ce4b0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1576ce4b0_0, 0, 24;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1576ce1a0;
T_27 ;
    %wait E_0x1576cdcf0;
    %load/vec4 v0x1576ce4b0_0;
    %split/vec4 8;
    %store/vec4 v0x1576ce620_0, 0, 8;
    %store/vec4 v0x1576ce400_0, 0, 16;
    %load/vec4 v0x1576ce400_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1576ce400_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576ce7c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576ce710_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576ce710_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576ce620_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1576ce400_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1576ce400_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576ce7c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576ce710_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576ce710_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576ce620_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576ce7c0_0, 0, 1;
    %load/vec4 v0x1576ce400_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576ce710_0, 0, 8;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1576cd840;
T_28 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1576ce4b0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576ce400_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576ce710_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576ce620_0, 0, 8;
    %end;
    .thread T_28, $init;
    .scope S_0x1576cd840;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576ce7c0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x1576ccd10;
T_30 ;
    %wait E_0x15763d310;
    %load/vec4 v0x1576cf2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576cef00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576cf130_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1576cf050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x1576cee60_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.4, 5;
    %load/vec4 v0x1576cee60_0;
    %assign/vec4 v0x1576cef00_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x1576cf1d0_0;
    %assign/vec4 v0x1576cef00_0, 0;
T_30.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1576cf130_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576cf130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576cef00_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1576d0620;
T_31 ;
    %wait E_0x1576d07e0;
    %load/vec4 v0x1576d0a00_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1576d0b40_0, 0, 24;
    %load/vec4 v0x1576d0a00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1576d0b40_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1576d0b40_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1576d0b40_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1576d0b40_0, 0, 24;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1576d0830;
T_32 ;
    %wait E_0x1576d0390;
    %load/vec4 v0x1576d0b40_0;
    %split/vec4 8;
    %store/vec4 v0x1576d0cb0_0, 0, 8;
    %store/vec4 v0x1576d0a90_0, 0, 16;
    %load/vec4 v0x1576d0a90_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1576d0a90_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576d0e50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576d0da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576d0da0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576d0cb0_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1576d0a90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1576d0a90_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576d0e50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d0da0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576d0da0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d0cb0_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d0e50_0, 0, 1;
    %load/vec4 v0x1576d0a90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576d0da0_0, 0, 8;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1576cfee0;
T_33 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1576d0b40_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576d0a90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d0da0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d0cb0_0, 0, 8;
    %end;
    .thread T_33, $init;
    .scope S_0x1576cfee0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d0e50_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x1576cf3d0;
T_35 ;
    %wait E_0x15763d310;
    %load/vec4 v0x1576d19d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576d1590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576d18b0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1576d17e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1576d14f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.4, 5;
    %load/vec4 v0x1576d14f0_0;
    %assign/vec4 v0x1576d1590_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x1576d1940_0;
    %assign/vec4 v0x1576d1590_0, 0;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1576d18b0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576d18b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576d1590_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1576d67f0;
T_36 ;
    %wait E_0x1576d69b0;
    %load/vec4 v0x1576d6bd0_0;
    %store/vec4 v0x1576d6d00_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1576d6a00;
T_37 ;
    %wait E_0x1576d6730;
    %load/vec4 v0x1576d6d00_0;
    %split/vec4 8;
    %store/vec4 v0x1576d6e70_0, 0, 8;
    %store/vec4 v0x1576d6c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d7010_0, 0, 1;
    %load/vec4 v0x1576d6c60_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x1576d6f60_0, 0, 9;
    %load/vec4 v0x1576d6c60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576d6f60_0, 4, 8;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1576d6200;
T_38 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576d6d00_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d6c60_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576d6f60_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d6e70_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_0x1576d6200;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d7010_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x1576d5940;
T_40 ;
    %wait E_0x1576d5b00;
    %load/vec4 v0x1576d5d00_0;
    %store/vec4 v0x1576d5e20_0, 0, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1576d5b40;
T_41 ;
    %wait E_0x1576d5880;
    %load/vec4 v0x1576d5e20_0;
    %split/vec4 8;
    %store/vec4 v0x1576d5f90_0, 0, 8;
    %store/vec4 v0x1576d5d90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d6130_0, 0, 1;
    %load/vec4 v0x1576d5d90_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x1576d6080_0, 0, 9;
    %load/vec4 v0x1576d5d90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576d6080_0, 4, 8;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1576d5410;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576d5e20_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d5d90_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576d6080_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d5f90_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_0x1576d5410;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d6130_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x1576d7730;
T_44 ;
    %wait E_0x1576d78f0;
    %load/vec4 v0x1576d7af0_0;
    %store/vec4 v0x1576d7c10_0, 0, 17;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1576d7930;
T_45 ;
    %wait E_0x1576d7680;
    %load/vec4 v0x1576d7c10_0;
    %split/vec4 8;
    %store/vec4 v0x1576d7d70_0, 0, 8;
    %store/vec4 v0x1576d7b80_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d7f10_0, 0, 1;
    %load/vec4 v0x1576d7b80_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x1576d7e60_0, 0, 9;
    %load/vec4 v0x1576d7b80_0;
    %store/vec4 v0x1576d7e60_0, 0, 9;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1576d70e0;
T_46 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1576d7c10_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576d7b80_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576d7e60_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d7d70_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_0x1576d70e0;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d7f10_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x1576d85d0;
T_48 ;
    %wait E_0x1576d8790;
    %load/vec4 v0x1576d89a0_0;
    %store/vec4 v0x1576d8ae0_0, 0, 18;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1576d87d0;
T_49 ;
    %wait E_0x1576d8500;
    %load/vec4 v0x1576d8ae0_0;
    %split/vec4 8;
    %store/vec4 v0x1576d8c60_0, 0, 8;
    %store/vec4 v0x1576d8a30_0, 0, 10;
    %load/vec4 v0x1576d8a30_0;
    %parti/s 1, 9, 5;
    %inv;
    %load/vec4 v0x1576d8a30_0;
    %parti/s 2, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576d8df0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576d8d40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576d8d40_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576d8c60_0, 0, 8;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1576d8a30_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1576d8a30_0;
    %parti/s 2, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576d8df0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d8d40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576d8d40_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d8c60_0, 0, 8;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d8df0_0, 0, 1;
    %load/vec4 v0x1576d8a30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576d8d40_0, 0, 8;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1576d7fe0;
T_50 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x1576d8ae0_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1576d8a30_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d8d40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d8c60_0, 0, 8;
    %end;
    .thread T_50, $init;
    .scope S_0x1576d7fe0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d8df0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x1576d3a10;
T_52 ;
    %wait E_0x1576d3bd0;
    %load/vec4 v0x1576d3df0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1576d3f30_0, 0, 24;
    %load/vec4 v0x1576d3df0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1576d3f30_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1576d3f30_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1576d3f30_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1576d3f30_0, 0, 24;
T_52.0 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1576d3c20;
T_53 ;
    %wait E_0x1576d3780;
    %load/vec4 v0x1576d3f30_0;
    %split/vec4 8;
    %store/vec4 v0x1576d40a0_0, 0, 8;
    %store/vec4 v0x1576d3e80_0, 0, 16;
    %load/vec4 v0x1576d3e80_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1576d3e80_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576d4240_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576d4190_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576d4190_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576d40a0_0, 0, 8;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1576d3e80_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1576d3e80_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576d4240_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d4190_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576d4190_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d40a0_0, 0, 8;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d4240_0, 0, 1;
    %load/vec4 v0x1576d3e80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576d4190_0, 0, 8;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1576d32d0;
T_54 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1576d3f30_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576d3e80_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d4190_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576d40a0_0, 0, 8;
    %end;
    .thread T_54, $init;
    .scope S_0x1576d32d0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576d4240_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x1576d27d0;
T_56 ;
    %wait E_0x15763d310;
    %load/vec4 v0x1576d9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576d9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576da090_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x1576d9f80_0;
    %assign/vec4 v0x1576da090_0, 0;
    %load/vec4 v0x1576d9cc0_0;
    %assign/vec4 v0x1576d9dd0_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1576de200;
T_57 ;
    %wait E_0x1576de3c0;
    %load/vec4 v0x1576de5e0_0;
    %store/vec4 v0x1576de710_0, 0, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1576de410;
T_58 ;
    %wait E_0x1576de140;
    %load/vec4 v0x1576de710_0;
    %split/vec4 8;
    %store/vec4 v0x1576de880_0, 0, 8;
    %store/vec4 v0x1576de670_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576dea20_0, 0, 1;
    %load/vec4 v0x1576de670_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x1576de970_0, 0, 9;
    %load/vec4 v0x1576de670_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576de970_0, 4, 8;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1576ddc10;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576de710_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576de670_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576de970_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576de880_0, 0, 8;
    %end;
    .thread T_59, $init;
    .scope S_0x1576ddc10;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576dea20_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x1576dd350;
T_61 ;
    %wait E_0x1576dd510;
    %load/vec4 v0x1576dd710_0;
    %store/vec4 v0x1576dd830_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1576dd550;
T_62 ;
    %wait E_0x1576dd290;
    %load/vec4 v0x1576dd830_0;
    %split/vec4 8;
    %store/vec4 v0x1576dd9a0_0, 0, 8;
    %store/vec4 v0x1576dd7a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576ddb40_0, 0, 1;
    %load/vec4 v0x1576dd7a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x1576dda90_0, 0, 9;
    %load/vec4 v0x1576dd7a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576dda90_0, 4, 8;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1576dce20;
T_63 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576dd830_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576dd7a0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576dda90_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576dd9a0_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_0x1576dce20;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576ddb40_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x1576df140;
T_65 ;
    %wait E_0x1576df300;
    %load/vec4 v0x1576df500_0;
    %store/vec4 v0x1576df620_0, 0, 17;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1576df340;
T_66 ;
    %wait E_0x1576df090;
    %load/vec4 v0x1576df620_0;
    %split/vec4 8;
    %store/vec4 v0x1576df780_0, 0, 8;
    %store/vec4 v0x1576df590_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576df920_0, 0, 1;
    %load/vec4 v0x1576df590_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0x1576df870_0, 0, 9;
    %load/vec4 v0x1576df590_0;
    %store/vec4 v0x1576df870_0, 0, 9;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x1576deaf0;
T_67 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1576df620_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576df590_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1576df870_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576df780_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_0x1576deaf0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576df920_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0x1576dffe0;
T_69 ;
    %wait E_0x1576e01a0;
    %load/vec4 v0x1576e03b0_0;
    %store/vec4 v0x1576e04f0_0, 0, 18;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x1576e01e0;
T_70 ;
    %wait E_0x1576dff10;
    %load/vec4 v0x1576e04f0_0;
    %split/vec4 8;
    %store/vec4 v0x1576e0670_0, 0, 8;
    %store/vec4 v0x1576e0440_0, 0, 10;
    %load/vec4 v0x1576e0440_0;
    %parti/s 1, 9, 5;
    %inv;
    %load/vec4 v0x1576e0440_0;
    %parti/s 2, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576e0800_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576e0750_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576e0750_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576e0670_0, 0, 8;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x1576e0440_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1576e0440_0;
    %parti/s 2, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576e0800_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576e0750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576e0750_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576e0670_0, 0, 8;
    %jmp T_70.3;
T_70.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e0800_0, 0, 1;
    %load/vec4 v0x1576e0440_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576e0750_0, 0, 8;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x1576df9f0;
T_71 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x1576e04f0_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1576e0440_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576e0750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576e0670_0, 0, 8;
    %end;
    .thread T_71, $init;
    .scope S_0x1576df9f0;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e0800_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_0x1576db400;
T_73 ;
    %wait E_0x1576db5c0;
    %load/vec4 v0x1576db7f0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1576db930_0, 0, 24;
    %load/vec4 v0x1576db7f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1576db930_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1576db930_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x1576db930_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1576db930_0, 0, 24;
T_73.0 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1576db620;
T_74 ;
    %wait E_0x1576db170;
    %load/vec4 v0x1576db930_0;
    %split/vec4 8;
    %store/vec4 v0x1576dbaa0_0, 0, 8;
    %store/vec4 v0x1576db880_0, 0, 16;
    %load/vec4 v0x1576db880_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1576db880_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576dbc40_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576dbb90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576dbb90_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576dbaa0_0, 0, 8;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x1576db880_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1576db880_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576dbc40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576dbb90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576dbb90_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576dbaa0_0, 0, 8;
    %jmp T_74.3;
T_74.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576dbc40_0, 0, 1;
    %load/vec4 v0x1576db880_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576dbb90_0, 0, 8;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x1576dacc0;
T_75 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1576db930_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576db880_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576dbb90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576dbaa0_0, 0, 8;
    %end;
    .thread T_75, $init;
    .scope S_0x1576dacc0;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576dbc40_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x1576da190;
T_77 ;
    %wait E_0x15763d310;
    %load/vec4 v0x1576e1900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576e17e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576e1aa0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x1576e1990_0;
    %assign/vec4 v0x1576e1aa0_0, 0;
    %load/vec4 v0x1576e16d0_0;
    %assign/vec4 v0x1576e17e0_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1576c8240;
T_78 ;
    %wait E_0x1576c8400;
    %load/vec4 v0x1576c8620_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1576c8760_0, 0, 24;
    %load/vec4 v0x1576c8620_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1576c8760_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1576c8760_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x1576c8760_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1576c8760_0, 0, 24;
T_78.0 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x1576c8450;
T_79 ;
    %wait E_0x1576c7fb0;
    %load/vec4 v0x1576c8760_0;
    %split/vec4 8;
    %store/vec4 v0x1576c88d0_0, 0, 8;
    %store/vec4 v0x1576c86b0_0, 0, 16;
    %load/vec4 v0x1576c86b0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1576c86b0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c8a70_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576c89c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c89c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576c88d0_0, 0, 8;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x1576c86b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1576c86b0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c8a70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c89c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c89c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c88d0_0, 0, 8;
    %jmp T_79.3;
T_79.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c8a70_0, 0, 1;
    %load/vec4 v0x1576c86b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576c89c0_0, 0, 8;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x1576c7b00;
T_80 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1576c8760_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576c86b0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c89c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576c88d0_0, 0, 8;
    %end;
    .thread T_80, $init;
    .scope S_0x1576c7b00;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c8a70_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x1576c6ff0;
T_82 ;
    %wait E_0x15763d310;
    %load/vec4 v0x1576c9610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576c9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576c9400_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x1576c9320_0;
    %assign/vec4 v0x1576c9400_0, 0;
    %load/vec4 v0x1576c9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x1576c9120_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_82.4, 5;
    %load/vec4 v0x1576c91c0_0;
    %assign/vec4 v0x1576c9290_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x1576c9540_0;
    %assign/vec4 v0x1576c9290_0, 0;
T_82.5 ;
    %jmp T_82.3;
T_82.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576c9290_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x1576ca9f0;
T_83 ;
    %wait E_0x1576cabb0;
    %load/vec4 v0x1576cade0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1576caf20_0, 0, 24;
    %load/vec4 v0x1576cade0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1576caf20_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1576caf20_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x1576caf20_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1576caf20_0, 0, 24;
T_83.0 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x1576cac10;
T_84 ;
    %wait E_0x1576ca760;
    %load/vec4 v0x1576caf20_0;
    %split/vec4 8;
    %store/vec4 v0x1576cb090_0, 0, 8;
    %store/vec4 v0x1576cae70_0, 0, 16;
    %load/vec4 v0x1576cae70_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1576cae70_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576cb230_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576cb180_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576cb180_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1576cb090_0, 0, 8;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x1576cae70_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1576cae70_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576cb230_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576cb180_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576cb180_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576cb090_0, 0, 8;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576cb230_0, 0, 1;
    %load/vec4 v0x1576cae70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1576cb180_0, 0, 8;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x1576ca2b0;
T_85 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1576caf20_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576cae70_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576cb180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1576cb090_0, 0, 8;
    %end;
    .thread T_85, $init;
    .scope S_0x1576ca2b0;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576cb230_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x1576c9780;
T_87 ;
    %wait E_0x15763d310;
    %load/vec4 v0x1576cbe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576cba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576cbc10_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x1576cbb30_0;
    %assign/vec4 v0x1576cbc10_0, 0;
    %load/vec4 v0x1576cbb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x1576cb970_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_87.4, 5;
    %load/vec4 v0x1576cba00_0;
    %assign/vec4 v0x1576cba90_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0x1576cbd50_0;
    %assign/vec4 v0x1576cba90_0, 0;
T_87.5 ;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576cba90_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x15769cb90;
T_88 ;
    %wait E_0x15760fa70;
    %load/vec4 v0x1576e5210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e53c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e5450_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e3f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e5570_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e2b30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e2cc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e3110_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e4940_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e4aa0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e4ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e5070_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e37f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e3990_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e3d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e4040_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e4340_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e44a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e4600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e47a0_0, 0, 1;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x1576e54e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x1576e52a0_0;
    %store/vec4 v0x1576e2b30_0, 0, 16;
    %load/vec4 v0x1576e5330_0;
    %store/vec4 v0x1576e2cc0_0, 0, 16;
    %load/vec4 v0x1576e3e00_0;
    %store/vec4 v0x1576e2ff0_0, 0, 1;
    %load/vec4 v0x1576e3e90_0;
    %store/vec4 v0x1576e3110_0, 0, 1;
    %load/vec4 v0x1576e3230_0;
    %store/vec4 v0x1576e28f0_0, 0, 16;
    %load/vec4 v0x1576e3400_0;
    %store/vec4 v0x1576e2980_0, 0, 16;
    %load/vec4 v0x1576e3080_0;
    %store/vec4 v0x1576e2a10_0, 0, 1;
    %load/vec4 v0x1576e31a0_0;
    %store/vec4 v0x1576e2aa0_0, 0, 1;
    %jmp T_88.3;
T_88.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e2b30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e2cc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e3110_0, 0, 1;
    %load/vec4 v0x1576e52a0_0;
    %store/vec4 v0x1576e28f0_0, 0, 16;
    %load/vec4 v0x1576e5330_0;
    %store/vec4 v0x1576e2980_0, 0, 16;
    %load/vec4 v0x1576e3e00_0;
    %store/vec4 v0x1576e2a10_0, 0, 1;
    %load/vec4 v0x1576e3e90_0;
    %store/vec4 v0x1576e2aa0_0, 0, 1;
T_88.3 ;
    %load/vec4 v0x1576e54e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x1576e28f0_0;
    %store/vec4 v0x1576e4940_0, 0, 16;
    %load/vec4 v0x1576e2980_0;
    %store/vec4 v0x1576e4aa0_0, 0, 16;
    %load/vec4 v0x1576e2a10_0;
    %store/vec4 v0x1576e4ed0_0, 0, 1;
    %load/vec4 v0x1576e2aa0_0;
    %store/vec4 v0x1576e5070_0, 0, 1;
    %load/vec4 v0x1576e49d0_0;
    %store/vec4 v0x1576e4c90_0, 0, 16;
    %load/vec4 v0x1576e4b30_0;
    %store/vec4 v0x1576e4d20_0, 0, 16;
    %load/vec4 v0x1576e4fa0_0;
    %store/vec4 v0x1576e4db0_0, 0, 1;
    %load/vec4 v0x1576e5140_0;
    %store/vec4 v0x1576e4e40_0, 0, 1;
    %jmp T_88.5;
T_88.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e4940_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e4aa0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e4ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e5070_0, 0, 1;
    %load/vec4 v0x1576e28f0_0;
    %store/vec4 v0x1576e4c90_0, 0, 16;
    %load/vec4 v0x1576e2980_0;
    %store/vec4 v0x1576e4d20_0, 0, 16;
    %load/vec4 v0x1576e2a10_0;
    %store/vec4 v0x1576e4db0_0, 0, 1;
    %load/vec4 v0x1576e2aa0_0;
    %store/vec4 v0x1576e4e40_0, 0, 1;
T_88.5 ;
    %load/vec4 v0x1576e54e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.6, 8;
    %load/vec4 v0x1576e4c90_0;
    %store/vec4 v0x1576e37f0_0, 0, 16;
    %load/vec4 v0x1576e4d20_0;
    %store/vec4 v0x1576e3990_0, 0, 16;
    %load/vec4 v0x1576e4db0_0;
    %store/vec4 v0x1576e3d70_0, 0, 1;
    %load/vec4 v0x1576e4e40_0;
    %store/vec4 v0x1576e4040_0, 0, 1;
    %load/vec4 v0x1576e3900_0;
    %store/vec4 v0x1576e3b30_0, 0, 16;
    %load/vec4 v0x1576e3aa0_0;
    %store/vec4 v0x1576e3bc0_0, 0, 16;
    %load/vec4 v0x1576e3300_0;
    %store/vec4 v0x1576e3c50_0, 0, 1;
    %load/vec4 v0x1576e4110_0;
    %store/vec4 v0x1576e3ce0_0, 0, 1;
    %load/vec4 v0x1576e49d0_0;
    %store/vec4 v0x1576e35b0_0, 0, 16;
    %load/vec4 v0x1576e4b30_0;
    %store/vec4 v0x1576e36d0_0, 0, 16;
    %load/vec4 v0x1576e3640_0;
    %store/vec4 v0x1576e41a0_0, 0, 16;
    %load/vec4 v0x1576e3760_0;
    %store/vec4 v0x1576e4270_0, 0, 16;
    %jmp T_88.7;
T_88.6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e37f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576e3990_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e3d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576e4040_0, 0, 1;
    %load/vec4 v0x1576e4c90_0;
    %store/vec4 v0x1576e3b30_0, 0, 16;
    %load/vec4 v0x1576e4d20_0;
    %store/vec4 v0x1576e3bc0_0, 0, 16;
    %load/vec4 v0x1576e4db0_0;
    %store/vec4 v0x1576e3c50_0, 0, 1;
    %load/vec4 v0x1576e4e40_0;
    %store/vec4 v0x1576e3ce0_0, 0, 1;
    %load/vec4 v0x1576e2570_0;
    %store/vec4 v0x1576e41a0_0, 0, 16;
    %load/vec4 v0x1576e2630_0;
    %store/vec4 v0x1576e4270_0, 0, 16;
T_88.7 ;
    %load/vec4 v0x1576e54e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.8, 8;
    %load/vec4 v0x1576e3b30_0;
    %store/vec4 v0x1576e4340_0, 0, 16;
    %load/vec4 v0x1576e3bc0_0;
    %store/vec4 v0x1576e44a0_0, 0, 16;
    %load/vec4 v0x1576e3c50_0;
    %store/vec4 v0x1576e4600_0, 0, 1;
    %load/vec4 v0x1576e3ce0_0;
    %store/vec4 v0x1576e47a0_0, 0, 1;
    %load/vec4 v0x1576e43d0_0;
    %store/vec4 v0x1576e53c0_0, 0, 16;
    %load/vec4 v0x1576e4530_0;
    %store/vec4 v0x1576e5450_0, 0, 16;
    %load/vec4 v0x1576e46d0_0;
    %store/vec4 v0x1576e3f20_0, 0, 1;
    %load/vec4 v0x1576e4870_0;
    %store/vec4 v0x1576e5570_0, 0, 1;
    %jmp T_88.9;
T_88.8 ;
    %load/vec4 v0x1576e3b30_0;
    %store/vec4 v0x1576e4340_0, 0, 16;
    %load/vec4 v0x1576e3bc0_0;
    %store/vec4 v0x1576e44a0_0, 0, 16;
    %load/vec4 v0x1576e3c50_0;
    %store/vec4 v0x1576e4600_0, 0, 1;
    %load/vec4 v0x1576e3ce0_0;
    %store/vec4 v0x1576e47a0_0, 0, 1;
    %load/vec4 v0x1576e3b30_0;
    %store/vec4 v0x1576e53c0_0, 0, 16;
    %load/vec4 v0x1576e3bc0_0;
    %store/vec4 v0x1576e5450_0, 0, 16;
    %load/vec4 v0x1576e3c50_0;
    %store/vec4 v0x1576e3f20_0, 0, 1;
    %load/vec4 v0x1576e3ce0_0;
    %store/vec4 v0x1576e5570_0, 0, 1;
T_88.9 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x15769cb90;
T_89 ;
    %wait E_0x15763d310;
    %load/vec4 v0x1576e5210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576e35b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576e36d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576e3640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576e3760_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x1576e54e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x1576e35b0_0;
    %assign/vec4 v0x1576e3640_0, 0;
    %load/vec4 v0x1576e36d0_0;
    %assign/vec4 v0x1576e3760_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576e3640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1576e3760_0, 0;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x157611c90;
T_90 ;
    %vpi_call/w 13 3 "$dumpfile", "waveforms/vpu.vcd" {0 0 0};
    %vpi_call/w 13 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15769cb90 {0 0 0};
    %end;
    .thread T_90;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "src/vpu.sv";
    "src/bias_parent.sv";
    "src/bias_child.sv";
    "src/fixedpoint.sv";
    "src/leaky_relu_derivative_parent.sv";
    "src/leaky_relu_derivative_child.sv";
    "src/leaky_relu_parent.sv";
    "src/leaky_relu_child.sv";
    "src/loss_parent.sv";
    "src/loss_child.sv";
    "test/dump_vpu.sv";
