// Seed: 1456273663
module module_0;
  assign access = 1'b0 !== 1;
  wire id_1;
  always @(id_1 or posedge 1'b0) begin
    assert (1'h0);
  end
  wire id_2;
  assign module_0 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_6 = {1'b0, id_6, 1, id_6 - id_6};
  module_0();
endmodule
