
- MIPS Pipeline(5 stages)
	- IF: Instruction fetch from memory
	- ID: Instruction decode & register read
	- EX: Execute operation or calculate address
	- MEM: Access memory operand
	- WB: Write result back to register