#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x11af250 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x11da7d0_0 .net "PC_CURR", 3 0, L_0x11e1890;  1 drivers
v0x11da8b0_0 .var "PC_INIT", 3 0;
v0x11da9c0_0 .var "clk", 0 0;
v0x11daa60_0 .var "set_pc", 0 0;
S_0x1187a90 .scope module, "my_pc" "pc" 2 9, 3 3 0, S_0x11af250;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "PC_INIT";
    .port_info 1 /INPUT 1 "set_pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 4 "PC_CURR";
v0x11da120_0 .net "PC_CURR", 3 0, L_0x11e1890;  alias, 1 drivers
v0x11da250_0 .net "PC_CURR_INV", 3 0, L_0x11e19c0;  1 drivers
v0x11da310_0 .net "PC_INIT", 3 0, v0x11da8b0_0;  1 drivers
v0x11da3e0_0 .net "PC_PLUS_1", 3 0, L_0x11e3bc0;  1 drivers
v0x11da4d0_0 .net "PC_REG_IN", 3 0, L_0x11dcb60;  1 drivers
v0x11da610_0 .net "clk", 0 0, v0x11da9c0_0;  1 drivers
v0x11da6b0_0 .net "set_pc", 0 0, v0x11daa60_0;  1 drivers
S_0x1187c90 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 3 10, 4 2 0, S_0x1187a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x11cd230_0 .net "A", 3 0, L_0x11e3bc0;  alias, 1 drivers
v0x11cd330_0 .net "B", 3 0, v0x11da8b0_0;  alias, 1 drivers
v0x11cd410_0 .net "RES", 3 0, L_0x11dcb60;  alias, 1 drivers
v0x11cd4d0_0 .net "sel", 0 0, v0x11daa60_0;  alias, 1 drivers
L_0x11dc3c0 .part L_0x11e3bc0, 0, 1;
L_0x11dc4b0 .part L_0x11e3bc0, 1, 1;
L_0x11dc5a0 .part L_0x11e3bc0, 2, 1;
L_0x11dc640 .part L_0x11e3bc0, 3, 1;
L_0x11dc760 .part v0x11da8b0_0, 0, 1;
L_0x11dc850 .part v0x11da8b0_0, 1, 1;
L_0x11dc980 .part v0x11da8b0_0, 2, 1;
L_0x11dca20 .part v0x11da8b0_0, 3, 1;
L_0x11dcb60 .concat [ 1 1 1 1], L_0x11dafe0, L_0x11db5d0, L_0x11dbbc0, L_0x11dc1b0;
S_0x11836b0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 4 7, 5 4 0, S_0x1187c90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x11dab00/d .functor NOT 1, v0x11daa60_0, C4<0>, C4<0>, C4<0>;
L_0x11dab00 .delay 1 (1,1,1) L_0x11dab00/d;
L_0x11dac10/d .functor AND 1, L_0x11dc3c0, L_0x11dab00, C4<1>, C4<1>;
L_0x11dac10 .delay 1 (3,3,3) L_0x11dac10/d;
L_0x11dad90/d .functor AND 1, L_0x11dc760, v0x11daa60_0, C4<1>, C4<1>;
L_0x11dad90 .delay 1 (3,3,3) L_0x11dad90/d;
L_0x11dafe0/d .functor OR 1, L_0x11dac10, L_0x11dad90, C4<0>, C4<0>;
L_0x11dafe0 .delay 1 (3,3,3) L_0x11dafe0/d;
v0x11add30_0 .net "a", 0 0, L_0x11dc3c0;  1 drivers
v0x11ac460_0 .net "a_out", 0 0, L_0x11dac10;  1 drivers
v0x11aab60_0 .net "b", 0 0, L_0x11dc760;  1 drivers
v0x11cb4a0_0 .net "b_out", 0 0, L_0x11dad90;  1 drivers
v0x11cb560_0 .net "not_sel", 0 0, L_0x11dab00;  1 drivers
v0x11cb670_0 .net "res", 0 0, L_0x11dafe0;  1 drivers
v0x11cb730_0 .net "sel", 0 0, v0x11daa60_0;  alias, 1 drivers
S_0x11cb870 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 4 7, 5 4 0, S_0x1187c90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x11db1f0/d .functor NOT 1, v0x11daa60_0, C4<0>, C4<0>, C4<0>;
L_0x11db1f0 .delay 1 (1,1,1) L_0x11db1f0/d;
L_0x11db300/d .functor AND 1, L_0x11dc4b0, L_0x11db1f0, C4<1>, C4<1>;
L_0x11db300 .delay 1 (3,3,3) L_0x11db300/d;
L_0x11db490/d .functor AND 1, L_0x11dc850, v0x11daa60_0, C4<1>, C4<1>;
L_0x11db490 .delay 1 (3,3,3) L_0x11db490/d;
L_0x11db5d0/d .functor OR 1, L_0x11db300, L_0x11db490, C4<0>, C4<0>;
L_0x11db5d0 .delay 1 (3,3,3) L_0x11db5d0/d;
v0x11cbb00_0 .net "a", 0 0, L_0x11dc4b0;  1 drivers
v0x11cbbc0_0 .net "a_out", 0 0, L_0x11db300;  1 drivers
v0x11cbc80_0 .net "b", 0 0, L_0x11dc850;  1 drivers
v0x11cbd20_0 .net "b_out", 0 0, L_0x11db490;  1 drivers
v0x11cbde0_0 .net "not_sel", 0 0, L_0x11db1f0;  1 drivers
v0x11cbef0_0 .net "res", 0 0, L_0x11db5d0;  1 drivers
v0x11cbfb0_0 .net "sel", 0 0, v0x11daa60_0;  alias, 1 drivers
S_0x11cc0e0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 4 7, 5 4 0, S_0x1187c90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x11db7e0/d .functor NOT 1, v0x11daa60_0, C4<0>, C4<0>, C4<0>;
L_0x11db7e0 .delay 1 (1,1,1) L_0x11db7e0/d;
L_0x11db8f0/d .functor AND 1, L_0x11dc5a0, L_0x11db7e0, C4<1>, C4<1>;
L_0x11db8f0 .delay 1 (3,3,3) L_0x11db8f0/d;
L_0x11dba80/d .functor AND 1, L_0x11dc980, v0x11daa60_0, C4<1>, C4<1>;
L_0x11dba80 .delay 1 (3,3,3) L_0x11dba80/d;
L_0x11dbbc0/d .functor OR 1, L_0x11db8f0, L_0x11dba80, C4<0>, C4<0>;
L_0x11dbbc0 .delay 1 (3,3,3) L_0x11dbbc0/d;
v0x11cc380_0 .net "a", 0 0, L_0x11dc5a0;  1 drivers
v0x11cc440_0 .net "a_out", 0 0, L_0x11db8f0;  1 drivers
v0x11cc500_0 .net "b", 0 0, L_0x11dc980;  1 drivers
v0x11cc5d0_0 .net "b_out", 0 0, L_0x11dba80;  1 drivers
v0x11cc690_0 .net "not_sel", 0 0, L_0x11db7e0;  1 drivers
v0x11cc7a0_0 .net "res", 0 0, L_0x11dbbc0;  1 drivers
v0x11cc860_0 .net "sel", 0 0, v0x11daa60_0;  alias, 1 drivers
S_0x11cc9d0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 4 7, 5 4 0, S_0x1187c90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x11dbdd0/d .functor NOT 1, v0x11daa60_0, C4<0>, C4<0>, C4<0>;
L_0x11dbdd0 .delay 1 (1,1,1) L_0x11dbdd0/d;
L_0x11dbee0/d .functor AND 1, L_0x11dc640, L_0x11dbdd0, C4<1>, C4<1>;
L_0x11dbee0 .delay 1 (3,3,3) L_0x11dbee0/d;
L_0x11dc070/d .functor AND 1, L_0x11dca20, v0x11daa60_0, C4<1>, C4<1>;
L_0x11dc070 .delay 1 (3,3,3) L_0x11dc070/d;
L_0x11dc1b0/d .functor OR 1, L_0x11dbee0, L_0x11dc070, C4<0>, C4<0>;
L_0x11dc1b0 .delay 1 (3,3,3) L_0x11dc1b0/d;
v0x11ccc40_0 .net "a", 0 0, L_0x11dc640;  1 drivers
v0x11ccd20_0 .net "a_out", 0 0, L_0x11dbee0;  1 drivers
v0x11ccde0_0 .net "b", 0 0, L_0x11dca20;  1 drivers
v0x11cce80_0 .net "b_out", 0 0, L_0x11dc070;  1 drivers
v0x11ccf40_0 .net "not_sel", 0 0, L_0x11dbdd0;  1 drivers
v0x11cd050_0 .net "res", 0 0, L_0x11dc1b0;  1 drivers
v0x11cd110_0 .net "sel", 0 0, v0x11daa60_0;  alias, 1 drivers
S_0x11cd620 .scope module, "pc_adder" "rca" 3 13, 6 2 0, S_0x1187a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
L_0x7ff2d6402060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x11cfe20_0 .net "A", 3 0, L_0x7ff2d6402060;  1 drivers
v0x11cff20_0 .net "B", 3 0, L_0x11e1890;  alias, 1 drivers
v0x11d0000_0 .net "SUM", 3 0, L_0x11e3bc0;  alias, 1 drivers
v0x11d00d0_0 .net "c_out0", 0 0, L_0x11e1e40;  1 drivers
v0x11d01c0_0 .net "c_out1", 0 0, L_0x11e2650;  1 drivers
v0x11d0300_0 .net "c_out2", 0 0, L_0x11e2f00;  1 drivers
v0x11d03f0_0 .net "c_out3", 0 0, L_0x11e37a0;  1 drivers
L_0x11e1ff0 .part L_0x7ff2d6402060, 0, 1;
L_0x11e2090 .part L_0x11e1890, 0, 1;
L_0x11e2800 .part L_0x7ff2d6402060, 1, 1;
L_0x11e28f0 .part L_0x11e1890, 1, 1;
L_0x11e30b0 .part L_0x7ff2d6402060, 2, 1;
L_0x11e3150 .part L_0x11e1890, 2, 1;
L_0x11e39a0 .part L_0x7ff2d6402060, 3, 1;
L_0x11e3ad0 .part L_0x11e1890, 3, 1;
L_0x11e3bc0 .concat8 [ 1 1 1 1], L_0x11e1ce0, L_0x11e2540, L_0x11e2df0, L_0x11e3690;
S_0x11cd820 .scope module, "fa0" "fa" 6 7, 7 2 0, S_0x11cd620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x11e1aa0/d .functor XOR 1, L_0x11e1ff0, L_0x11e2090, C4<0>, C4<0>;
L_0x11e1aa0 .delay 1 (4,4,4) L_0x11e1aa0/d;
L_0x11e1b60/d .functor AND 1, L_0x11e1ff0, L_0x11e2090, C4<1>, C4<1>;
L_0x11e1b60 .delay 1 (3,3,3) L_0x11e1b60/d;
L_0x7ff2d6402018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11e1c20/d .functor AND 1, L_0x11e1aa0, L_0x7ff2d6402018, C4<1>, C4<1>;
L_0x11e1c20 .delay 1 (3,3,3) L_0x11e1c20/d;
L_0x11e1ce0/d .functor XOR 1, L_0x11e1aa0, L_0x7ff2d6402018, C4<0>, C4<0>;
L_0x11e1ce0 .delay 1 (4,4,4) L_0x11e1ce0/d;
L_0x11e1e40/d .functor OR 1, L_0x11e1b60, L_0x11e1c20, C4<0>, C4<0>;
L_0x11e1e40 .delay 1 (3,3,3) L_0x11e1e40/d;
v0x11cdaa0_0 .net "a", 0 0, L_0x11e1ff0;  1 drivers
v0x11cdb80_0 .net "b", 0 0, L_0x11e2090;  1 drivers
v0x11cdc40_0 .net "c_in", 0 0, L_0x7ff2d6402018;  1 drivers
v0x11cdd10_0 .net "c_out", 0 0, L_0x11e1e40;  alias, 1 drivers
v0x11cddd0_0 .net "sum", 0 0, L_0x11e1ce0;  1 drivers
v0x11cdee0_0 .net "w0", 0 0, L_0x11e1aa0;  1 drivers
v0x11cdfa0_0 .net "w1", 0 0, L_0x11e1b60;  1 drivers
v0x11ce060_0 .net "w2", 0 0, L_0x11e1c20;  1 drivers
S_0x11ce1c0 .scope module, "fa1" "fa" 6 9, 7 2 0, S_0x11cd620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x11e2130/d .functor XOR 1, L_0x11e2800, L_0x11e28f0, C4<0>, C4<0>;
L_0x11e2130 .delay 1 (4,4,4) L_0x11e2130/d;
L_0x11e21f0/d .functor AND 1, L_0x11e2800, L_0x11e28f0, C4<1>, C4<1>;
L_0x11e21f0 .delay 1 (3,3,3) L_0x11e21f0/d;
L_0x11e23a0/d .functor AND 1, L_0x11e2130, L_0x11e1e40, C4<1>, C4<1>;
L_0x11e23a0 .delay 1 (3,3,3) L_0x11e23a0/d;
L_0x11e2540/d .functor XOR 1, L_0x11e2130, L_0x11e1e40, C4<0>, C4<0>;
L_0x11e2540 .delay 1 (4,4,4) L_0x11e2540/d;
L_0x11e2650/d .functor OR 1, L_0x11e21f0, L_0x11e23a0, C4<0>, C4<0>;
L_0x11e2650 .delay 1 (3,3,3) L_0x11e2650/d;
v0x11ce440_0 .net "a", 0 0, L_0x11e2800;  1 drivers
v0x11ce500_0 .net "b", 0 0, L_0x11e28f0;  1 drivers
v0x11ce5c0_0 .net "c_in", 0 0, L_0x11e1e40;  alias, 1 drivers
v0x11ce6c0_0 .net "c_out", 0 0, L_0x11e2650;  alias, 1 drivers
v0x11ce760_0 .net "sum", 0 0, L_0x11e2540;  1 drivers
v0x11ce850_0 .net "w0", 0 0, L_0x11e2130;  1 drivers
v0x11ce910_0 .net "w1", 0 0, L_0x11e21f0;  1 drivers
v0x11ce9d0_0 .net "w2", 0 0, L_0x11e23a0;  1 drivers
S_0x11ceb30 .scope module, "fa2" "fa" 6 11, 7 2 0, S_0x11cd620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x11e2990/d .functor XOR 1, L_0x11e30b0, L_0x11e3150, C4<0>, C4<0>;
L_0x11e2990 .delay 1 (4,4,4) L_0x11e2990/d;
L_0x11e2aa0/d .functor AND 1, L_0x11e30b0, L_0x11e3150, C4<1>, C4<1>;
L_0x11e2aa0 .delay 1 (3,3,3) L_0x11e2aa0/d;
L_0x11e2c50/d .functor AND 1, L_0x11e2990, L_0x11e2650, C4<1>, C4<1>;
L_0x11e2c50 .delay 1 (3,3,3) L_0x11e2c50/d;
L_0x11e2df0/d .functor XOR 1, L_0x11e2990, L_0x11e2650, C4<0>, C4<0>;
L_0x11e2df0 .delay 1 (4,4,4) L_0x11e2df0/d;
L_0x11e2f00/d .functor OR 1, L_0x11e2aa0, L_0x11e2c50, C4<0>, C4<0>;
L_0x11e2f00 .delay 1 (3,3,3) L_0x11e2f00/d;
v0x11cedc0_0 .net "a", 0 0, L_0x11e30b0;  1 drivers
v0x11cee80_0 .net "b", 0 0, L_0x11e3150;  1 drivers
v0x11cef40_0 .net "c_in", 0 0, L_0x11e2650;  alias, 1 drivers
v0x11cf040_0 .net "c_out", 0 0, L_0x11e2f00;  alias, 1 drivers
v0x11cf0e0_0 .net "sum", 0 0, L_0x11e2df0;  1 drivers
v0x11cf1d0_0 .net "w0", 0 0, L_0x11e2990;  1 drivers
v0x11cf290_0 .net "w1", 0 0, L_0x11e2aa0;  1 drivers
v0x11cf350_0 .net "w2", 0 0, L_0x11e2c50;  1 drivers
S_0x11cf4b0 .scope module, "fa3" "fa" 6 13, 7 2 0, S_0x11cd620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x11e3230/d .functor XOR 1, L_0x11e39a0, L_0x11e3ad0, C4<0>, C4<0>;
L_0x11e3230 .delay 1 (4,4,4) L_0x11e3230/d;
L_0x11e3340/d .functor AND 1, L_0x11e39a0, L_0x11e3ad0, C4<1>, C4<1>;
L_0x11e3340 .delay 1 (3,3,3) L_0x11e3340/d;
L_0x11e34f0/d .functor AND 1, L_0x11e3230, L_0x11e2f00, C4<1>, C4<1>;
L_0x11e34f0 .delay 1 (3,3,3) L_0x11e34f0/d;
L_0x11e3690/d .functor XOR 1, L_0x11e3230, L_0x11e2f00, C4<0>, C4<0>;
L_0x11e3690 .delay 1 (4,4,4) L_0x11e3690/d;
L_0x11e37a0/d .functor OR 1, L_0x11e3340, L_0x11e34f0, C4<0>, C4<0>;
L_0x11e37a0 .delay 1 (3,3,3) L_0x11e37a0/d;
v0x11cf710_0 .net "a", 0 0, L_0x11e39a0;  1 drivers
v0x11cf7f0_0 .net "b", 0 0, L_0x11e3ad0;  1 drivers
v0x11cf8b0_0 .net "c_in", 0 0, L_0x11e2f00;  alias, 1 drivers
v0x11cf9b0_0 .net "c_out", 0 0, L_0x11e37a0;  alias, 1 drivers
v0x11cfa50_0 .net "sum", 0 0, L_0x11e3690;  1 drivers
v0x11cfb40_0 .net "w0", 0 0, L_0x11e3230;  1 drivers
v0x11cfc00_0 .net "w1", 0 0, L_0x11e3340;  1 drivers
v0x11cfcc0_0 .net "w2", 0 0, L_0x11e34f0;  1 drivers
S_0x11d04d0 .scope module, "pc_reg" "reg4" 3 12, 8 3 0, S_0x1187a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x11d9de0_0 .net "D", 3 0, L_0x11dcb60;  alias, 1 drivers
v0x11d9ec0_0 .net "Q", 3 0, L_0x11e1890;  alias, 1 drivers
v0x11d9f60_0 .net "QB", 3 0, L_0x11e19c0;  alias, 1 drivers
v0x11da000_0 .net "clk", 0 0, v0x11da9c0_0;  alias, 1 drivers
L_0x11e1320 .part L_0x11dcb60, 0, 1;
L_0x11e1500 .part L_0x11dcb60, 1, 1;
L_0x11e1630 .part L_0x11dcb60, 2, 1;
L_0x11e1760 .part L_0x11dcb60, 3, 1;
L_0x11e1890 .concat [ 1 1 1 1], L_0x11dda30, L_0x11ded70, L_0x11dfea0, L_0x11e0fd0;
L_0x11e19c0 .concat [ 1 1 1 1], L_0x11ddb80, L_0x11deec0, L_0x11dfff0, L_0x11e1120;
S_0x11d0720 .scope module, "DFF[0]" "dff" 8 9, 9 2 0, S_0x11d04d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11dcd40/d .functor NOT 1, v0x11da9c0_0, C4<0>, C4<0>, C4<0>;
L_0x11dcd40 .delay 1 (1,1,1) L_0x11dcd40/d;
v0x11d2700_0 .net "clk", 0 0, v0x11da9c0_0;  alias, 1 drivers
v0x11d27c0_0 .net "d", 0 0, L_0x11e1320;  1 drivers
v0x11d2890_0 .net "nclk", 0 0, L_0x11dcd40;  1 drivers
v0x11d2990_0 .net "q", 0 0, L_0x11dda30;  1 drivers
v0x11d2a80_0 .net "q_tmp", 0 0, L_0x11dd350;  1 drivers
v0x11d2b70_0 .net "qb", 0 0, L_0x11ddb80;  1 drivers
v0x11d2c60_0 .net "qb_tmp", 0 0, L_0x11dd4a0;  1 drivers
S_0x11d0970 .scope module, "d_latch_0" "d_latch" 9 12, 10 2 0, S_0x11d0720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11dcea0/d .functor NOT 1, L_0x11e1320, C4<0>, C4<0>, C4<0>;
L_0x11dcea0 .delay 1 (1,1,1) L_0x11dcea0/d;
L_0x11dd000/d .functor AND 1, L_0x11dcea0, L_0x11dcd40, C4<1>, C4<1>;
L_0x11dd000 .delay 1 (3,3,3) L_0x11dd000/d;
L_0x11dd1b0/d .functor AND 1, L_0x11e1320, L_0x11dcd40, C4<1>, C4<1>;
L_0x11dd1b0 .delay 1 (3,3,3) L_0x11dd1b0/d;
v0x11d1290_0 .net "d", 0 0, L_0x11e1320;  alias, 1 drivers
v0x11d1370_0 .net "g", 0 0, L_0x11dcd40;  alias, 1 drivers
v0x11d1430_0 .net "nd", 0 0, L_0x11dcea0;  1 drivers
v0x11d14d0_0 .net "q", 0 0, L_0x11dd350;  alias, 1 drivers
v0x11d15a0_0 .net "qb", 0 0, L_0x11dd4a0;  alias, 1 drivers
v0x11d1690_0 .net "r", 0 0, L_0x11dd000;  1 drivers
v0x11d1760_0 .net "s", 0 0, L_0x11dd1b0;  1 drivers
S_0x11d0c10 .scope module, "sr_latch_0" "sr_latch" 10 13, 11 2 0, S_0x11d0970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11dd350/d .functor NOR 1, L_0x11dd000, L_0x11dd4a0, C4<0>, C4<0>;
L_0x11dd350 .delay 1 (2,2,2) L_0x11dd350/d;
L_0x11dd4a0/d .functor NOR 1, L_0x11dd350, L_0x11dd1b0, C4<0>, C4<0>;
L_0x11dd4a0 .delay 1 (2,2,2) L_0x11dd4a0/d;
v0x11d0eb0_0 .net "q", 0 0, L_0x11dd350;  alias, 1 drivers
v0x11d0f90_0 .net "qb", 0 0, L_0x11dd4a0;  alias, 1 drivers
v0x11d1050_0 .net "r", 0 0, L_0x11dd000;  alias, 1 drivers
v0x11d1120_0 .net "s", 0 0, L_0x11dd1b0;  alias, 1 drivers
S_0x11d1860 .scope module, "d_latch_1" "d_latch" 9 13, 10 2 0, S_0x11d0720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11dd5f0/d .functor NOT 1, L_0x11dd350, C4<0>, C4<0>, C4<0>;
L_0x11dd5f0 .delay 1 (1,1,1) L_0x11dd5f0/d;
L_0x11dd700/d .functor AND 1, L_0x11dd5f0, v0x11da9c0_0, C4<1>, C4<1>;
L_0x11dd700 .delay 1 (3,3,3) L_0x11dd700/d;
L_0x11dd8b0/d .functor AND 1, L_0x11dd350, v0x11da9c0_0, C4<1>, C4<1>;
L_0x11dd8b0 .delay 1 (3,3,3) L_0x11dd8b0/d;
v0x11d2130_0 .net "d", 0 0, L_0x11dd350;  alias, 1 drivers
v0x11d2240_0 .net "g", 0 0, v0x11da9c0_0;  alias, 1 drivers
v0x11d2300_0 .net "nd", 0 0, L_0x11dd5f0;  1 drivers
v0x11d23a0_0 .net "q", 0 0, L_0x11dda30;  alias, 1 drivers
v0x11d2440_0 .net "qb", 0 0, L_0x11ddb80;  alias, 1 drivers
v0x11d2530_0 .net "r", 0 0, L_0x11dd700;  1 drivers
v0x11d2600_0 .net "s", 0 0, L_0x11dd8b0;  1 drivers
S_0x11d1ad0 .scope module, "sr_latch_0" "sr_latch" 10 13, 11 2 0, S_0x11d1860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11dda30/d .functor NOR 1, L_0x11dd700, L_0x11ddb80, C4<0>, C4<0>;
L_0x11dda30 .delay 1 (2,2,2) L_0x11dda30/d;
L_0x11ddb80/d .functor NOR 1, L_0x11dda30, L_0x11dd8b0, C4<0>, C4<0>;
L_0x11ddb80 .delay 1 (2,2,2) L_0x11ddb80/d;
v0x11d1d50_0 .net "q", 0 0, L_0x11dda30;  alias, 1 drivers
v0x11d1e30_0 .net "qb", 0 0, L_0x11ddb80;  alias, 1 drivers
v0x11d1ef0_0 .net "r", 0 0, L_0x11dd700;  alias, 1 drivers
v0x11d1fc0_0 .net "s", 0 0, L_0x11dd8b0;  alias, 1 drivers
S_0x11d2d50 .scope module, "DFF[1]" "dff" 8 9, 9 2 0, S_0x11d04d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11ddd80/d .functor NOT 1, v0x11da9c0_0, C4<0>, C4<0>, C4<0>;
L_0x11ddd80 .delay 1 (1,1,1) L_0x11ddd80/d;
v0x11d4ce0_0 .net "clk", 0 0, v0x11da9c0_0;  alias, 1 drivers
v0x11d4d80_0 .net "d", 0 0, L_0x11e1500;  1 drivers
v0x11d4e40_0 .net "nclk", 0 0, L_0x11ddd80;  1 drivers
v0x11d4f40_0 .net "q", 0 0, L_0x11ded70;  1 drivers
v0x11d5030_0 .net "q_tmp", 0 0, L_0x11de3e0;  1 drivers
v0x11d5120_0 .net "qb", 0 0, L_0x11deec0;  1 drivers
v0x11d5210_0 .net "qb_tmp", 0 0, L_0x11de570;  1 drivers
S_0x11d2fe0 .scope module, "d_latch_0" "d_latch" 9 12, 10 2 0, S_0x11d2d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11dded0/d .functor NOT 1, L_0x11e1500, C4<0>, C4<0>, C4<0>;
L_0x11dded0 .delay 1 (1,1,1) L_0x11dded0/d;
L_0x11de050/d .functor AND 1, L_0x11dded0, L_0x11ddd80, C4<1>, C4<1>;
L_0x11de050 .delay 1 (3,3,3) L_0x11de050/d;
L_0x11de220/d .functor AND 1, L_0x11e1500, L_0x11ddd80, C4<1>, C4<1>;
L_0x11de220 .delay 1 (3,3,3) L_0x11de220/d;
v0x11d3850_0 .net "d", 0 0, L_0x11e1500;  alias, 1 drivers
v0x11d3930_0 .net "g", 0 0, L_0x11ddd80;  alias, 1 drivers
v0x11d39f0_0 .net "nd", 0 0, L_0x11dded0;  1 drivers
v0x11d3a90_0 .net "q", 0 0, L_0x11de3e0;  alias, 1 drivers
v0x11d3b60_0 .net "qb", 0 0, L_0x11de570;  alias, 1 drivers
v0x11d3c50_0 .net "r", 0 0, L_0x11de050;  1 drivers
v0x11d3d20_0 .net "s", 0 0, L_0x11de220;  1 drivers
S_0x11d3230 .scope module, "sr_latch_0" "sr_latch" 10 13, 11 2 0, S_0x11d2fe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11de3e0/d .functor NOR 1, L_0x11de050, L_0x11de570, C4<0>, C4<0>;
L_0x11de3e0 .delay 1 (2,2,2) L_0x11de3e0/d;
L_0x11de570/d .functor NOR 1, L_0x11de3e0, L_0x11de220, C4<0>, C4<0>;
L_0x11de570 .delay 1 (2,2,2) L_0x11de570/d;
v0x11d34a0_0 .net "q", 0 0, L_0x11de3e0;  alias, 1 drivers
v0x11d3580_0 .net "qb", 0 0, L_0x11de570;  alias, 1 drivers
v0x11d3640_0 .net "r", 0 0, L_0x11de050;  alias, 1 drivers
v0x11d36e0_0 .net "s", 0 0, L_0x11de220;  alias, 1 drivers
S_0x11d3e20 .scope module, "d_latch_1" "d_latch" 9 13, 10 2 0, S_0x11d2d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11de6e0/d .functor NOT 1, L_0x11de3e0, C4<0>, C4<0>, C4<0>;
L_0x11de6e0 .delay 1 (1,1,1) L_0x11de6e0/d;
L_0x11de810/d .functor AND 1, L_0x11de6e0, v0x11da9c0_0, C4<1>, C4<1>;
L_0x11de810 .delay 1 (3,3,3) L_0x11de810/d;
L_0x11de9e0/d .functor AND 1, L_0x11de3e0, v0x11da9c0_0, C4<1>, C4<1>;
L_0x11de9e0 .delay 1 (3,3,3) L_0x11de9e0/d;
v0x11d46f0_0 .net "d", 0 0, L_0x11de3e0;  alias, 1 drivers
v0x11d4800_0 .net "g", 0 0, v0x11da9c0_0;  alias, 1 drivers
v0x11d4910_0 .net "nd", 0 0, L_0x11de6e0;  1 drivers
v0x11d49b0_0 .net "q", 0 0, L_0x11ded70;  alias, 1 drivers
v0x11d4a50_0 .net "qb", 0 0, L_0x11deec0;  alias, 1 drivers
v0x11d4b40_0 .net "r", 0 0, L_0x11de810;  1 drivers
v0x11d4be0_0 .net "s", 0 0, L_0x11de9e0;  1 drivers
S_0x11d4090 .scope module, "sr_latch_0" "sr_latch" 10 13, 11 2 0, S_0x11d3e20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11ded70/d .functor NOR 1, L_0x11de810, L_0x11deec0, C4<0>, C4<0>;
L_0x11ded70 .delay 1 (2,2,2) L_0x11ded70/d;
L_0x11deec0/d .functor NOR 1, L_0x11ded70, L_0x11de9e0, C4<0>, C4<0>;
L_0x11deec0 .delay 1 (2,2,2) L_0x11deec0/d;
v0x11d4310_0 .net "q", 0 0, L_0x11ded70;  alias, 1 drivers
v0x11d43f0_0 .net "qb", 0 0, L_0x11deec0;  alias, 1 drivers
v0x11d44b0_0 .net "r", 0 0, L_0x11de810;  alias, 1 drivers
v0x11d4580_0 .net "s", 0 0, L_0x11de9e0;  alias, 1 drivers
S_0x11d5300 .scope module, "DFF[2]" "dff" 8 9, 9 2 0, S_0x11d04d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11df0c0/d .functor NOT 1, v0x11da9c0_0, C4<0>, C4<0>, C4<0>;
L_0x11df0c0 .delay 1 (1,1,1) L_0x11df0c0/d;
v0x11d7230_0 .net "clk", 0 0, v0x11da9c0_0;  alias, 1 drivers
v0x11d72d0_0 .net "d", 0 0, L_0x11e1630;  1 drivers
v0x11d7390_0 .net "nclk", 0 0, L_0x11df0c0;  1 drivers
v0x11d7490_0 .net "q", 0 0, L_0x11dfea0;  1 drivers
v0x11d7580_0 .net "q_tmp", 0 0, L_0x11df720;  1 drivers
v0x11d7670_0 .net "qb", 0 0, L_0x11dfff0;  1 drivers
v0x11d7760_0 .net "qb_tmp", 0 0, L_0x11df8b0;  1 drivers
S_0x11d5570 .scope module, "d_latch_0" "d_latch" 9 12, 10 2 0, S_0x11d5300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11df210/d .functor NOT 1, L_0x11e1630, C4<0>, C4<0>, C4<0>;
L_0x11df210 .delay 1 (1,1,1) L_0x11df210/d;
L_0x11df390/d .functor AND 1, L_0x11df210, L_0x11df0c0, C4<1>, C4<1>;
L_0x11df390 .delay 1 (3,3,3) L_0x11df390/d;
L_0x11df560/d .functor AND 1, L_0x11e1630, L_0x11df0c0, C4<1>, C4<1>;
L_0x11df560 .delay 1 (3,3,3) L_0x11df560/d;
v0x11d5e10_0 .net "d", 0 0, L_0x11e1630;  alias, 1 drivers
v0x11d5ef0_0 .net "g", 0 0, L_0x11df0c0;  alias, 1 drivers
v0x11d5fb0_0 .net "nd", 0 0, L_0x11df210;  1 drivers
v0x11d6050_0 .net "q", 0 0, L_0x11df720;  alias, 1 drivers
v0x11d6120_0 .net "qb", 0 0, L_0x11df8b0;  alias, 1 drivers
v0x11d6210_0 .net "r", 0 0, L_0x11df390;  1 drivers
v0x11d62e0_0 .net "s", 0 0, L_0x11df560;  1 drivers
S_0x11d57c0 .scope module, "sr_latch_0" "sr_latch" 10 13, 11 2 0, S_0x11d5570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11df720/d .functor NOR 1, L_0x11df390, L_0x11df8b0, C4<0>, C4<0>;
L_0x11df720 .delay 1 (2,2,2) L_0x11df720/d;
L_0x11df8b0/d .functor NOR 1, L_0x11df720, L_0x11df560, C4<0>, C4<0>;
L_0x11df8b0 .delay 1 (2,2,2) L_0x11df8b0/d;
v0x11d5a30_0 .net "q", 0 0, L_0x11df720;  alias, 1 drivers
v0x11d5b10_0 .net "qb", 0 0, L_0x11df8b0;  alias, 1 drivers
v0x11d5bd0_0 .net "r", 0 0, L_0x11df390;  alias, 1 drivers
v0x11d5ca0_0 .net "s", 0 0, L_0x11df560;  alias, 1 drivers
S_0x11d63e0 .scope module, "d_latch_1" "d_latch" 9 13, 10 2 0, S_0x11d5300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11dfa20/d .functor NOT 1, L_0x11df720, C4<0>, C4<0>, C4<0>;
L_0x11dfa20 .delay 1 (1,1,1) L_0x11dfa20/d;
L_0x11dfb50/d .functor AND 1, L_0x11dfa20, v0x11da9c0_0, C4<1>, C4<1>;
L_0x11dfb50 .delay 1 (3,3,3) L_0x11dfb50/d;
L_0x11dfd20/d .functor AND 1, L_0x11df720, v0x11da9c0_0, C4<1>, C4<1>;
L_0x11dfd20 .delay 1 (3,3,3) L_0x11dfd20/d;
v0x11d6cb0_0 .net "d", 0 0, L_0x11df720;  alias, 1 drivers
v0x11d6dc0_0 .net "g", 0 0, v0x11da9c0_0;  alias, 1 drivers
v0x11d6e80_0 .net "nd", 0 0, L_0x11dfa20;  1 drivers
v0x11d6f20_0 .net "q", 0 0, L_0x11dfea0;  alias, 1 drivers
v0x11d6fc0_0 .net "qb", 0 0, L_0x11dfff0;  alias, 1 drivers
v0x11d7060_0 .net "r", 0 0, L_0x11dfb50;  1 drivers
v0x11d7130_0 .net "s", 0 0, L_0x11dfd20;  1 drivers
S_0x11d6650 .scope module, "sr_latch_0" "sr_latch" 10 13, 11 2 0, S_0x11d63e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11dfea0/d .functor NOR 1, L_0x11dfb50, L_0x11dfff0, C4<0>, C4<0>;
L_0x11dfea0 .delay 1 (2,2,2) L_0x11dfea0/d;
L_0x11dfff0/d .functor NOR 1, L_0x11dfea0, L_0x11dfd20, C4<0>, C4<0>;
L_0x11dfff0 .delay 1 (2,2,2) L_0x11dfff0/d;
v0x11d68d0_0 .net "q", 0 0, L_0x11dfea0;  alias, 1 drivers
v0x11d69b0_0 .net "qb", 0 0, L_0x11dfff0;  alias, 1 drivers
v0x11d6a70_0 .net "r", 0 0, L_0x11dfb50;  alias, 1 drivers
v0x11d6b40_0 .net "s", 0 0, L_0x11dfd20;  alias, 1 drivers
S_0x11d7850 .scope module, "DFF[3]" "dff" 8 9, 9 2 0, S_0x11d04d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11e01f0/d .functor NOT 1, v0x11da9c0_0, C4<0>, C4<0>, C4<0>;
L_0x11e01f0 .delay 1 (1,1,1) L_0x11e01f0/d;
v0x11d97c0_0 .net "clk", 0 0, v0x11da9c0_0;  alias, 1 drivers
v0x11d9860_0 .net "d", 0 0, L_0x11e1760;  1 drivers
v0x11d9920_0 .net "nclk", 0 0, L_0x11e01f0;  1 drivers
v0x11d9a20_0 .net "q", 0 0, L_0x11e0fd0;  1 drivers
v0x11d9b10_0 .net "q_tmp", 0 0, L_0x11e0850;  1 drivers
v0x11d9c00_0 .net "qb", 0 0, L_0x11e1120;  1 drivers
v0x11d9cf0_0 .net "qb_tmp", 0 0, L_0x11e09e0;  1 drivers
S_0x11d7ac0 .scope module, "d_latch_0" "d_latch" 9 12, 10 2 0, S_0x11d7850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11e0340/d .functor NOT 1, L_0x11e1760, C4<0>, C4<0>, C4<0>;
L_0x11e0340 .delay 1 (1,1,1) L_0x11e0340/d;
L_0x11e04c0/d .functor AND 1, L_0x11e0340, L_0x11e01f0, C4<1>, C4<1>;
L_0x11e04c0 .delay 1 (3,3,3) L_0x11e04c0/d;
L_0x11e0690/d .functor AND 1, L_0x11e1760, L_0x11e01f0, C4<1>, C4<1>;
L_0x11e0690 .delay 1 (3,3,3) L_0x11e0690/d;
v0x11d8350_0 .net "d", 0 0, L_0x11e1760;  alias, 1 drivers
v0x11d8430_0 .net "g", 0 0, L_0x11e01f0;  alias, 1 drivers
v0x11d84f0_0 .net "nd", 0 0, L_0x11e0340;  1 drivers
v0x11d8590_0 .net "q", 0 0, L_0x11e0850;  alias, 1 drivers
v0x11d8660_0 .net "qb", 0 0, L_0x11e09e0;  alias, 1 drivers
v0x11d8750_0 .net "r", 0 0, L_0x11e04c0;  1 drivers
v0x11d8820_0 .net "s", 0 0, L_0x11e0690;  1 drivers
S_0x11d7d30 .scope module, "sr_latch_0" "sr_latch" 10 13, 11 2 0, S_0x11d7ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11e0850/d .functor NOR 1, L_0x11e04c0, L_0x11e09e0, C4<0>, C4<0>;
L_0x11e0850 .delay 1 (2,2,2) L_0x11e0850/d;
L_0x11e09e0/d .functor NOR 1, L_0x11e0850, L_0x11e0690, C4<0>, C4<0>;
L_0x11e09e0 .delay 1 (2,2,2) L_0x11e09e0/d;
v0x11d7fa0_0 .net "q", 0 0, L_0x11e0850;  alias, 1 drivers
v0x11d8080_0 .net "qb", 0 0, L_0x11e09e0;  alias, 1 drivers
v0x11d8140_0 .net "r", 0 0, L_0x11e04c0;  alias, 1 drivers
v0x11d81e0_0 .net "s", 0 0, L_0x11e0690;  alias, 1 drivers
S_0x11d8920 .scope module, "d_latch_1" "d_latch" 9 13, 10 2 0, S_0x11d7850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11e0b50/d .functor NOT 1, L_0x11e0850, C4<0>, C4<0>, C4<0>;
L_0x11e0b50 .delay 1 (1,1,1) L_0x11e0b50/d;
L_0x11e0c80/d .functor AND 1, L_0x11e0b50, v0x11da9c0_0, C4<1>, C4<1>;
L_0x11e0c80 .delay 1 (3,3,3) L_0x11e0c80/d;
L_0x11e0e50/d .functor AND 1, L_0x11e0850, v0x11da9c0_0, C4<1>, C4<1>;
L_0x11e0e50 .delay 1 (3,3,3) L_0x11e0e50/d;
v0x11d91f0_0 .net "d", 0 0, L_0x11e0850;  alias, 1 drivers
v0x11d9300_0 .net "g", 0 0, v0x11da9c0_0;  alias, 1 drivers
v0x11d93c0_0 .net "nd", 0 0, L_0x11e0b50;  1 drivers
v0x11d9460_0 .net "q", 0 0, L_0x11e0fd0;  alias, 1 drivers
v0x11d9500_0 .net "qb", 0 0, L_0x11e1120;  alias, 1 drivers
v0x11d95f0_0 .net "r", 0 0, L_0x11e0c80;  1 drivers
v0x11d96c0_0 .net "s", 0 0, L_0x11e0e50;  1 drivers
S_0x11d8b90 .scope module, "sr_latch_0" "sr_latch" 10 13, 11 2 0, S_0x11d8920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11e0fd0/d .functor NOR 1, L_0x11e0c80, L_0x11e1120, C4<0>, C4<0>;
L_0x11e0fd0 .delay 1 (2,2,2) L_0x11e0fd0/d;
L_0x11e1120/d .functor NOR 1, L_0x11e0fd0, L_0x11e0e50, C4<0>, C4<0>;
L_0x11e1120 .delay 1 (2,2,2) L_0x11e1120/d;
v0x11d8e10_0 .net "q", 0 0, L_0x11e0fd0;  alias, 1 drivers
v0x11d8ef0_0 .net "qb", 0 0, L_0x11e1120;  alias, 1 drivers
v0x11d8fb0_0 .net "r", 0 0, L_0x11e0c80;  alias, 1 drivers
v0x11d9080_0 .net "s", 0 0, L_0x11e0e50;  alias, 1 drivers
    .scope S_0x11af250;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11af250 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11da8b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11daa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11da9c0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11da9c0_0, 0, 1;
    %delay 57, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11daa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11da9c0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11da9c0_0, 0, 1;
    %delay 57, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11da9c0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11da9c0_0, 0, 1;
    %delay 57, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11da9c0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11da9c0_0, 0, 1;
    %delay 57, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "pc.v";
    "../mux_2_1_4b/mux_2_1_4b.v";
    "../mux_2_1_1b/mux_2_1_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
    "../reg4/reg4.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
