<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Decoder_2_to_4.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decoder_2_to_4_Decoder_2_to_4_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decoder_2_to_4_Decoder_2_to_4_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Decoder_2_to_4_Decoder_2_to_4_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decoder_2_to_4_Decoder_2_to_4_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Decoder_3_8.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decoder_3_8_Decoder_3_8_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decoder_3_8_Decoder_3_8_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Mux_to_1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Mux_to_1.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Mux_to_1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Mux_to_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Mux_to_1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Mux_to_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Mux_to_1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Mux_to_1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Mux_to_1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Mux_to_1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Mux_to_1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_to_1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Mux_to_1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_to_1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux_to_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Mux_to_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Mux_to_1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Mux_to_1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Mux_to_1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Mux_to_1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux_to_1.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Mux_to_1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Mux_to_1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_to_1_Mux_to_1_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_to_1_Mux_to_1_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Mux_to_1_Mux_to_1_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_to_1_Mux_to_1_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux_to_1_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mux_to_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Mux_to_1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mux_to_1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mux_to_1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Mux_to_1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Mux_to_1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_to_1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_to_1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Mux_to_1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Mux_to_1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_to_1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mux_to_1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Mux_to_1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Mux_to_1_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_to_1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_to_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mux_to_1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mux_to_1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mux_to_1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Mux_to_1_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/Mux_to_1_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1505376107" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1505376107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505381620" xil_pn:in_ck="-417566859790468753" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1505381619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_Decoder_2_to_4.vhd"/>
      <outfile xil_pn:name="TB_Decoder_3_to_8.vhd"/>
      <outfile xil_pn:name="TB_Mux_8_to_1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1505381625" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="511541718566714917" xil_pn:start_ts="1505381625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505381627" xil_pn:in_ck="-3475980651266169717" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8478735753142368423" xil_pn:start_ts="1505381625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Decoder_2_to_4.vhf"/>
      <outfile xil_pn:name="Decoder_3_8.vhf"/>
      <outfile xil_pn:name="Mux_to_1.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1505381627" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-32735203449590108" xil_pn:start_ts="1505381627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505381627" xil_pn:in_ck="6501263724244919628" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1505381627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Decoder_2_to_4.vhf"/>
      <outfile xil_pn:name="Decoder_3_8.vhf"/>
      <outfile xil_pn:name="Mux_to_1.vhf"/>
      <outfile xil_pn:name="TB_Decoder_2_to_4.vhd"/>
      <outfile xil_pn:name="TB_Decoder_3_to_8.vhd"/>
      <outfile xil_pn:name="TB_Mux_8_to_1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1505381632" xil_pn:in_ck="6501263724244919628" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6777797147996599386" xil_pn:start_ts="1505381627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux_to_1_Mux_to_1_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Mux_to_1_Mux_to_1_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1505381632" xil_pn:in_ck="-8971435544429907274" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-9059755712714740794" xil_pn:start_ts="1505381632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux_to_1_Mux_to_1_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1505382610" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1505382610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505386124" xil_pn:in_ck="2508868732594886499" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3831836629627480564" xil_pn:start_ts="1505386122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decoder_3_8.vhf"/>
      <outfile xil_pn:name="Mux_to_1.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1505382612" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-32735203449590108" xil_pn:start_ts="1505382612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505382612" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1505382612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505382612" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2873661658409271794" xil_pn:start_ts="1505382612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505382612" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1505382612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505382612" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7697907199848556562" xil_pn:start_ts="1505382612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505386131" xil_pn:in_ck="4879242171372305199" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7973564818213151078" xil_pn:start_ts="1505386124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux_to_1.jhd"/>
      <outfile xil_pn:name="Mux_to_1.lso"/>
      <outfile xil_pn:name="Mux_to_1.ngc"/>
      <outfile xil_pn:name="Mux_to_1.ngr"/>
      <outfile xil_pn:name="Mux_to_1.prj"/>
      <outfile xil_pn:name="Mux_to_1.stx"/>
      <outfile xil_pn:name="Mux_to_1.syr"/>
      <outfile xil_pn:name="Mux_to_1.xst"/>
      <outfile xil_pn:name="Mux_to_1_Mux_to_1_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Mux_to_1_Mux_to_1_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Mux_to_1_vhdl.prj"/>
      <outfile xil_pn:name="Mux_to_1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1505384311" xil_pn:in_ck="4115411039050127916" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892578305362254" xil_pn:start_ts="1505384311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505386141" xil_pn:in_ck="3769797426645068094" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9047677124552205425" xil_pn:start_ts="1505386136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_to_1.bld"/>
      <outfile xil_pn:name="Mux_to_1.ngd"/>
      <outfile xil_pn:name="Mux_to_1_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1505386145" xil_pn:in_ck="6661145800576502623" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1505386141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux_to_1.pcf"/>
      <outfile xil_pn:name="Mux_to_1_map.map"/>
      <outfile xil_pn:name="Mux_to_1_map.mrp"/>
      <outfile xil_pn:name="Mux_to_1_map.ncd"/>
      <outfile xil_pn:name="Mux_to_1_map.ngm"/>
      <outfile xil_pn:name="Mux_to_1_map.xrpt"/>
      <outfile xil_pn:name="Mux_to_1_summary.xml"/>
      <outfile xil_pn:name="Mux_to_1_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1505386152" xil_pn:in_ck="6847762159507861784" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1505386145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_to_1.ncd"/>
      <outfile xil_pn:name="Mux_to_1.pad"/>
      <outfile xil_pn:name="Mux_to_1.par"/>
      <outfile xil_pn:name="Mux_to_1.ptwx"/>
      <outfile xil_pn:name="Mux_to_1.unroutes"/>
      <outfile xil_pn:name="Mux_to_1.xpi"/>
      <outfile xil_pn:name="Mux_to_1_pad.csv"/>
      <outfile xil_pn:name="Mux_to_1_pad.txt"/>
      <outfile xil_pn:name="Mux_to_1_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1505386161" xil_pn:in_ck="4076645020649951311" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1505386153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_to_1.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mux_to_1.bgn"/>
      <outfile xil_pn:name="mux_to_1.bit"/>
      <outfile xil_pn:name="mux_to_1.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1505386152" xil_pn:in_ck="-6061958084181822885" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1505386149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_to_1.twr"/>
      <outfile xil_pn:name="Mux_to_1.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1505386134" xil_pn:in_ck="4076645020649951442" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="1766388071173595501" xil_pn:start_ts="1505386132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Mux_to_1_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Mux_to_1_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
