- 👋 Hi, I’m @akshay7895
- 👀 I’m interested in VLSI front end RTL design and verification
- 🌱 I’m currently learning VERILOG 
- 💞️ I’m looking to collaborate on learnig of VERILOG
- 📫 How to reach me ...

<!---
akshay7895/akshay7895 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
