/** ###################################################################
**     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
**     Filename  : IO_Map.H
**     Project   : rtimage
**     Processor : 56858
**     Component : IO_Map
**     Version   : Driver 01.00
**     Compiler  : Metrowerks DSP C Compiler
**     Date/Time : 3/22/2018, 12:49 AM
**     Abstract  :
**         IO_Map.h - implements an IO device's mapping. 
**         This module contains symbol definitions of all peripheral 
**         registers and bits. 
**     Settings  :
**
**     Contents  :
**         No public methods
**
**     Copyright : 1997 - 2009 Freescale Semiconductor, Inc. All Rights Reserved.
**     
**     http      : www.freescale.com
**     mail      : support@freescale.com
** ###################################################################*/

#ifndef __IO_Map_H
#define __IO_Map_H

/* Based on CPU DB 56858, version 2.87.085 (RegistersPrg V1.097) */
/* DataSheet : DSP56858/D Rev. 3.0, DSP5685XUM/D Rev. 2.0 */

#include "PE_Types.h"

#define REG_BASE_ADR                    0x001FFDF8

/******************************************
*** Peripheral SCI1
*******************************************/
typedef volatile struct {
  /*** SCI_1_BR - SCI 1 Baud Rate Register; 0x001FFDF8 ***/
  union {
    word Word;
  } SCI_1_BR_STR;
  
  #define SCI_1_BR_SBR0_MASK            1U
  #define SCI_1_BR_SBR1_MASK            2U
  #define SCI_1_BR_SBR2_MASK            4U
  #define SCI_1_BR_SBR3_MASK            8U
  #define SCI_1_BR_SBR4_MASK            16U
  #define SCI_1_BR_SBR5_MASK            32U
  #define SCI_1_BR_SBR6_MASK            64U
  #define SCI_1_BR_SBR7_MASK            128U
  #define SCI_1_BR_SBR8_MASK            256U
  #define SCI_1_BR_SBR9_MASK            512U
  #define SCI_1_BR_SBR10_MASK           1024U
  #define SCI_1_BR_SBR11_MASK           2048U
  #define SCI_1_BR_SBR12_MASK           4096U
  #define SCI_1_BR_SBR_MASK             8191U
  #define SCI_1_BR_SBR_BITNUM           0U
  #define SCI_1_BR                      (*((volatile word *)0x001FFDF8))


  /*** SCI_1_CR - SCI 1 Control Register; 0x001FFDF9 ***/
  union {
    word Word;
  } SCI_1_CR_STR;
  
  #define SCI_1_CR_SBK_MASK             1U
  #define SCI_1_CR_RWU_MASK             2U
  #define SCI_1_CR_RE_MASK              4U
  #define SCI_1_CR_TE_MASK              8U
  #define SCI_1_CR_REIE_MASK            16U
  #define SCI_1_CR_RFIE_MASK            32U
  #define SCI_1_CR_TIIE_MASK            64U
  #define SCI_1_CR_TEIE_MASK            128U
  #define SCI_1_CR_PT_MASK              256U
  #define SCI_1_CR_PE_MASK              512U
  #define SCI_1_CR_POL_MASK             1024U
  #define SCI_1_CR_WAKE_MASK            2048U
  #define SCI_1_CR_M_MASK               4096U
  #define SCI_1_CR_RSRC_MASK            8192U
  #define SCI_1_CR_SWAI_MASK            16384U
  #define SCI_1_CR_LOOP_MASK            32768U
  #define SCI_1_CR                      (*((volatile word *)0x001FFDF9))


  /*** SCI_1_CR2 - SCI 1 Control Register 2; 0x001FFDFA ***/
  union {
    word Word;
  } SCI_1_CR2_STR;
  
  #define SCI_1_CR2_RDE_MASK            1U
  #define SCI_1_CR2_TDE_MASK            2U
  #define SCI_1_CR2_RIIE_MASK           4U
  #define SCI_1_CR2                     (*((volatile word *)0x001FFDFA))


  /*** SCI_1_SR - SCI 1 Status Register; 0x001FFDFB ***/
  union {
    word Word;
  } SCI_1_SR_STR;
  
  #define SCI_1_SR_RAF_MASK             1U
  #define SCI_1_SR_PF_MASK              256U
  #define SCI_1_SR_FE_MASK              512U
  #define SCI_1_SR_NF_MASK              1024U
  #define SCI_1_SR_OR_MASK              2048U
  #define SCI_1_SR_RIDLE_MASK           4096U
  #define SCI_1_SR_RDRF_MASK            8192U
  #define SCI_1_SR_TIDLE_MASK           16384U
  #define SCI_1_SR_TDRE_MASK            32768U
  #define SCI_1_SR                      (*((volatile word *)0x001FFDFB))


  /*** SCI_1_DR - SCI 1 Data Register; 0x001FFDFC ***/
  union {
    word Word;
  } SCI_1_DR_STR;
  
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA0_MASK 1U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA1_MASK 2U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA2_MASK 4U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA3_MASK 8U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA4_MASK 16U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA5_MASK 32U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA6_MASK 64U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA7_MASK 128U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA8_MASK 256U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA_MASK 511U
  #define SCI_1_DR_RECEIVE_TRANSMIT_DATA_BITNUM 0U
  #define SCI_1_DR                      (*((volatile word *)0x001FFDFC))


  word Reserved0[3];                   /* Reserved (unused) registers */

} SCI1_PRPH;

/******************************************
*** Peripheral ESSI1
*******************************************/
typedef volatile struct {
  /*** ESSI_1_STX0 - ESSI 1 Transmit Data Register 0; 0x001FFE00 ***/
  union {
    word Word;
  } ESSI_1_STX0_STR;
  
  #define ESSI_1_STX0                   (*((volatile word *)0x001FFE00))


  /*** ESSI_1_STX1 - ESSI 1 Transmit Data Register 1; 0x001FFE01 ***/
  union {
    word Word;
  } ESSI_1_STX1_STR;
  
  #define ESSI_1_STX1_DATA0_MASK        1U
  #define ESSI_1_STX1_DATA1_MASK        2U
  #define ESSI_1_STX1_DATA2_MASK        4U
  #define ESSI_1_STX1_DATA3_MASK        8U
  #define ESSI_1_STX1_DATA4_MASK        16U
  #define ESSI_1_STX1_DATA5_MASK        32U
  #define ESSI_1_STX1_DATA6_MASK        64U
  #define ESSI_1_STX1_DATA7_MASK        128U
  #define ESSI_1_STX1_DATA8_MASK        256U
  #define ESSI_1_STX1_DATA9_MASK        512U
  #define ESSI_1_STX1_DATA10_MASK       1024U
  #define ESSI_1_STX1_DATA11_MASK       2048U
  #define ESSI_1_STX1_DATA12_MASK       4096U
  #define ESSI_1_STX1_DATA13_MASK       8192U
  #define ESSI_1_STX1_DATA14_MASK       16384U
  #define ESSI_1_STX1_DATA15_MASK       32768U
  #define ESSI_1_STX1                   (*((volatile word *)0x001FFE01))


  /*** ESSI_1_STX2 - ESSI 1 Transmit Data Register 2; 0x001FFE02 ***/
  union {
    word Word;
  } ESSI_1_STX2_STR;
  
  #define ESSI_1_STX2_DATA0_MASK        1U
  #define ESSI_1_STX2_DATA1_MASK        2U
  #define ESSI_1_STX2_DATA2_MASK        4U
  #define ESSI_1_STX2_DATA3_MASK        8U
  #define ESSI_1_STX2_DATA4_MASK        16U
  #define ESSI_1_STX2_DATA5_MASK        32U
  #define ESSI_1_STX2_DATA6_MASK        64U
  #define ESSI_1_STX2_DATA7_MASK        128U
  #define ESSI_1_STX2_DATA8_MASK        256U
  #define ESSI_1_STX2_DATA9_MASK        512U
  #define ESSI_1_STX2_DATA10_MASK       1024U
  #define ESSI_1_STX2_DATA11_MASK       2048U
  #define ESSI_1_STX2_DATA12_MASK       4096U
  #define ESSI_1_STX2_DATA13_MASK       8192U
  #define ESSI_1_STX2_DATA14_MASK       16384U
  #define ESSI_1_STX2_DATA15_MASK       32768U
  #define ESSI_1_STX2                   (*((volatile word *)0x001FFE02))


  /*** ESSI_1_SRX - ESSI 1 Receive Data Register; 0x001FFE03 ***/
  union {
    word Word;
  } ESSI_1_SRX_STR;
  
  #define ESSI_1_SRX_LOW_BYTE0_MASK     1U
  #define ESSI_1_SRX_LOW_BYTE1_MASK     2U
  #define ESSI_1_SRX_LOW_BYTE2_MASK     4U
  #define ESSI_1_SRX_LOW_BYTE3_MASK     8U
  #define ESSI_1_SRX_LOW_BYTE4_MASK     16U
  #define ESSI_1_SRX_LOW_BYTE5_MASK     32U
  #define ESSI_1_SRX_LOW_BYTE6_MASK     64U
  #define ESSI_1_SRX_LOW_BYTE7_MASK     128U
  #define ESSI_1_SRX_HIGH_BYTE0_MASK    256U
  #define ESSI_1_SRX_HIGH_BYTE1_MASK    512U
  #define ESSI_1_SRX_HIGH_BYTE2_MASK    1024U
  #define ESSI_1_SRX_HIGH_BYTE3_MASK    2048U
  #define ESSI_1_SRX_HIGH_BYTE4_MASK    4096U
  #define ESSI_1_SRX_HIGH_BYTE5_MASK    8192U
  #define ESSI_1_SRX_HIGH_BYTE6_MASK    16384U
  #define ESSI_1_SRX_HIGH_BYTE7_MASK    32768U
  #define ESSI_1_SRX_LOW_BYTE_MASK      255U
  #define ESSI_1_SRX_LOW_BYTE_BITNUM    0U
  #define ESSI_1_SRX_HIGH_BYTE_MASK     65280U
  #define ESSI_1_SRX_HIGH_BYTE_BITNUM   8U
  #define ESSI_1_SRX                    (*((volatile word *)0x001FFE03))


  /*** ESSI_1_SSR - ESSI 1 Status Register; 0x001FFE04 ***/
  union {
    word Word;
  } ESSI_1_SSR_STR;
  
  #define ESSI_1_SSR_TFE_MASK           1U
  #define ESSI_1_SSR_RFF_MASK           2U
  #define ESSI_1_SSR_RFS_MASK           4U
  #define ESSI_1_SSR_TFS_MASK           8U
  #define ESSI_1_SSR_TUE_MASK           16U
  #define ESSI_1_SSR_ROE_MASK           32U
  #define ESSI_1_SSR_TDE_MASK           64U
  #define ESSI_1_SSR_RDR_MASK           128U
  #define ESSI_1_SSR_TF2ERR_MASK        256U
  #define ESSI_1_SSR_TF1ERR_MASK        512U
  #define ESSI_1_SSR_RLS_MASK           1024U
  #define ESSI_1_SSR_TLS_MASK           2048U
  #define ESSI_1_SSR_TFF_MASK           4096U
  #define ESSI_1_SSR_IF0_MASK           16384U
  #define ESSI_1_SSR_IF1_MASK           32768U
  #define ESSI_1_SSR_IF_MASK            49152U
  #define ESSI_1_SSR_IF_BITNUM          14U
  #define ESSI_1_SSR                    (*((volatile word *)0x001FFE04))


  /*** ESSI_1_SCR2 - ESSI 1 Control Register 2; 0x001FFE05 ***/
  union {
    word Word;
  } ESSI_1_SCR2_STR;
  
  #define ESSI_1_SCR2_TEFS_MASK         1U
  #define ESSI_1_SCR2_TFSL_MASK         2U
  #define ESSI_1_SCR2_TFSI_MASK         4U
  #define ESSI_1_SCR2_NET_MASK          8U
  #define ESSI_1_SCR2_ESSIEN_MASK       16U
  #define ESSI_1_SCR2_TSCKP_MASK        32U
  #define ESSI_1_SCR2_TSHFD_MASK        64U
  #define ESSI_1_SCR2_SYN_MASK          128U
  #define ESSI_1_SCR2_TE2_MASK          1024U
  #define ESSI_1_SCR2_TE1_MASK          2048U
  #define ESSI_1_SCR2_TE0_MASK          4096U
  #define ESSI_1_SCR2_RE_MASK           8192U
  #define ESSI_1_SCR2_TIE_MASK          16384U
  #define ESSI_1_SCR2_RIE_MASK          32768U
  #define ESSI_1_SCR2                   (*((volatile word *)0x001FFE05))


  /*** ESSI_1_SCR3 - ESSI 1 Control Register 3; 0x001FFE06 ***/
  union {
    word Word;
  } ESSI_1_SCR3_STR;
  
  #define ESSI_1_SCR3_TLIE_MASK         1U
  #define ESSI_1_SCR3_RLIE_MASK         2U
  #define ESSI_1_SCR3_SYNRST_MASK       4U
  #define ESSI_1_SCR3_INIT_MASK         32U
  #define ESSI_1_SCR3_TFEN_MASK         64U
  #define ESSI_1_SCR3_RFEN_MASK         128U
  #define ESSI_1_SCR3_REFS_MASK         256U
  #define ESSI_1_SCR3_RFSL_MASK         512U
  #define ESSI_1_SCR3_RFSI_MASK         1024U
  #define ESSI_1_SCR3_TDMAE_MASK        2048U
  #define ESSI_1_SCR3_RDMAE_MASK        4096U
  #define ESSI_1_SCR3_RSCKP_MASK        8192U
  #define ESSI_1_SCR3_RSHFD_MASK        16384U
  #define ESSI_1_SCR3_DIV4DIS_MASK      32768U
  #define ESSI_1_SCR3                   (*((volatile word *)0x001FFE06))


  /*** ESSI_1_SCR4 - ESSI 1 Control Register 4; 0x001FFE07 ***/
  union {
    word Word;
  } ESSI_1_SCR4_STR;
  
  #define ESSI_1_SCR4_OF0_MASK          1U
  #define ESSI_1_SCR4_OF1_MASK          2U
  #define ESSI_1_SCR4_SCD0_MASK         4U
  #define ESSI_1_SCR4_SCD1_MASK         8U
  #define ESSI_1_SCR4_SCD2_MASK         16U
  #define ESSI_1_SCR4_SCKD_MASK         32U
  #define ESSI_1_SCR4_SSC1_MASK         64U
  #define ESSI_1_SCR4_TXSF2_MASK        256U
  #define ESSI_1_SCR4_TXSF1_MASK        512U
  #define ESSI_1_SCR4_TXSF0_MASK        1024U
  #define ESSI_1_SCR4_OF_MASK           3U
  #define ESSI_1_SCR4_OF_BITNUM         0U
  #define ESSI_1_SCR4_SCD_MASK          28U
  #define ESSI_1_SCR4_SCD_BITNUM        2U
  #define ESSI_1_SCR4                   (*((volatile word *)0x001FFE07))


  /*** ESSI_1_STXCR - ESSI 1 Transmit Control Register; 0x001FFE08 ***/
  union {
    word Word;
  } ESSI_1_STXCR_STR;
  
  #define ESSI_1_STXCR_PM0_MASK         1U
  #define ESSI_1_STXCR_PM1_MASK         2U
  #define ESSI_1_STXCR_PM2_MASK         4U
  #define ESSI_1_STXCR_PM3_MASK         8U
  #define ESSI_1_STXCR_PM4_MASK         16U
  #define ESSI_1_STXCR_PM5_MASK         32U
  #define ESSI_1_STXCR_PM6_MASK         64U
  #define ESSI_1_STXCR_PM7_MASK         128U
  #define ESSI_1_STXCR_DC0_MASK         256U
  #define ESSI_1_STXCR_DC1_MASK         512U
  #define ESSI_1_STXCR_DC2_MASK         1024U
  #define ESSI_1_STXCR_DC3_MASK         2048U
  #define ESSI_1_STXCR_DC4_MASK         4096U
  #define ESSI_1_STXCR_WL0_MASK         8192U
  #define ESSI_1_STXCR_WL1_MASK         16384U
  #define ESSI_1_STXCR_PSR_MASK         32768U
  #define ESSI_1_STXCR_PM_MASK          255U
  #define ESSI_1_STXCR_PM_BITNUM        0U
  #define ESSI_1_STXCR_DC_MASK          7936U
  #define ESSI_1_STXCR_DC_BITNUM        8U
  #define ESSI_1_STXCR_WL_MASK          24576U
  #define ESSI_1_STXCR_WL_BITNUM        13U
  #define ESSI_1_STXCR                  (*((volatile word *)0x001FFE08))


  /*** ESSI_1_SRXCR - ESSI 1 Receive Control Register; 0x001FFE09 ***/
  union {
    word Word;
  } ESSI_1_SRXCR_STR;
  
  #define ESSI_1_SRXCR_PM0_MASK         1U
  #define ESSI_1_SRXCR_PM1_MASK         2U
  #define ESSI_1_SRXCR_PM2_MASK         4U
  #define ESSI_1_SRXCR_PM3_MASK         8U
  #define ESSI_1_SRXCR_PM4_MASK         16U
  #define ESSI_1_SRXCR_PM5_MASK         32U
  #define ESSI_1_SRXCR_PM6_MASK         64U
  #define ESSI_1_SRXCR_PM7_MASK         128U
  #define ESSI_1_SRXCR_DC0_MASK         256U
  #define ESSI_1_SRXCR_DC1_MASK         512U
  #define ESSI_1_SRXCR_DC2_MASK         1024U
  #define ESSI_1_SRXCR_DC3_MASK         2048U
  #define ESSI_1_SRXCR_DC4_MASK         4096U
  #define ESSI_1_SRXCR_WL0_MASK         8192U
  #define ESSI_1_SRXCR_WL1_MASK         16384U
  #define ESSI_1_SRXCR_PSR_MASK         32768U
  #define ESSI_1_SRXCR_PM_MASK          255U
  #define ESSI_1_SRXCR_PM_BITNUM        0U
  #define ESSI_1_SRXCR_DC_MASK          7936U
  #define ESSI_1_SRXCR_DC_BITNUM        8U
  #define ESSI_1_SRXCR_WL_MASK          24576U
  #define ESSI_1_SRXCR_WL_BITNUM        13U
  #define ESSI_1_SRXCR                  (*((volatile word *)0x001FFE09))


  /*** ESSI_1_STSR - ESSI 1 Time Slot Register; 0x001FFE0A ***/
  union {
    word Word;
  } ESSI_1_STSR_STR;
  
  #define ESSI_1_STSR_STSR0_MASK        1U
  #define ESSI_1_STSR_STSR1_MASK        2U
  #define ESSI_1_STSR_STSR2_MASK        4U
  #define ESSI_1_STSR_STSR3_MASK        8U
  #define ESSI_1_STSR_STSR4_MASK        16U
  #define ESSI_1_STSR_STSR5_MASK        32U
  #define ESSI_1_STSR_STSR6_MASK        64U
  #define ESSI_1_STSR_STSR7_MASK        128U
  #define ESSI_1_STSR_STSR8_MASK        256U
  #define ESSI_1_STSR_STSR9_MASK        512U
  #define ESSI_1_STSR_STSR10_MASK       1024U
  #define ESSI_1_STSR_STSR11_MASK       2048U
  #define ESSI_1_STSR_STSR12_MASK       4096U
  #define ESSI_1_STSR_STSR13_MASK       8192U
  #define ESSI_1_STSR_STSR14_MASK       16384U
  #define ESSI_1_STSR_STSR15_MASK       32768U
  #define ESSI_1_STSR                   (*((volatile word *)0x001FFE0A))


  /*** ESSI_1_SFCSR - ESSI 1 FIFO Control/Status Register; 0x001FFE0B ***/
  union {
    word Word;
  } ESSI_1_SFCSR_STR;
  
  #define ESSI_1_SFCSR_TFWM0_MASK       1U
  #define ESSI_1_SFCSR_TFWM1_MASK       2U
  #define ESSI_1_SFCSR_TFWM2_MASK       4U
  #define ESSI_1_SFCSR_TFWM3_MASK       8U
  #define ESSI_1_SFCSR_RFWM0_MASK       16U
  #define ESSI_1_SFCSR_RFWM1_MASK       32U
  #define ESSI_1_SFCSR_RFWM2_MASK       64U
  #define ESSI_1_SFCSR_RFWM3_MASK       128U
  #define ESSI_1_SFCSR_TFCNT0_MASK      256U
  #define ESSI_1_SFCSR_TFCNT1_MASK      512U
  #define ESSI_1_SFCSR_TFCNT2_MASK      1024U
  #define ESSI_1_SFCSR_TFCNT3_MASK      2048U
  #define ESSI_1_SFCSR_RFCNT0_MASK      4096U
  #define ESSI_1_SFCSR_RFCNT1_MASK      8192U
  #define ESSI_1_SFCSR_RFCNT2_MASK      16384U
  #define ESSI_1_SFCSR_RFCNT3_MASK      32768U
  #define ESSI_1_SFCSR_TFWM_MASK        15U
  #define ESSI_1_SFCSR_TFWM_BITNUM      0U
  #define ESSI_1_SFCSR_RFWM_MASK        240U
  #define ESSI_1_SFCSR_RFWM_BITNUM      4U
  #define ESSI_1_SFCSR_TFCNT_MASK       3840U
  #define ESSI_1_SFCSR_TFCNT_BITNUM     8U
  #define ESSI_1_SFCSR_RFCNT_MASK       61440U
  #define ESSI_1_SFCSR_RFCNT_BITNUM     12U
  #define ESSI_1_SFCSR                  (*((volatile word *)0x001FFE0B))


  /*** ESSI_1_TSMA - ESSI 1 Transmit Slot Mask Register; 0x001FFE0C ***/
  union {
    word Word;
  } ESSI_1_TSMA_STR;
  
  #define ESSI_1_TSMA_TSMA0_MASK        1U
  #define ESSI_1_TSMA_TSMA1_MASK        2U
  #define ESSI_1_TSMA_TSMA2_MASK        4U
  #define ESSI_1_TSMA_TSMA3_MASK        8U
  #define ESSI_1_TSMA_TSMA4_MASK        16U
  #define ESSI_1_TSMA_TSMA5_MASK        32U
  #define ESSI_1_TSMA_TSMA6_MASK        64U
  #define ESSI_1_TSMA_TSMA7_MASK        128U
  #define ESSI_1_TSMA_TSMA8_MASK        256U
  #define ESSI_1_TSMA_TSMA9_MASK        512U
  #define ESSI_1_TSMA_TSMA10_MASK       1024U
  #define ESSI_1_TSMA_TSMA11_MASK       2048U
  #define ESSI_1_TSMA_TSMA12_MASK       4096U
  #define ESSI_1_TSMA_TSMA13_MASK       8192U
  #define ESSI_1_TSMA_TSMA14_MASK       16384U
  #define ESSI_1_TSMA_TSMA15_MASK       32768U
  #define ESSI_1_TSMA                   (*((volatile word *)0x001FFE0C))


  /*** ESSI_1_TSMB - ESSI 1 Transmit Slot Mask Register; 0x001FFE0D ***/
  union {
    word Word;
  } ESSI_1_TSMB_STR;
  
  #define ESSI_1_TSMB_TSMB0_MASK        1U
  #define ESSI_1_TSMB_TSMB1_MASK        2U
  #define ESSI_1_TSMB_TSMB2_MASK        4U
  #define ESSI_1_TSMB_TSMB3_MASK        8U
  #define ESSI_1_TSMB_TSMB4_MASK        16U
  #define ESSI_1_TSMB_TSMB5_MASK        32U
  #define ESSI_1_TSMB_TSMB6_MASK        64U
  #define ESSI_1_TSMB_TSMB7_MASK        128U
  #define ESSI_1_TSMB_TSMB8_MASK        256U
  #define ESSI_1_TSMB_TSMB9_MASK        512U
  #define ESSI_1_TSMB_TSMB10_MASK       1024U
  #define ESSI_1_TSMB_TSMB11_MASK       2048U
  #define ESSI_1_TSMB_TSMB12_MASK       4096U
  #define ESSI_1_TSMB_TSMB13_MASK       8192U
  #define ESSI_1_TSMB_TSMB14_MASK       16384U
  #define ESSI_1_TSMB_TSMB15_MASK       32768U
  #define ESSI_1_TSMB                   (*((volatile word *)0x001FFE0D))


  /*** ESSI_1_RSMA - ESSI 1 Receive Slot Mask Register; 0x001FFE0E ***/
  union {
    word Word;
  } ESSI_1_RSMA_STR;
  
  #define ESSI_1_RSMA_RSMA0_MASK        1U
  #define ESSI_1_RSMA_RSMA1_MASK        2U
  #define ESSI_1_RSMA_RSMA2_MASK        4U
  #define ESSI_1_RSMA_RSMA3_MASK        8U
  #define ESSI_1_RSMA_RSMA4_MASK        16U
  #define ESSI_1_RSMA_RSMA5_MASK        32U
  #define ESSI_1_RSMA_RSMA6_MASK        64U
  #define ESSI_1_RSMA_RSMA7_MASK        128U
  #define ESSI_1_RSMA_RSMA8_MASK        256U
  #define ESSI_1_RSMA_RSMA9_MASK        512U
  #define ESSI_1_RSMA_RSMA10_MASK       1024U
  #define ESSI_1_RSMA_RSMA11_MASK       2048U
  #define ESSI_1_RSMA_RSMA12_MASK       4096U
  #define ESSI_1_RSMA_RSMA13_MASK       8192U
  #define ESSI_1_RSMA_RSMA14_MASK       16384U
  #define ESSI_1_RSMA_RSMA15_MASK       32768U
  #define ESSI_1_RSMA                   (*((volatile word *)0x001FFE0E))


  /*** ESSI_1_RSMB - ESSI 1 Receive Slot Mask Register; 0x001FFE0F ***/
  union {
    word Word;
  } ESSI_1_RSMB_STR;
  
  #define ESSI_1_RSMB_RSMB0_MASK        1U
  #define ESSI_1_RSMB_RSMB1_MASK        2U
  #define ESSI_1_RSMB_RSMB2_MASK        4U
  #define ESSI_1_RSMB_RSMB3_MASK        8U
  #define ESSI_1_RSMB_RSMB4_MASK        16U
  #define ESSI_1_RSMB_RSMB5_MASK        32U
  #define ESSI_1_RSMB_RSMB6_MASK        64U
  #define ESSI_1_RSMB_RSMB7_MASK        128U
  #define ESSI_1_RSMB_RSMB8_MASK        256U
  #define ESSI_1_RSMB_RSMB9_MASK        512U
  #define ESSI_1_RSMB_RSMB10_MASK       1024U
  #define ESSI_1_RSMB_RSMB11_MASK       2048U
  #define ESSI_1_RSMB_RSMB12_MASK       4096U
  #define ESSI_1_RSMB_RSMB13_MASK       8192U
  #define ESSI_1_RSMB_RSMB14_MASK       16384U
  #define ESSI_1_RSMB_RSMB15_MASK       32768U
  #define ESSI_1_RSMB                   (*((volatile word *)0x001FFE0F))


  word Reserved0[16];                  /* Reserved (unused) registers */

} ESSI1_PRPH;

/******************************************
*** Peripheral ESSI0
*******************************************/
typedef volatile struct {
  /*** ESSI_0_STX0 - ESSI 0 Transmit Data Register 0; 0x001FFE20 ***/
  union {
    word Word;
  } ESSI_0_STX0_STR;
  
  #define ESSI_0_STX0                   (*((volatile word *)0x001FFE20))


  /*** ESSI_0_STX1 - ESSI 0 Transmit Data Register 1; 0x001FFE21 ***/
  union {
    word Word;
  } ESSI_0_STX1_STR;
  
  #define ESSI_0_STX1_DATA0_MASK        1U
  #define ESSI_0_STX1_DATA1_MASK        2U
  #define ESSI_0_STX1_DATA2_MASK        4U
  #define ESSI_0_STX1_DATA3_MASK        8U
  #define ESSI_0_STX1_DATA4_MASK        16U
  #define ESSI_0_STX1_DATA5_MASK        32U
  #define ESSI_0_STX1_DATA6_MASK        64U
  #define ESSI_0_STX1_DATA7_MASK        128U
  #define ESSI_0_STX1_DATA8_MASK        256U
  #define ESSI_0_STX1_DATA9_MASK        512U
  #define ESSI_0_STX1_DATA10_MASK       1024U
  #define ESSI_0_STX1_DATA11_MASK       2048U
  #define ESSI_0_STX1_DATA12_MASK       4096U
  #define ESSI_0_STX1_DATA13_MASK       8192U
  #define ESSI_0_STX1_DATA14_MASK       16384U
  #define ESSI_0_STX1_DATA15_MASK       32768U
  #define ESSI_0_STX1                   (*((volatile word *)0x001FFE21))


  /*** ESSI_0_STX2 - ESSI 0 Transmit Data Register 2; 0x001FFE22 ***/
  union {
    word Word;
  } ESSI_0_STX2_STR;
  
  #define ESSI_0_STX2_DATA0_MASK        1U
  #define ESSI_0_STX2_DATA1_MASK        2U
  #define ESSI_0_STX2_DATA2_MASK        4U
  #define ESSI_0_STX2_DATA3_MASK        8U
  #define ESSI_0_STX2_DATA4_MASK        16U
  #define ESSI_0_STX2_DATA5_MASK        32U
  #define ESSI_0_STX2_DATA6_MASK        64U
  #define ESSI_0_STX2_DATA7_MASK        128U
  #define ESSI_0_STX2_DATA8_MASK        256U
  #define ESSI_0_STX2_DATA9_MASK        512U
  #define ESSI_0_STX2_DATA10_MASK       1024U
  #define ESSI_0_STX2_DATA11_MASK       2048U
  #define ESSI_0_STX2_DATA12_MASK       4096U
  #define ESSI_0_STX2_DATA13_MASK       8192U
  #define ESSI_0_STX2_DATA14_MASK       16384U
  #define ESSI_0_STX2_DATA15_MASK       32768U
  #define ESSI_0_STX2                   (*((volatile word *)0x001FFE22))


  /*** ESSI_0_SRX - ESSI 0 Receive Data Register; 0x001FFE23 ***/
  union {
    word Word;
  } ESSI_0_SRX_STR;
  
  #define ESSI_0_SRX_LOW_BYTE0_MASK     1U
  #define ESSI_0_SRX_LOW_BYTE1_MASK     2U
  #define ESSI_0_SRX_LOW_BYTE2_MASK     4U
  #define ESSI_0_SRX_LOW_BYTE3_MASK     8U
  #define ESSI_0_SRX_LOW_BYTE4_MASK     16U
  #define ESSI_0_SRX_LOW_BYTE5_MASK     32U
  #define ESSI_0_SRX_LOW_BYTE6_MASK     64U
  #define ESSI_0_SRX_LOW_BYTE7_MASK     128U
  #define ESSI_0_SRX_HIGH_BYTE0_MASK    256U
  #define ESSI_0_SRX_HIGH_BYTE1_MASK    512U
  #define ESSI_0_SRX_HIGH_BYTE2_MASK    1024U
  #define ESSI_0_SRX_HIGH_BYTE3_MASK    2048U
  #define ESSI_0_SRX_HIGH_BYTE4_MASK    4096U
  #define ESSI_0_SRX_HIGH_BYTE5_MASK    8192U
  #define ESSI_0_SRX_HIGH_BYTE6_MASK    16384U
  #define ESSI_0_SRX_HIGH_BYTE7_MASK    32768U
  #define ESSI_0_SRX_LOW_BYTE_MASK      255U
  #define ESSI_0_SRX_LOW_BYTE_BITNUM    0U
  #define ESSI_0_SRX_HIGH_BYTE_MASK     65280U
  #define ESSI_0_SRX_HIGH_BYTE_BITNUM   8U
  #define ESSI_0_SRX                    (*((volatile word *)0x001FFE23))


  /*** ESSI_0_SSR - ESSI 0 Status Register; 0x001FFE24 ***/
  union {
    word Word;
  } ESSI_0_SSR_STR;
  
  #define ESSI_0_SSR_TFE_MASK           1U
  #define ESSI_0_SSR_RFF_MASK           2U
  #define ESSI_0_SSR_RFS_MASK           4U
  #define ESSI_0_SSR_TFS_MASK           8U
  #define ESSI_0_SSR_TUE_MASK           16U
  #define ESSI_0_SSR_ROE_MASK           32U
  #define ESSI_0_SSR_TDE_MASK           64U
  #define ESSI_0_SSR_RDR_MASK           128U
  #define ESSI_0_SSR_TF2ERR_MASK        256U
  #define ESSI_0_SSR_TF1ERR_MASK        512U
  #define ESSI_0_SSR_RLS_MASK           1024U
  #define ESSI_0_SSR_TLS_MASK           2048U
  #define ESSI_0_SSR_TFF_MASK           4096U
  #define ESSI_0_SSR_IF0_MASK           16384U
  #define ESSI_0_SSR_IF1_MASK           32768U
  #define ESSI_0_SSR_IF_MASK            49152U
  #define ESSI_0_SSR_IF_BITNUM          14U
  #define ESSI_0_SSR                    (*((volatile word *)0x001FFE24))


  /*** ESSI_0_SCR2 - ESSI 0 Control Register 2; 0x001FFE25 ***/
  union {
    word Word;
  } ESSI_0_SCR2_STR;
  
  #define ESSI_0_SCR2_TEFS_MASK         1U
  #define ESSI_0_SCR2_TFSL_MASK         2U
  #define ESSI_0_SCR2_TFSI_MASK         4U
  #define ESSI_0_SCR2_NET_MASK          8U
  #define ESSI_0_SCR2_ESSIEN_MASK       16U
  #define ESSI_0_SCR2_TSCKP_MASK        32U
  #define ESSI_0_SCR2_TSHFD_MASK        64U
  #define ESSI_0_SCR2_SYN_MASK          128U
  #define ESSI_0_SCR2_TE2_MASK          1024U
  #define ESSI_0_SCR2_TE1_MASK          2048U
  #define ESSI_0_SCR2_TE0_MASK          4096U
  #define ESSI_0_SCR2_RE_MASK           8192U
  #define ESSI_0_SCR2_TIE_MASK          16384U
  #define ESSI_0_SCR2_RIE_MASK          32768U
  #define ESSI_0_SCR2                   (*((volatile word *)0x001FFE25))


  /*** ESSI_0_SCR3 - ESSI 0 Control Register 3; 0x001FFE26 ***/
  union {
    word Word;
  } ESSI_0_SCR3_STR;
  
  #define ESSI_0_SCR3_TLIE_MASK         1U
  #define ESSI_0_SCR3_RLIE_MASK         2U
  #define ESSI_0_SCR3_SYNRST_MASK       4U
  #define ESSI_0_SCR3_INIT_MASK         32U
  #define ESSI_0_SCR3_TFEN_MASK         64U
  #define ESSI_0_SCR3_RFEN_MASK         128U
  #define ESSI_0_SCR3_REFS_MASK         256U
  #define ESSI_0_SCR3_RFSL_MASK         512U
  #define ESSI_0_SCR3_RFSI_MASK         1024U
  #define ESSI_0_SCR3_TDMAE_MASK        2048U
  #define ESSI_0_SCR3_RDMAE_MASK        4096U
  #define ESSI_0_SCR3_RSCKP_MASK        8192U
  #define ESSI_0_SCR3_RSHFD_MASK        16384U
  #define ESSI_0_SCR3_DIV4DIS_MASK      32768U
  #define ESSI_0_SCR3                   (*((volatile word *)0x001FFE26))


  /*** ESSI_0_SCR4 - ESSI 0 Control Register 4; 0x001FFE27 ***/
  union {
    word Word;
  } ESSI_0_SCR4_STR;
  
  #define ESSI_0_SCR4_OF0_MASK          1U
  #define ESSI_0_SCR4_OF1_MASK          2U
  #define ESSI_0_SCR4_SCD0_MASK         4U
  #define ESSI_0_SCR4_SCD1_MASK         8U
  #define ESSI_0_SCR4_SCD2_MASK         16U
  #define ESSI_0_SCR4_SCKD_MASK         32U
  #define ESSI_0_SCR4_SSC1_MASK         64U
  #define ESSI_0_SCR4_TXSF2_MASK        256U
  #define ESSI_0_SCR4_TXSF1_MASK        512U
  #define ESSI_0_SCR4_TXSF0_MASK        1024U
  #define ESSI_0_SCR4_OF_MASK           3U
  #define ESSI_0_SCR4_OF_BITNUM         0U
  #define ESSI_0_SCR4_SCD_MASK          28U
  #define ESSI_0_SCR4_SCD_BITNUM        2U
  #define ESSI_0_SCR4                   (*((volatile word *)0x001FFE27))


  /*** ESSI_0_STXCR - ESSI 0 Transmit Control Register; 0x001FFE28 ***/
  union {
    word Word;
  } ESSI_0_STXCR_STR;
  
  #define ESSI_0_STXCR_PM0_MASK         1U
  #define ESSI_0_STXCR_PM1_MASK         2U
  #define ESSI_0_STXCR_PM2_MASK         4U
  #define ESSI_0_STXCR_PM3_MASK         8U
  #define ESSI_0_STXCR_PM4_MASK         16U
  #define ESSI_0_STXCR_PM5_MASK         32U
  #define ESSI_0_STXCR_PM6_MASK         64U
  #define ESSI_0_STXCR_PM7_MASK         128U
  #define ESSI_0_STXCR_DC0_MASK         256U
  #define ESSI_0_STXCR_DC1_MASK         512U
  #define ESSI_0_STXCR_DC2_MASK         1024U
  #define ESSI_0_STXCR_DC3_MASK         2048U
  #define ESSI_0_STXCR_DC4_MASK         4096U
  #define ESSI_0_STXCR_WL0_MASK         8192U
  #define ESSI_0_STXCR_WL1_MASK         16384U
  #define ESSI_0_STXCR_PSR_MASK         32768U
  #define ESSI_0_STXCR_PM_MASK          255U
  #define ESSI_0_STXCR_PM_BITNUM        0U
  #define ESSI_0_STXCR_DC_MASK          7936U
  #define ESSI_0_STXCR_DC_BITNUM        8U
  #define ESSI_0_STXCR_WL_MASK          24576U
  #define ESSI_0_STXCR_WL_BITNUM        13U
  #define ESSI_0_STXCR                  (*((volatile word *)0x001FFE28))


  /*** ESSI_0_SRXCR - ESSI 0 Receive Control Register; 0x001FFE29 ***/
  union {
    word Word;
  } ESSI_0_SRXCR_STR;
  
  #define ESSI_0_SRXCR_PM0_MASK         1U
  #define ESSI_0_SRXCR_PM1_MASK         2U
  #define ESSI_0_SRXCR_PM2_MASK         4U
  #define ESSI_0_SRXCR_PM3_MASK         8U
  #define ESSI_0_SRXCR_PM4_MASK         16U
  #define ESSI_0_SRXCR_PM5_MASK         32U
  #define ESSI_0_SRXCR_PM6_MASK         64U
  #define ESSI_0_SRXCR_PM7_MASK         128U
  #define ESSI_0_SRXCR_DC0_MASK         256U
  #define ESSI_0_SRXCR_DC1_MASK         512U
  #define ESSI_0_SRXCR_DC2_MASK         1024U
  #define ESSI_0_SRXCR_DC3_MASK         2048U
  #define ESSI_0_SRXCR_DC4_MASK         4096U
  #define ESSI_0_SRXCR_WL0_MASK         8192U
  #define ESSI_0_SRXCR_WL1_MASK         16384U
  #define ESSI_0_SRXCR_PSR_MASK         32768U
  #define ESSI_0_SRXCR_PM_MASK          255U
  #define ESSI_0_SRXCR_PM_BITNUM        0U
  #define ESSI_0_SRXCR_DC_MASK          7936U
  #define ESSI_0_SRXCR_DC_BITNUM        8U
  #define ESSI_0_SRXCR_WL_MASK          24576U
  #define ESSI_0_SRXCR_WL_BITNUM        13U
  #define ESSI_0_SRXCR                  (*((volatile word *)0x001FFE29))


  /*** ESSI_0_STSR - ESSI 0 Time Slot Register; 0x001FFE2A ***/
  union {
    word Word;
  } ESSI_0_STSR_STR;
  
  #define ESSI_0_STSR_STSR0_MASK        1U
  #define ESSI_0_STSR_STSR1_MASK        2U
  #define ESSI_0_STSR_STSR2_MASK        4U
  #define ESSI_0_STSR_STSR3_MASK        8U
  #define ESSI_0_STSR_STSR4_MASK        16U
  #define ESSI_0_STSR_STSR5_MASK        32U
  #define ESSI_0_STSR_STSR6_MASK        64U
  #define ESSI_0_STSR_STSR7_MASK        128U
  #define ESSI_0_STSR_STSR8_MASK        256U
  #define ESSI_0_STSR_STSR9_MASK        512U
  #define ESSI_0_STSR_STSR10_MASK       1024U
  #define ESSI_0_STSR_STSR11_MASK       2048U
  #define ESSI_0_STSR_STSR12_MASK       4096U
  #define ESSI_0_STSR_STSR13_MASK       8192U
  #define ESSI_0_STSR_STSR14_MASK       16384U
  #define ESSI_0_STSR_STSR15_MASK       32768U
  #define ESSI_0_STSR                   (*((volatile word *)0x001FFE2A))


  /*** ESSI_0_SFCSR - ESSI 0 FIFO Control/Status Register; 0x001FFE2B ***/
  union {
    word Word;
  } ESSI_0_SFCSR_STR;
  
  #define ESSI_0_SFCSR_TFWM0_MASK       1U
  #define ESSI_0_SFCSR_TFWM1_MASK       2U
  #define ESSI_0_SFCSR_TFWM2_MASK       4U
  #define ESSI_0_SFCSR_TFWM3_MASK       8U
  #define ESSI_0_SFCSR_RFWM0_MASK       16U
  #define ESSI_0_SFCSR_RFWM1_MASK       32U
  #define ESSI_0_SFCSR_RFWM2_MASK       64U
  #define ESSI_0_SFCSR_RFWM3_MASK       128U
  #define ESSI_0_SFCSR_TFCNT0_MASK      256U
  #define ESSI_0_SFCSR_TFCNT1_MASK      512U
  #define ESSI_0_SFCSR_TFCNT2_MASK      1024U
  #define ESSI_0_SFCSR_TFCNT3_MASK      2048U
  #define ESSI_0_SFCSR_RFCNT0_MASK      4096U
  #define ESSI_0_SFCSR_RFCNT1_MASK      8192U
  #define ESSI_0_SFCSR_RFCNT2_MASK      16384U
  #define ESSI_0_SFCSR_RFCNT3_MASK      32768U
  #define ESSI_0_SFCSR_TFWM_MASK        15U
  #define ESSI_0_SFCSR_TFWM_BITNUM      0U
  #define ESSI_0_SFCSR_RFWM_MASK        240U
  #define ESSI_0_SFCSR_RFWM_BITNUM      4U
  #define ESSI_0_SFCSR_TFCNT_MASK       3840U
  #define ESSI_0_SFCSR_TFCNT_BITNUM     8U
  #define ESSI_0_SFCSR_RFCNT_MASK       61440U
  #define ESSI_0_SFCSR_RFCNT_BITNUM     12U
  #define ESSI_0_SFCSR                  (*((volatile word *)0x001FFE2B))


  /*** ESSI_0_TSMA - ESSI 0 Transmit Slot Mask Register; 0x001FFE2C ***/
  union {
    word Word;
  } ESSI_0_TSMA_STR;
  
  #define ESSI_0_TSMA_TSMA0_MASK        1U
  #define ESSI_0_TSMA_TSMA1_MASK        2U
  #define ESSI_0_TSMA_TSMA2_MASK        4U
  #define ESSI_0_TSMA_TSMA3_MASK        8U
  #define ESSI_0_TSMA_TSMA4_MASK        16U
  #define ESSI_0_TSMA_TSMA5_MASK        32U
  #define ESSI_0_TSMA_TSMA6_MASK        64U
  #define ESSI_0_TSMA_TSMA7_MASK        128U
  #define ESSI_0_TSMA_TSMA8_MASK        256U
  #define ESSI_0_TSMA_TSMA9_MASK        512U
  #define ESSI_0_TSMA_TSMA10_MASK       1024U
  #define ESSI_0_TSMA_TSMA11_MASK       2048U
  #define ESSI_0_TSMA_TSMA12_MASK       4096U
  #define ESSI_0_TSMA_TSMA13_MASK       8192U
  #define ESSI_0_TSMA_TSMA14_MASK       16384U
  #define ESSI_0_TSMA_TSMA15_MASK       32768U
  #define ESSI_0_TSMA                   (*((volatile word *)0x001FFE2C))


  /*** ESSI_0_TSMB - ESSI 0 Transmit Slot Mask Register; 0x001FFE2D ***/
  union {
    word Word;
  } ESSI_0_TSMB_STR;
  
  #define ESSI_0_TSMB_TSMB0_MASK        1U
  #define ESSI_0_TSMB_TSMB1_MASK        2U
  #define ESSI_0_TSMB_TSMB2_MASK        4U
  #define ESSI_0_TSMB_TSMB3_MASK        8U
  #define ESSI_0_TSMB_TSMB4_MASK        16U
  #define ESSI_0_TSMB_TSMB5_MASK        32U
  #define ESSI_0_TSMB_TSMB6_MASK        64U
  #define ESSI_0_TSMB_TSMB7_MASK        128U
  #define ESSI_0_TSMB_TSMB8_MASK        256U
  #define ESSI_0_TSMB_TSMB9_MASK        512U
  #define ESSI_0_TSMB_TSMB10_MASK       1024U
  #define ESSI_0_TSMB_TSMB11_MASK       2048U
  #define ESSI_0_TSMB_TSMB12_MASK       4096U
  #define ESSI_0_TSMB_TSMB13_MASK       8192U
  #define ESSI_0_TSMB_TSMB14_MASK       16384U
  #define ESSI_0_TSMB_TSMB15_MASK       32768U
  #define ESSI_0_TSMB                   (*((volatile word *)0x001FFE2D))


  /*** ESSI_0_RSMA - ESSI 0 Receive Slot Mask Register; 0x001FFE2E ***/
  union {
    word Word;
  } ESSI_0_RSMA_STR;
  
  #define ESSI_0_RSMA_RSMA0_MASK        1U
  #define ESSI_0_RSMA_RSMA1_MASK        2U
  #define ESSI_0_RSMA_RSMA2_MASK        4U
  #define ESSI_0_RSMA_RSMA3_MASK        8U
  #define ESSI_0_RSMA_RSMA4_MASK        16U
  #define ESSI_0_RSMA_RSMA5_MASK        32U
  #define ESSI_0_RSMA_RSMA6_MASK        64U
  #define ESSI_0_RSMA_RSMA7_MASK        128U
  #define ESSI_0_RSMA_RSMA8_MASK        256U
  #define ESSI_0_RSMA_RSMA9_MASK        512U
  #define ESSI_0_RSMA_RSMA10_MASK       1024U
  #define ESSI_0_RSMA_RSMA11_MASK       2048U
  #define ESSI_0_RSMA_RSMA12_MASK       4096U
  #define ESSI_0_RSMA_RSMA13_MASK       8192U
  #define ESSI_0_RSMA_RSMA14_MASK       16384U
  #define ESSI_0_RSMA_RSMA15_MASK       32768U
  #define ESSI_0_RSMA                   (*((volatile word *)0x001FFE2E))


  /*** ESSI_0_RSMB - ESSI 0 Receive Slot Mask Register; 0x001FFE2F ***/
  union {
    word Word;
  } ESSI_0_RSMB_STR;
  
  #define ESSI_0_RSMB_RSMB0_MASK        1U
  #define ESSI_0_RSMB_RSMB1_MASK        2U
  #define ESSI_0_RSMB_RSMB2_MASK        4U
  #define ESSI_0_RSMB_RSMB3_MASK        8U
  #define ESSI_0_RSMB_RSMB4_MASK        16U
  #define ESSI_0_RSMB_RSMB5_MASK        32U
  #define ESSI_0_RSMB_RSMB6_MASK        64U
  #define ESSI_0_RSMB_RSMB7_MASK        128U
  #define ESSI_0_RSMB_RSMB8_MASK        256U
  #define ESSI_0_RSMB_RSMB9_MASK        512U
  #define ESSI_0_RSMB_RSMB10_MASK       1024U
  #define ESSI_0_RSMB_RSMB11_MASK       2048U
  #define ESSI_0_RSMB_RSMB12_MASK       4096U
  #define ESSI_0_RSMB_RSMB13_MASK       8192U
  #define ESSI_0_RSMB_RSMB14_MASK       16384U
  #define ESSI_0_RSMB_RSMB15_MASK       32768U
  #define ESSI_0_RSMB                   (*((volatile word *)0x001FFE2F))


  word Reserved0[16];                  /* Reserved (unused) registers */

} ESSI0_PRPH;

/******************************************
*** Peripheral EMI
*******************************************/
typedef volatile struct {
  /*** CSBAR0 - Chip Select Base Address Register 0; 0x001FFE40 ***/
  union {
    word Word;
  } CSBAR0_STR;
  
  #define CSBAR0_BLKSZ0_MASK            1U
  #define CSBAR0_BLKSZ1_MASK            2U
  #define CSBAR0_BLKSZ2_MASK            4U
  #define CSBAR0_BLKSZ3_MASK            8U
  #define CSBAR0_ADR12_MASK             16U
  #define CSBAR0_ADR13_MASK             32U
  #define CSBAR0_ADR14_MASK             64U
  #define CSBAR0_ADR15_MASK             128U
  #define CSBAR0_ADR16_MASK             256U
  #define CSBAR0_ADR17_MASK             512U
  #define CSBAR0_ADR18_MASK             1024U
  #define CSBAR0_ADR19_MASK             2048U
  #define CSBAR0_ADR20_MASK             4096U
  #define CSBAR0_ADR21_MASK             8192U
  #define CSBAR0_ADR22_MASK             16384U
  #define CSBAR0_ADR23_MASK             32768U
  #define CSBAR0_BLKSZ_MASK             15U
  #define CSBAR0_BLKSZ_BITNUM           0U
  #define CSBAR0_ADR_12_MASK            65520U
  #define CSBAR0_ADR_12_BITNUM          4U
  #define CSBAR0                        (*((volatile word *)0x001FFE40))


  /*** CSBAR1 - Chip Select Base Address Register 1; 0x001FFE41 ***/
  union {
    word Word;
  } CSBAR1_STR;
  
  #define CSBAR1_BLKSZ0_MASK            1U
  #define CSBAR1_BLKSZ1_MASK            2U
  #define CSBAR1_BLKSZ2_MASK            4U
  #define CSBAR1_BLKSZ3_MASK            8U
  #define CSBAR1_ADR12_MASK             16U
  #define CSBAR1_ADR13_MASK             32U
  #define CSBAR1_ADR14_MASK             64U
  #define CSBAR1_ADR15_MASK             128U
  #define CSBAR1_ADR16_MASK             256U
  #define CSBAR1_ADR17_MASK             512U
  #define CSBAR1_ADR18_MASK             1024U
  #define CSBAR1_ADR19_MASK             2048U
  #define CSBAR1_ADR20_MASK             4096U
  #define CSBAR1_ADR21_MASK             8192U
  #define CSBAR1_ADR22_MASK             16384U
  #define CSBAR1_ADR23_MASK             32768U
  #define CSBAR1_BLKSZ_MASK             15U
  #define CSBAR1_BLKSZ_BITNUM           0U
  #define CSBAR1_ADR_12_MASK            65520U
  #define CSBAR1_ADR_12_BITNUM          4U
  #define CSBAR1                        (*((volatile word *)0x001FFE41))


  /*** CSBAR2 - Chip Select Base Address Register 2; 0x001FFE42 ***/
  union {
    word Word;
  } CSBAR2_STR;
  
  #define CSBAR2_BLKSZ0_MASK            1U
  #define CSBAR2_BLKSZ1_MASK            2U
  #define CSBAR2_BLKSZ2_MASK            4U
  #define CSBAR2_BLKSZ3_MASK            8U
  #define CSBAR2_ADR12_MASK             16U
  #define CSBAR2_ADR13_MASK             32U
  #define CSBAR2_ADR14_MASK             64U
  #define CSBAR2_ADR15_MASK             128U
  #define CSBAR2_ADR16_MASK             256U
  #define CSBAR2_ADR17_MASK             512U
  #define CSBAR2_ADR18_MASK             1024U
  #define CSBAR2_ADR19_MASK             2048U
  #define CSBAR2_ADR20_MASK             4096U
  #define CSBAR2_ADR21_MASK             8192U
  #define CSBAR2_ADR22_MASK             16384U
  #define CSBAR2_ADR23_MASK             32768U
  #define CSBAR2_BLKSZ_MASK             15U
  #define CSBAR2_BLKSZ_BITNUM           0U
  #define CSBAR2_ADR_12_MASK            65520U
  #define CSBAR2_ADR_12_BITNUM          4U
  #define CSBAR2                        (*((volatile word *)0x001FFE42))


  /*** CSBAR3 - Chip Select Base Address Register 3; 0x001FFE43 ***/
  union {
    word Word;
  } CSBAR3_STR;
  
  #define CSBAR3_BLKSZ0_MASK            1U
  #define CSBAR3_BLKSZ1_MASK            2U
  #define CSBAR3_BLKSZ2_MASK            4U
  #define CSBAR3_BLKSZ3_MASK            8U
  #define CSBAR3_ADR12_MASK             16U
  #define CSBAR3_ADR13_MASK             32U
  #define CSBAR3_ADR14_MASK             64U
  #define CSBAR3_ADR15_MASK             128U
  #define CSBAR3_ADR16_MASK             256U
  #define CSBAR3_ADR17_MASK             512U
  #define CSBAR3_ADR18_MASK             1024U
  #define CSBAR3_ADR19_MASK             2048U
  #define CSBAR3_ADR20_MASK             4096U
  #define CSBAR3_ADR21_MASK             8192U
  #define CSBAR3_ADR22_MASK             16384U
  #define CSBAR3_ADR23_MASK             32768U
  #define CSBAR3_BLKSZ_MASK             15U
  #define CSBAR3_BLKSZ_BITNUM           0U
  #define CSBAR3_ADR_12_MASK            65520U
  #define CSBAR3_ADR_12_BITNUM          4U
  #define CSBAR3                        (*((volatile word *)0x001FFE43))


  word Reserved0[4];                   /* Reserved (unused) registers */
  
  /*** CSOR0 - Chip Select Option Register 0; 0x001FFE48 ***/
  union {
    word Word;
  } CSOR0_STR;
  
  #define CSOR0_WWS0_MASK               1U
  #define CSOR0_WWS1_MASK               2U
  #define CSOR0_WWS2_MASK               4U
  #define CSOR0_WWS3_MASK               8U
  #define CSOR0_WWS4_MASK               16U
  #define CSOR0_PS_DS0_MASK             32U
  #define CSOR0_PS_DS1_MASK             64U
  #define CSOR0_R_W0_MASK               128U
  #define CSOR0_R_W1_MASK               256U
  #define CSOR0_BYTE_EN0_MASK           512U
  #define CSOR0_BYTE_EN1_MASK           1024U
  #define CSOR0_RWS0_MASK               2048U
  #define CSOR0_RWS1_MASK               4096U
  #define CSOR0_RWS2_MASK               8192U
  #define CSOR0_RWS3_MASK               16384U
  #define CSOR0_RWS4_MASK               32768U
  #define CSOR0_WWS_MASK                31U
  #define CSOR0_WWS_BITNUM              0U
  #define CSOR0_PS_DS_MASK              96U
  #define CSOR0_PS_DS_BITNUM            5U
  #define CSOR0_R_W_MASK                384U
  #define CSOR0_R_W_BITNUM              7U
  #define CSOR0_BYTE_EN_MASK            1536U
  #define CSOR0_BYTE_EN_BITNUM          9U
  #define CSOR0_RWS_MASK                63488U
  #define CSOR0_RWS_BITNUM              11U
  #define CSOR0                         (*((volatile word *)0x001FFE48))


  /*** CSOR1 - Chip Select Option Register 1; 0x001FFE49 ***/
  union {
    word Word;
  } CSOR1_STR;
  
  #define CSOR1_WWS0_MASK               1U
  #define CSOR1_WWS1_MASK               2U
  #define CSOR1_WWS2_MASK               4U
  #define CSOR1_WWS3_MASK               8U
  #define CSOR1_WWS4_MASK               16U
  #define CSOR1_PS_DS0_MASK             32U
  #define CSOR1_PS_DS1_MASK             64U
  #define CSOR1_R_W0_MASK               128U
  #define CSOR1_R_W1_MASK               256U
  #define CSOR1_BYTE_EN0_MASK           512U
  #define CSOR1_BYTE_EN1_MASK           1024U
  #define CSOR1_RWS0_MASK               2048U
  #define CSOR1_RWS1_MASK               4096U
  #define CSOR1_RWS2_MASK               8192U
  #define CSOR1_RWS3_MASK               16384U
  #define CSOR1_RWS4_MASK               32768U
  #define CSOR1_WWS_MASK                31U
  #define CSOR1_WWS_BITNUM              0U
  #define CSOR1_PS_DS_MASK              96U
  #define CSOR1_PS_DS_BITNUM            5U
  #define CSOR1_R_W_MASK                384U
  #define CSOR1_R_W_BITNUM              7U
  #define CSOR1_BYTE_EN_MASK            1536U
  #define CSOR1_BYTE_EN_BITNUM          9U
  #define CSOR1_RWS_MASK                63488U
  #define CSOR1_RWS_BITNUM              11U
  #define CSOR1                         (*((volatile word *)0x001FFE49))


  /*** CSOR2 - Chip Select Option Register 2; 0x001FFE4A ***/
  union {
    word Word;
  } CSOR2_STR;
  
  #define CSOR2_WWS0_MASK               1U
  #define CSOR2_WWS1_MASK               2U
  #define CSOR2_WWS2_MASK               4U
  #define CSOR2_WWS3_MASK               8U
  #define CSOR2_WWS4_MASK               16U
  #define CSOR2_PS_DS0_MASK             32U
  #define CSOR2_PS_DS1_MASK             64U
  #define CSOR2_R_W0_MASK               128U
  #define CSOR2_R_W1_MASK               256U
  #define CSOR2_BYTE_EN0_MASK           512U
  #define CSOR2_BYTE_EN1_MASK           1024U
  #define CSOR2_RWS0_MASK               2048U
  #define CSOR2_RWS1_MASK               4096U
  #define CSOR2_RWS2_MASK               8192U
  #define CSOR2_RWS3_MASK               16384U
  #define CSOR2_RWS4_MASK               32768U
  #define CSOR2_WWS_MASK                31U
  #define CSOR2_WWS_BITNUM              0U
  #define CSOR2_PS_DS_MASK              96U
  #define CSOR2_PS_DS_BITNUM            5U
  #define CSOR2_R_W_MASK                384U
  #define CSOR2_R_W_BITNUM              7U
  #define CSOR2_BYTE_EN_MASK            1536U
  #define CSOR2_BYTE_EN_BITNUM          9U
  #define CSOR2_RWS_MASK                63488U
  #define CSOR2_RWS_BITNUM              11U
  #define CSOR2                         (*((volatile word *)0x001FFE4A))


  /*** CSOR3 - Chip Select Option Register 3; 0x001FFE4B ***/
  union {
    word Word;
  } CSOR3_STR;
  
  #define CSOR3_WWS0_MASK               1U
  #define CSOR3_WWS1_MASK               2U
  #define CSOR3_WWS2_MASK               4U
  #define CSOR3_WWS3_MASK               8U
  #define CSOR3_WWS4_MASK               16U
  #define CSOR3_PS_DS0_MASK             32U
  #define CSOR3_PS_DS1_MASK             64U
  #define CSOR3_R_W0_MASK               128U
  #define CSOR3_R_W1_MASK               256U
  #define CSOR3_BYTE_EN0_MASK           512U
  #define CSOR3_BYTE_EN1_MASK           1024U
  #define CSOR3_RWS0_MASK               2048U
  #define CSOR3_RWS1_MASK               4096U
  #define CSOR3_RWS2_MASK               8192U
  #define CSOR3_RWS3_MASK               16384U
  #define CSOR3_RWS4_MASK               32768U
  #define CSOR3_WWS_MASK                31U
  #define CSOR3_WWS_BITNUM              0U
  #define CSOR3_PS_DS_MASK              96U
  #define CSOR3_PS_DS_BITNUM            5U
  #define CSOR3_R_W_MASK                384U
  #define CSOR3_R_W_BITNUM              7U
  #define CSOR3_BYTE_EN_MASK            1536U
  #define CSOR3_BYTE_EN_BITNUM          9U
  #define CSOR3_RWS_MASK                63488U
  #define CSOR3_RWS_BITNUM              11U
  #define CSOR3                         (*((volatile word *)0x001FFE4B))


  word Reserved1[4];                   /* Reserved (unused) registers */
  
  /*** CSTC0 - Chip Select Timing Control Register 0; 0x001FFE50 ***/
  union {
    word Word;
  } CSTC0_STR;
  
  #define CSTC0_MDAR0_MASK              1U
  #define CSTC0_MDAR1_MASK              2U
  #define CSTC0_MDAR2_MASK              4U
  #define CSTC0_RWSH0_MASK              256U
  #define CSTC0_RWSH1_MASK              512U
  #define CSTC0_RWSS0_MASK              1024U
  #define CSTC0_RWSS1_MASK              2048U
  #define CSTC0_WWSH0_MASK              4096U
  #define CSTC0_WWSH1_MASK              8192U
  #define CSTC0_WWSS0_MASK              16384U
  #define CSTC0_WWSS1_MASK              32768U
  #define CSTC0_MDAR_MASK               7U
  #define CSTC0_MDAR_BITNUM             0U
  #define CSTC0_RWSH_MASK               768U
  #define CSTC0_RWSH_BITNUM             8U
  #define CSTC0_RWSS_MASK               3072U
  #define CSTC0_RWSS_BITNUM             10U
  #define CSTC0_WWSH_MASK               12288U
  #define CSTC0_WWSH_BITNUM             12U
  #define CSTC0_WWSS_MASK               49152U
  #define CSTC0_WWSS_BITNUM             14U
  #define CSTC0                         (*((volatile word *)0x001FFE50))


  /*** CSTC1 - Chip Select Timing Control Register 1; 0x001FFE51 ***/
  union {
    word Word;
  } CSTC1_STR;
  
  #define CSTC1_MDAR0_MASK              1U
  #define CSTC1_MDAR1_MASK              2U
  #define CSTC1_MDAR2_MASK              4U
  #define CSTC1_RWSH0_MASK              256U
  #define CSTC1_RWSH1_MASK              512U
  #define CSTC1_RWSS0_MASK              1024U
  #define CSTC1_RWSS1_MASK              2048U
  #define CSTC1_WWSH0_MASK              4096U
  #define CSTC1_WWSH1_MASK              8192U
  #define CSTC1_WWSS0_MASK              16384U
  #define CSTC1_WWSS1_MASK              32768U
  #define CSTC1_MDAR_MASK               7U
  #define CSTC1_MDAR_BITNUM             0U
  #define CSTC1_RWSH_MASK               768U
  #define CSTC1_RWSH_BITNUM             8U
  #define CSTC1_RWSS_MASK               3072U
  #define CSTC1_RWSS_BITNUM             10U
  #define CSTC1_WWSH_MASK               12288U
  #define CSTC1_WWSH_BITNUM             12U
  #define CSTC1_WWSS_MASK               49152U
  #define CSTC1_WWSS_BITNUM             14U
  #define CSTC1                         (*((volatile word *)0x001FFE51))


  /*** CSTC2 - Chip Select Timing Control Register 2; 0x001FFE52 ***/
  union {
    word Word;
  } CSTC2_STR;
  
  #define CSTC2_MDAR0_MASK              1U
  #define CSTC2_MDAR1_MASK              2U
  #define CSTC2_MDAR2_MASK              4U
  #define CSTC2_RWSH0_MASK              256U
  #define CSTC2_RWSH1_MASK              512U
  #define CSTC2_RWSS0_MASK              1024U
  #define CSTC2_RWSS1_MASK              2048U
  #define CSTC2_WWSH0_MASK              4096U
  #define CSTC2_WWSH1_MASK              8192U
  #define CSTC2_WWSS0_MASK              16384U
  #define CSTC2_WWSS1_MASK              32768U
  #define CSTC2_MDAR_MASK               7U
  #define CSTC2_MDAR_BITNUM             0U
  #define CSTC2_RWSH_MASK               768U
  #define CSTC2_RWSH_BITNUM             8U
  #define CSTC2_RWSS_MASK               3072U
  #define CSTC2_RWSS_BITNUM             10U
  #define CSTC2_WWSH_MASK               12288U
  #define CSTC2_WWSH_BITNUM             12U
  #define CSTC2_WWSS_MASK               49152U
  #define CSTC2_WWSS_BITNUM             14U
  #define CSTC2                         (*((volatile word *)0x001FFE52))


  /*** CSTC3 - Chip Select Timing Control Register 3; 0x001FFE53 ***/
  union {
    word Word;
  } CSTC3_STR;
  
  #define CSTC3_MDAR0_MASK              1U
  #define CSTC3_MDAR1_MASK              2U
  #define CSTC3_MDAR2_MASK              4U
  #define CSTC3_RWSH0_MASK              256U
  #define CSTC3_RWSH1_MASK              512U
  #define CSTC3_RWSS0_MASK              1024U
  #define CSTC3_RWSS1_MASK              2048U
  #define CSTC3_WWSH0_MASK              4096U
  #define CSTC3_WWSH1_MASK              8192U
  #define CSTC3_WWSS0_MASK              16384U
  #define CSTC3_WWSS1_MASK              32768U
  #define CSTC3_MDAR_MASK               7U
  #define CSTC3_MDAR_BITNUM             0U
  #define CSTC3_RWSH_MASK               768U
  #define CSTC3_RWSH_BITNUM             8U
  #define CSTC3_RWSS_MASK               3072U
  #define CSTC3_RWSS_BITNUM             10U
  #define CSTC3_WWSH_MASK               12288U
  #define CSTC3_WWSH_BITNUM             12U
  #define CSTC3_WWSS_MASK               49152U
  #define CSTC3_WWSS_BITNUM             14U
  #define CSTC3                         (*((volatile word *)0x001FFE53))


  word Reserved2[4];                   /* Reserved (unused) registers */
  
  /*** BCR - Bus Control Register; 0x001FFE58 ***/
  union {
    word Word;
  } BCR_STR;
  
  #define BCR_BRWS0_MASK                1U
  #define BCR_BRWS1_MASK                2U
  #define BCR_BRWS2_MASK                4U
  #define BCR_BRWS3_MASK                8U
  #define BCR_BRWS4_MASK                16U
  #define BCR_BWWS0_MASK                32U
  #define BCR_BWWS1_MASK                64U
  #define BCR_BWWS2_MASK                128U
  #define BCR_BWWS3_MASK                256U
  #define BCR_BWWS4_MASK                512U
  #define BCR_BMDAR0_MASK               4096U
  #define BCR_BMDAR1_MASK               8192U
  #define BCR_BMDAR2_MASK               16384U
  #define BCR_DRV_MASK                  32768U
  #define BCR_BRWS_MASK                 31U
  #define BCR_BRWS_BITNUM               0U
  #define BCR_BWWS_MASK                 992U
  #define BCR_BWWS_BITNUM               5U
  #define BCR_BMDAR_MASK                28672U
  #define BCR_BMDAR_BITNUM              12U
  #define BCR                           (*((volatile word *)0x001FFE58))


  word Reserved3[7];                   /* Reserved (unused) registers */

} EMI_PRPH;

/******************************************
*** Peripheral GPIOA
*******************************************/
typedef volatile struct {
  /*** GPIO_A_PER - Port A Peripheral Enable Register; 0x001FFE60 ***/
  union {
    word Word;
  } GPIO_A_PER_STR;
  
  #define GPIO_A_PER_PE0_MASK           1U
  #define GPIO_A_PER_PE1_MASK           2U
  #define GPIO_A_PER_PE2_MASK           4U
  #define GPIO_A_PER_PE3_MASK           8U
  #define GPIO_A_PER_PE_MASK            15U
  #define GPIO_A_PER_PE_BITNUM          0U
  #define GPIO_A_PER                    (*((volatile word *)0x001FFE60))


  /*** GPIO_A_DDR - Port A Direction Register; 0x001FFE61 ***/
  union {
    word Word;
  } GPIO_A_DDR_STR;
  
  #define GPIO_A_DDR_DD0_MASK           1U
  #define GPIO_A_DDR_DD1_MASK           2U
  #define GPIO_A_DDR_DD2_MASK           4U
  #define GPIO_A_DDR_DD3_MASK           8U
  #define GPIO_A_DDR_DD_MASK            15U
  #define GPIO_A_DDR_DD_BITNUM          0U
  #define GPIO_A_DDR                    (*((volatile word *)0x001FFE61))


  /*** GPIO_A_DR - Port A Data Register; 0x001FFE62 ***/
  union {
    word Word;
  } GPIO_A_DR_STR;
  
  #define GPIO_A_DR_D0_MASK             1U
  #define GPIO_A_DR_D1_MASK             2U
  #define GPIO_A_DR_D2_MASK             4U
  #define GPIO_A_DR_D3_MASK             8U
  #define GPIO_A_DR_D_MASK              15U
  #define GPIO_A_DR_D_BITNUM            0U
  #define GPIO_A_DR                     (*((volatile word *)0x001FFE62))


  /*** GPIO_A_PUR - Port A Pull-Up Enable Register; 0x001FFE63 ***/
  union {
    word Word;
  } GPIO_A_PUR_STR;
  
  #define GPIO_A_PUR_PU0_MASK           1U
  #define GPIO_A_PUR_PU1_MASK           2U
  #define GPIO_A_PUR_PU2_MASK           4U
  #define GPIO_A_PUR_PU3_MASK           8U
  #define GPIO_A_PUR_PU_MASK            15U
  #define GPIO_A_PUR_PU_BITNUM          0U
  #define GPIO_A_PUR                    (*((volatile word *)0x001FFE63))


} GPIOA_PRPH;

/******************************************
*** Peripheral GPIOB
*******************************************/
typedef volatile struct {
  /*** GPIO_B_PER - Port B Peripheral Enable Register; 0x001FFE64 ***/
  union {
    word Word;
  } GPIO_B_PER_STR;
  
  #define GPIO_B_PER_PE0_MASK           1U
  #define GPIO_B_PER_PE1_MASK           2U
  #define GPIO_B_PER_PE2_MASK           4U
  #define GPIO_B_PER_PE3_MASK           8U
  #define GPIO_B_PER_PE4_MASK           16U
  #define GPIO_B_PER_PE5_MASK           32U
  #define GPIO_B_PER_PE6_MASK           64U
  #define GPIO_B_PER_PE7_MASK           128U
  #define GPIO_B_PER_PE8_MASK           256U
  #define GPIO_B_PER_PE9_MASK           512U
  #define GPIO_B_PER_PE10_MASK          1024U
  #define GPIO_B_PER_PE11_MASK          2048U
  #define GPIO_B_PER_PE12_MASK          4096U
  #define GPIO_B_PER_PE13_MASK          8192U
  #define GPIO_B_PER_PE14_MASK          16384U
  #define GPIO_B_PER_PE15_MASK          32768U
  #define GPIO_B_PER                    (*((volatile word *)0x001FFE64))


  /*** GPIO_B_DDR - Port B Direction Register; 0x001FFE65 ***/
  union {
    word Word;
  } GPIO_B_DDR_STR;
  
  #define GPIO_B_DDR_DD0_MASK           1U
  #define GPIO_B_DDR_DD1_MASK           2U
  #define GPIO_B_DDR_DD2_MASK           4U
  #define GPIO_B_DDR_DD3_MASK           8U
  #define GPIO_B_DDR_DD4_MASK           16U
  #define GPIO_B_DDR_DD5_MASK           32U
  #define GPIO_B_DDR_DD6_MASK           64U
  #define GPIO_B_DDR_DD7_MASK           128U
  #define GPIO_B_DDR_DD8_MASK           256U
  #define GPIO_B_DDR_DD9_MASK           512U
  #define GPIO_B_DDR_DD10_MASK          1024U
  #define GPIO_B_DDR_DD11_MASK          2048U
  #define GPIO_B_DDR_DD12_MASK          4096U
  #define GPIO_B_DDR_DD13_MASK          8192U
  #define GPIO_B_DDR_DD14_MASK          16384U
  #define GPIO_B_DDR_DD15_MASK          32768U
  #define GPIO_B_DDR                    (*((volatile word *)0x001FFE65))


  /*** GPIO_B_DR - Port B Data Register; 0x001FFE66 ***/
  union {
    word Word;
  } GPIO_B_DR_STR;
  
  #define GPIO_B_DR_D0_MASK             1U
  #define GPIO_B_DR_D1_MASK             2U
  #define GPIO_B_DR_D2_MASK             4U
  #define GPIO_B_DR_D3_MASK             8U
  #define GPIO_B_DR_D4_MASK             16U
  #define GPIO_B_DR_D5_MASK             32U
  #define GPIO_B_DR_D6_MASK             64U
  #define GPIO_B_DR_D7_MASK             128U
  #define GPIO_B_DR_D8_MASK             256U
  #define GPIO_B_DR_D9_MASK             512U
  #define GPIO_B_DR_D10_MASK            1024U
  #define GPIO_B_DR_D11_MASK            2048U
  #define GPIO_B_DR_D12_MASK            4096U
  #define GPIO_B_DR_D13_MASK            8192U
  #define GPIO_B_DR_D14_MASK            16384U
  #define GPIO_B_DR_D15_MASK            32768U
  #define GPIO_B_DR                     (*((volatile word *)0x001FFE66))


  /*** GPIO_B_PUR - Port B Pull-Up Enable Register; 0x001FFE67 ***/
  union {
    word Word;
  } GPIO_B_PUR_STR;
  
  #define GPIO_B_PUR_PU0_MASK           1U
  #define GPIO_B_PUR_PU1_MASK           2U
  #define GPIO_B_PUR_PU2_MASK           4U
  #define GPIO_B_PUR_PU3_MASK           8U
  #define GPIO_B_PUR_PU4_MASK           16U
  #define GPIO_B_PUR_PU5_MASK           32U
  #define GPIO_B_PUR_PU6_MASK           64U
  #define GPIO_B_PUR_PU7_MASK           128U
  #define GPIO_B_PUR_PU8_MASK           256U
  #define GPIO_B_PUR_PU9_MASK           512U
  #define GPIO_B_PUR_PU10_MASK          1024U
  #define GPIO_B_PUR_PU11_MASK          2048U
  #define GPIO_B_PUR_PU12_MASK          4096U
  #define GPIO_B_PUR_PU13_MASK          8192U
  #define GPIO_B_PUR_PU14_MASK          16384U
  #define GPIO_B_PUR_PU15_MASK          32768U
  #define GPIO_B_PUR                    (*((volatile word *)0x001FFE67))


} GPIOB_PRPH;

/******************************************
*** Peripheral GPIOC
*******************************************/
typedef volatile struct {
  /*** GPIO_C_PER - Port C Peripheral Enable Register; 0x001FFE68 ***/
  union {
    word Word;
  } GPIO_C_PER_STR;
  
  #define GPIO_C_PER_PE0_MASK           1U
  #define GPIO_C_PER_PE1_MASK           2U
  #define GPIO_C_PER_PE2_MASK           4U
  #define GPIO_C_PER_PE3_MASK           8U
  #define GPIO_C_PER_PE4_MASK           16U
  #define GPIO_C_PER_PE5_MASK           32U
  #define GPIO_C_PER_PE_MASK            63U
  #define GPIO_C_PER_PE_BITNUM          0U
  #define GPIO_C_PER                    (*((volatile word *)0x001FFE68))


  /*** GPIO_C_DDR - Port C Direction Register; 0x001FFE69 ***/
  union {
    word Word;
  } GPIO_C_DDR_STR;
  
  #define GPIO_C_DDR_DD0_MASK           1U
  #define GPIO_C_DDR_DD1_MASK           2U
  #define GPIO_C_DDR_DD2_MASK           4U
  #define GPIO_C_DDR_DD3_MASK           8U
  #define GPIO_C_DDR_DD4_MASK           16U
  #define GPIO_C_DDR_DD5_MASK           32U
  #define GPIO_C_DDR_DD_MASK            63U
  #define GPIO_C_DDR_DD_BITNUM          0U
  #define GPIO_C_DDR                    (*((volatile word *)0x001FFE69))


  /*** GPIO_C_DR - Port C Data Register; 0x001FFE6A ***/
  union {
    word Word;
  } GPIO_C_DR_STR;
  
  #define GPIO_C_DR_D0_MASK             1U
  #define GPIO_C_DR_D1_MASK             2U
  #define GPIO_C_DR_D2_MASK             4U
  #define GPIO_C_DR_D3_MASK             8U
  #define GPIO_C_DR_D4_MASK             16U
  #define GPIO_C_DR_D5_MASK             32U
  #define GPIO_C_DR_D_MASK              63U
  #define GPIO_C_DR_D_BITNUM            0U
  #define GPIO_C_DR                     (*((volatile word *)0x001FFE6A))


  /*** GPIO_C_PUR - Port C Pull-Up Enable Register; 0x001FFE6B ***/
  union {
    word Word;
  } GPIO_C_PUR_STR;
  
  #define GPIO_C_PUR_PU0_MASK           1U
  #define GPIO_C_PUR_PU1_MASK           2U
  #define GPIO_C_PUR_PU2_MASK           4U
  #define GPIO_C_PUR_PU3_MASK           8U
  #define GPIO_C_PUR_PU4_MASK           16U
  #define GPIO_C_PUR_PU5_MASK           32U
  #define GPIO_C_PUR_PU_MASK            63U
  #define GPIO_C_PUR_PU_BITNUM          0U
  #define GPIO_C_PUR                    (*((volatile word *)0x001FFE6B))


} GPIOC_PRPH;

/******************************************
*** Peripheral GPIOD
*******************************************/
typedef volatile struct {
  /*** GPIO_D_PER - Port D Peripheral Enable Register; 0x001FFE6C ***/
  union {
    word Word;
  } GPIO_D_PER_STR;
  
  #define GPIO_D_PER_PE0_MASK           1U
  #define GPIO_D_PER_PE1_MASK           2U
  #define GPIO_D_PER_PE2_MASK           4U
  #define GPIO_D_PER_PE3_MASK           8U
  #define GPIO_D_PER_PE4_MASK           16U
  #define GPIO_D_PER_PE5_MASK           32U
  #define GPIO_D_PER_PE_MASK            63U
  #define GPIO_D_PER_PE_BITNUM          0U
  #define GPIO_D_PER                    (*((volatile word *)0x001FFE6C))


  /*** GPIO_D_DDR - Port D Direction Register; 0x001FFE6D ***/
  union {
    word Word;
  } GPIO_D_DDR_STR;
  
  #define GPIO_D_DDR_DD0_MASK           1U
  #define GPIO_D_DDR_DD1_MASK           2U
  #define GPIO_D_DDR_DD2_MASK           4U
  #define GPIO_D_DDR_DD3_MASK           8U
  #define GPIO_D_DDR_DD4_MASK           16U
  #define GPIO_D_DDR_DD5_MASK           32U
  #define GPIO_D_DDR_DD_MASK            63U
  #define GPIO_D_DDR_DD_BITNUM          0U
  #define GPIO_D_DDR                    (*((volatile word *)0x001FFE6D))


  /*** GPIO_D_DR - Port D Data Register; 0x001FFE6E ***/
  union {
    word Word;
  } GPIO_D_DR_STR;
  
  #define GPIO_D_DR_D0_MASK             1U
  #define GPIO_D_DR_D1_MASK             2U
  #define GPIO_D_DR_D2_MASK             4U
  #define GPIO_D_DR_D3_MASK             8U
  #define GPIO_D_DR_D4_MASK             16U
  #define GPIO_D_DR_D5_MASK             32U
  #define GPIO_D_DR_D_MASK              63U
  #define GPIO_D_DR_D_BITNUM            0U
  #define GPIO_D_DR                     (*((volatile word *)0x001FFE6E))


  /*** GPIO_D_PUR - Port D Pull-Up Enable Register; 0x001FFE6F ***/
  union {
    word Word;
  } GPIO_D_PUR_STR;
  
  #define GPIO_D_PUR_PU0_MASK           1U
  #define GPIO_D_PUR_PU1_MASK           2U
  #define GPIO_D_PUR_PU2_MASK           4U
  #define GPIO_D_PUR_PU3_MASK           8U
  #define GPIO_D_PUR_PU4_MASK           16U
  #define GPIO_D_PUR_PU5_MASK           32U
  #define GPIO_D_PUR_PU_MASK            63U
  #define GPIO_D_PUR_PU_BITNUM          0U
  #define GPIO_D_PUR                    (*((volatile word *)0x001FFE6F))


} GPIOD_PRPH;

/******************************************
*** Peripheral GPIOE
*******************************************/
typedef volatile struct {
  /*** GPIO_E_PER - Port E Peripheral Enable Register; 0x001FFE70 ***/
  union {
    word Word;
  } GPIO_E_PER_STR;
  
  #define GPIO_E_PER_PE0_MASK           1U
  #define GPIO_E_PER_PE1_MASK           2U
  #define GPIO_E_PER_PE2_MASK           4U
  #define GPIO_E_PER_PE3_MASK           8U
  #define GPIO_E_PER_PE_MASK            15U
  #define GPIO_E_PER_PE_BITNUM          0U
  #define GPIO_E_PER                    (*((volatile word *)0x001FFE70))


  /*** GPIO_E_DDR - Port E Direction Register; 0x001FFE71 ***/
  union {
    word Word;
  } GPIO_E_DDR_STR;
  
  #define GPIO_E_DDR_DD0_MASK           1U
  #define GPIO_E_DDR_DD1_MASK           2U
  #define GPIO_E_DDR_DD2_MASK           4U
  #define GPIO_E_DDR_DD3_MASK           8U
  #define GPIO_E_DDR_DD_MASK            15U
  #define GPIO_E_DDR_DD_BITNUM          0U
  #define GPIO_E_DDR                    (*((volatile word *)0x001FFE71))


  /*** GPIO_E_DR - Port E Data Register; 0x001FFE72 ***/
  union {
    word Word;
  } GPIO_E_DR_STR;
  
  #define GPIO_E_DR_D0_MASK             1U
  #define GPIO_E_DR_D1_MASK             2U
  #define GPIO_E_DR_D2_MASK             4U
  #define GPIO_E_DR_D3_MASK             8U
  #define GPIO_E_DR_D_MASK              15U
  #define GPIO_E_DR_D_BITNUM            0U
  #define GPIO_E_DR                     (*((volatile word *)0x001FFE72))


  /*** GPIO_E_PUR - Port E Pull-Up Enable Register; 0x001FFE73 ***/
  union {
    word Word;
  } GPIO_E_PUR_STR;
  
  #define GPIO_E_PUR_PU0_MASK           1U
  #define GPIO_E_PUR_PU1_MASK           2U
  #define GPIO_E_PUR_PU2_MASK           4U
  #define GPIO_E_PUR_PU3_MASK           8U
  #define GPIO_E_PUR_PU_MASK            15U
  #define GPIO_E_PUR_PU_BITNUM          0U
  #define GPIO_E_PUR                    (*((volatile word *)0x001FFE73))


} GPIOE_PRPH;

/******************************************
*** Peripheral GPIOF
*******************************************/
typedef volatile struct {
  /*** GPIO_F_PER - Port F Peripheral Enable Register; 0x001FFE74 ***/
  union {
    word Word;
  } GPIO_F_PER_STR;
  
  #define GPIO_F_PER_PE0_MASK           1U
  #define GPIO_F_PER_PE1_MASK           2U
  #define GPIO_F_PER_PE2_MASK           4U
  #define GPIO_F_PER_PE3_MASK           8U
  #define GPIO_F_PER_PE_MASK            15U
  #define GPIO_F_PER_PE_BITNUM          0U
  #define GPIO_F_PER                    (*((volatile word *)0x001FFE74))


  /*** GPIO_F_DDR - Port F Direction Register; 0x001FFE75 ***/
  union {
    word Word;
  } GPIO_F_DDR_STR;
  
  #define GPIO_F_DDR_DD0_MASK           1U
  #define GPIO_F_DDR_DD1_MASK           2U
  #define GPIO_F_DDR_DD2_MASK           4U
  #define GPIO_F_DDR_DD3_MASK           8U
  #define GPIO_F_DDR_DD_MASK            15U
  #define GPIO_F_DDR_DD_BITNUM          0U
  #define GPIO_F_DDR                    (*((volatile word *)0x001FFE75))


  /*** GPIO_F_DR - Port F Data Register; 0x001FFE76 ***/
  union {
    word Word;
  } GPIO_F_DR_STR;
  
  #define GPIO_F_DR_D0_MASK             1U
  #define GPIO_F_DR_D1_MASK             2U
  #define GPIO_F_DR_D2_MASK             4U
  #define GPIO_F_DR_D3_MASK             8U
  #define GPIO_F_DR_D_MASK              15U
  #define GPIO_F_DR_D_BITNUM            0U
  #define GPIO_F_DR                     (*((volatile word *)0x001FFE76))


  /*** GPIO_F_PUR - Port F Pull-Up Enable Register; 0x001FFE77 ***/
  union {
    word Word;
  } GPIO_F_PUR_STR;
  
  #define GPIO_F_PUR_PU0_MASK           1U
  #define GPIO_F_PUR_PU1_MASK           2U
  #define GPIO_F_PUR_PU2_MASK           4U
  #define GPIO_F_PUR_PU3_MASK           8U
  #define GPIO_F_PUR_PU_MASK            15U
  #define GPIO_F_PUR_PU_BITNUM          0U
  #define GPIO_F_PUR                    (*((volatile word *)0x001FFE77))


} GPIOF_PRPH;

/******************************************
*** Peripheral GPIOG
*******************************************/
typedef volatile struct {
  /*** GPIO_G_PER - Port G Peripheral Enable Register; 0x001FFE78 ***/
  union {
    word Word;
  } GPIO_G_PER_STR;
  
  #define GPIO_G_PER_PE0_MASK           1U
  #define GPIO_G_PER_PE1_MASK           2U
  #define GPIO_G_PER_PE2_MASK           4U
  #define GPIO_G_PER_PE3_MASK           8U
  #define GPIO_G_PER_PE_MASK            15U
  #define GPIO_G_PER_PE_BITNUM          0U
  #define GPIO_G_PER                    (*((volatile word *)0x001FFE78))


  /*** GPIO_G_DDR - Port G Direction Register; 0x001FFE79 ***/
  union {
    word Word;
  } GPIO_G_DDR_STR;
  
  #define GPIO_G_DDR_DD0_MASK           1U
  #define GPIO_G_DDR_DD1_MASK           2U
  #define GPIO_G_DDR_DD2_MASK           4U
  #define GPIO_G_DDR_DD3_MASK           8U
  #define GPIO_G_DDR_DD_MASK            15U
  #define GPIO_G_DDR_DD_BITNUM          0U
  #define GPIO_G_DDR                    (*((volatile word *)0x001FFE79))


  /*** GPIO_G_DR - Port G Data Register; 0x001FFE7A ***/
  union {
    word Word;
  } GPIO_G_DR_STR;
  
  #define GPIO_G_DR_D0_MASK             1U
  #define GPIO_G_DR_D1_MASK             2U
  #define GPIO_G_DR_D2_MASK             4U
  #define GPIO_G_DR_D3_MASK             8U
  #define GPIO_G_DR_D_MASK              15U
  #define GPIO_G_DR_D_BITNUM            0U
  #define GPIO_G_DR                     (*((volatile word *)0x001FFE7A))


  /*** GPIO_G_PUR - Port G Pull-Up Enable Register; 0x001FFE7B ***/
  union {
    word Word;
  } GPIO_G_PUR_STR;
  
  #define GPIO_G_PUR_PU0_MASK           1U
  #define GPIO_G_PUR_PU1_MASK           2U
  #define GPIO_G_PUR_PU2_MASK           4U
  #define GPIO_G_PUR_PU3_MASK           8U
  #define GPIO_G_PUR_PU_MASK            15U
  #define GPIO_G_PUR_PU_BITNUM          0U
  #define GPIO_G_PUR                    (*((volatile word *)0x001FFE7B))


} GPIOG_PRPH;

/******************************************
*** Peripheral GPIOH
*******************************************/
typedef volatile struct {
  /*** GPIO_H_PER - Port H Peripheral Enable Register; 0x001FFE7C ***/
  union {
    word Word;
  } GPIO_H_PER_STR;
  
  #define GPIO_H_PER_PE0_MASK           1U
  #define GPIO_H_PER_PE1_MASK           2U
  #define GPIO_H_PER_PE2_MASK           4U
  #define GPIO_H_PER_PE_MASK            7U
  #define GPIO_H_PER_PE_BITNUM          0U
  #define GPIO_H_PER                    (*((volatile word *)0x001FFE7C))


  /*** GPIO_H_DDR - Port H Direction Register; 0x001FFE7D ***/
  union {
    word Word;
  } GPIO_H_DDR_STR;
  
  #define GPIO_H_DDR_DD0_MASK           1U
  #define GPIO_H_DDR_DD1_MASK           2U
  #define GPIO_H_DDR_DD2_MASK           4U
  #define GPIO_H_DDR_DD_MASK            7U
  #define GPIO_H_DDR_DD_BITNUM          0U
  #define GPIO_H_DDR                    (*((volatile word *)0x001FFE7D))


  /*** GPIO_H_DR - Port H Data Register; 0x001FFE7E ***/
  union {
    word Word;
  } GPIO_H_DR_STR;
  
  #define GPIO_H_DR_D0_MASK             1U
  #define GPIO_H_DR_D1_MASK             2U
  #define GPIO_H_DR_D2_MASK             4U
  #define GPIO_H_DR_D_MASK              7U
  #define GPIO_H_DR_D_BITNUM            0U
  #define GPIO_H_DR                     (*((volatile word *)0x001FFE7E))


  /*** GPIO_H_PUR - Port H Pull-Up Enable Register; 0x001FFE7F ***/
  union {
    word Word;
  } GPIO_H_PUR_STR;
  
  #define GPIO_H_PUR_PU0_MASK           1U
  #define GPIO_H_PUR_PU1_MASK           2U
  #define GPIO_H_PUR_PU2_MASK           4U
  #define GPIO_H_PUR_PU_MASK            7U
  #define GPIO_H_PUR_PU_BITNUM          0U
  #define GPIO_H_PUR                    (*((volatile word *)0x001FFE7F))


} GPIOH_PRPH;

/******************************************
*** Peripheral TMR0
*******************************************/
typedef volatile struct {
  /*** TMR0_CMP1 - Timer Channel 0 Compare Register #1; 0x001FFE80 ***/
  union {
    word Word;
  } TMR0_CMP1_STR;
  
  #define TMR0_CMP1_COMPARISON_10_MASK  1U
  #define TMR0_CMP1_COMPARISON_11_MASK  2U
  #define TMR0_CMP1_COMPARISON_12_MASK  4U
  #define TMR0_CMP1_COMPARISON_13_MASK  8U
  #define TMR0_CMP1_COMPARISON_14_MASK  16U
  #define TMR0_CMP1_COMPARISON_15_MASK  32U
  #define TMR0_CMP1_COMPARISON_16_MASK  64U
  #define TMR0_CMP1_COMPARISON_17_MASK  128U
  #define TMR0_CMP1_COMPARISON_18_MASK  256U
  #define TMR0_CMP1_COMPARISON_19_MASK  512U
  #define TMR0_CMP1_COMPARISON_110_MASK 1024U
  #define TMR0_CMP1_COMPARISON_111_MASK 2048U
  #define TMR0_CMP1_COMPARISON_112_MASK 4096U
  #define TMR0_CMP1_COMPARISON_113_MASK 8192U
  #define TMR0_CMP1_COMPARISON_114_MASK 16384U
  #define TMR0_CMP1_COMPARISON_115_MASK 32768U
  #define TMR0_CMP1_COMPARISON__10_MASK 1023U
  #define TMR0_CMP1_COMPARISON__10_BITNUM 0U
  #define TMR0_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMR0_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMR0_CMP1                     (*((volatile word *)0x001FFE80))


  /*** TMR0_CMP2 - Timer Channel 0 Compare Register #2; 0x001FFE81 ***/
  union {
    word Word;
  } TMR0_CMP2_STR;
  
  #define TMR0_CMP2_COMPARISON_20_MASK  1U
  #define TMR0_CMP2_COMPARISON_21_MASK  2U
  #define TMR0_CMP2_COMPARISON_22_MASK  4U
  #define TMR0_CMP2_COMPARISON_23_MASK  8U
  #define TMR0_CMP2_COMPARISON_24_MASK  16U
  #define TMR0_CMP2_COMPARISON_25_MASK  32U
  #define TMR0_CMP2_COMPARISON_26_MASK  64U
  #define TMR0_CMP2_COMPARISON_27_MASK  128U
  #define TMR0_CMP2_COMPARISON_28_MASK  256U
  #define TMR0_CMP2_COMPARISON_29_MASK  512U
  #define TMR0_CMP2_COMPARISON_210_MASK 1024U
  #define TMR0_CMP2_COMPARISON_211_MASK 2048U
  #define TMR0_CMP2_COMPARISON_212_MASK 4096U
  #define TMR0_CMP2_COMPARISON_213_MASK 8192U
  #define TMR0_CMP2_COMPARISON_214_MASK 16384U
  #define TMR0_CMP2_COMPARISON_215_MASK 32768U
  #define TMR0_CMP2_COMPARISON__20_MASK 1023U
  #define TMR0_CMP2_COMPARISON__20_BITNUM 0U
  #define TMR0_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMR0_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMR0_CMP2                     (*((volatile word *)0x001FFE81))


  /*** TMR0_CAP - Timer Channel 0 Capture Register; 0x001FFE82 ***/
  union {
    word Word;
  } TMR0_CAP_STR;
  
  #define TMR0_CAP                      (*((volatile word *)0x001FFE82))


  /*** TMR0_LOAD - Timer Channel 0 Load Register; 0x001FFE83 ***/
  union {
    word Word;
  } TMR0_LOAD_STR;
  
  #define TMR0_LOAD_LOAD0_MASK          1U
  #define TMR0_LOAD_LOAD1_MASK          2U
  #define TMR0_LOAD_LOAD2_MASK          4U
  #define TMR0_LOAD_LOAD3_MASK          8U
  #define TMR0_LOAD_LOAD4_MASK          16U
  #define TMR0_LOAD_LOAD5_MASK          32U
  #define TMR0_LOAD_LOAD6_MASK          64U
  #define TMR0_LOAD_LOAD7_MASK          128U
  #define TMR0_LOAD_LOAD8_MASK          256U
  #define TMR0_LOAD_LOAD9_MASK          512U
  #define TMR0_LOAD_LOAD10_MASK         1024U
  #define TMR0_LOAD_LOAD11_MASK         2048U
  #define TMR0_LOAD_LOAD12_MASK         4096U
  #define TMR0_LOAD_LOAD13_MASK         8192U
  #define TMR0_LOAD_LOAD14_MASK         16384U
  #define TMR0_LOAD_LOAD15_MASK         32768U
  #define TMR0_LOAD                     (*((volatile word *)0x001FFE83))


  /*** TMR0_HOLD - Timer Channel 0 Hold Register; 0x001FFE84 ***/
  union {
    word Word;
  } TMR0_HOLD_STR;
  
  #define TMR0_HOLD_HOLD0_MASK          1U
  #define TMR0_HOLD_HOLD1_MASK          2U
  #define TMR0_HOLD_HOLD2_MASK          4U
  #define TMR0_HOLD_HOLD3_MASK          8U
  #define TMR0_HOLD_HOLD4_MASK          16U
  #define TMR0_HOLD_HOLD5_MASK          32U
  #define TMR0_HOLD_HOLD6_MASK          64U
  #define TMR0_HOLD_HOLD7_MASK          128U
  #define TMR0_HOLD_HOLD8_MASK          256U
  #define TMR0_HOLD_HOLD9_MASK          512U
  #define TMR0_HOLD_HOLD10_MASK         1024U
  #define TMR0_HOLD_HOLD11_MASK         2048U
  #define TMR0_HOLD_HOLD12_MASK         4096U
  #define TMR0_HOLD_HOLD13_MASK         8192U
  #define TMR0_HOLD_HOLD14_MASK         16384U
  #define TMR0_HOLD_HOLD15_MASK         32768U
  #define TMR0_HOLD                     (*((volatile word *)0x001FFE84))


  /*** TMR0_CNTR - Timer Channel 0 Counter Register; 0x001FFE85 ***/
  union {
    word Word;
  } TMR0_CNTR_STR;
  
  #define TMR0_CNTR                     (*((volatile word *)0x001FFE85))


  /*** TMR0_CTL - Timer Channel 0 Control Register; 0x001FFE86 ***/
  union {
    word Word;
  } TMR0_CTL_STR;
  
  #define TMR0_CTL_OM0_MASK             1U
  #define TMR0_CTL_OM1_MASK             2U
  #define TMR0_CTL_OM2_MASK             4U
  #define TMR0_CTL_EXT_INIT_MASK        8U
  #define TMR0_CTL_DIR_MASK             16U
  #define TMR0_CTL_LENGTH_MASK          32U
  #define TMR0_CTL_ONCE_MASK            64U
  #define TMR0_CTL_SCS0_MASK            128U
  #define TMR0_CTL_SCS1_MASK            256U
  #define TMR0_CTL_PCS0_MASK            512U
  #define TMR0_CTL_PCS1_MASK            1024U
  #define TMR0_CTL_PCS2_MASK            2048U
  #define TMR0_CTL_PCS3_MASK            4096U
  #define TMR0_CTL_CM0_MASK             8192U
  #define TMR0_CTL_CM1_MASK             16384U
  #define TMR0_CTL_CM2_MASK             32768U
  #define TMR0_CTL_OM_MASK              7U
  #define TMR0_CTL_OM_BITNUM            0U
  #define TMR0_CTL_SCS_MASK             384U
  #define TMR0_CTL_SCS_BITNUM           7U
  #define TMR0_CTL_PCS_MASK             7680U
  #define TMR0_CTL_PCS_BITNUM           9U
  #define TMR0_CTL_CM_MASK              57344U
  #define TMR0_CTL_CM_BITNUM            13U
  #define TMR0_CTL                      (*((volatile word *)0x001FFE86))


  /*** TMR0_SCR - Timer Channel 0 Status and Control Register; 0x001FFE87 ***/
  union {
    word Word;
  } TMR0_SCR_STR;
  
  #define TMR0_SCR_OEN_MASK             1U
  #define TMR0_SCR_OPS_MASK             2U
  #define TMR0_SCR_FORCE_MASK           4U
  #define TMR0_SCR_VAL_MASK             8U
  #define TMR0_SCR_EEOF_MASK            16U
  #define TMR0_SCR_MSTR_MASK            32U
  #define TMR0_SCR_Capture_Mode0_MASK   64U
  #define TMR0_SCR_Capture_Mode1_MASK   128U
  #define TMR0_SCR_INPUT_MASK           256U
  #define TMR0_SCR_IPS_MASK             512U
  #define TMR0_SCR_IEFIE_MASK           1024U
  #define TMR0_SCR_IEF_MASK             2048U
  #define TMR0_SCR_TOFIE_MASK           4096U
  #define TMR0_SCR_TOF_MASK             8192U
  #define TMR0_SCR_TCFIE_MASK           16384U
  #define TMR0_SCR_TCF_MASK             32768U
  #define TMR0_SCR_Capture_Mode_MASK    192U
  #define TMR0_SCR_Capture_Mode_BITNUM  6U
  #define TMR0_SCR                      (*((volatile word *)0x001FFE87))


} TMR0_PRPH;

/******************************************
*** Peripheral TMR1
*******************************************/
typedef volatile struct {
  /*** TMR1_CMP1 - Timer Channel 1 Compare Register #1; 0x001FFE88 ***/
  union {
    word Word;
  } TMR1_CMP1_STR;
  
  #define TMR1_CMP1_COMPARISON_10_MASK  1U
  #define TMR1_CMP1_COMPARISON_11_MASK  2U
  #define TMR1_CMP1_COMPARISON_12_MASK  4U
  #define TMR1_CMP1_COMPARISON_13_MASK  8U
  #define TMR1_CMP1_COMPARISON_14_MASK  16U
  #define TMR1_CMP1_COMPARISON_15_MASK  32U
  #define TMR1_CMP1_COMPARISON_16_MASK  64U
  #define TMR1_CMP1_COMPARISON_17_MASK  128U
  #define TMR1_CMP1_COMPARISON_18_MASK  256U
  #define TMR1_CMP1_COMPARISON_19_MASK  512U
  #define TMR1_CMP1_COMPARISON_110_MASK 1024U
  #define TMR1_CMP1_COMPARISON_111_MASK 2048U
  #define TMR1_CMP1_COMPARISON_112_MASK 4096U
  #define TMR1_CMP1_COMPARISON_113_MASK 8192U
  #define TMR1_CMP1_COMPARISON_114_MASK 16384U
  #define TMR1_CMP1_COMPARISON_115_MASK 32768U
  #define TMR1_CMP1_COMPARISON__10_MASK 1023U
  #define TMR1_CMP1_COMPARISON__10_BITNUM 0U
  #define TMR1_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMR1_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMR1_CMP1                     (*((volatile word *)0x001FFE88))


  /*** TMR1_CMP2 - Timer Channel 1 Compare Register #2; 0x001FFE89 ***/
  union {
    word Word;
  } TMR1_CMP2_STR;
  
  #define TMR1_CMP2_COMPARISON_20_MASK  1U
  #define TMR1_CMP2_COMPARISON_21_MASK  2U
  #define TMR1_CMP2_COMPARISON_22_MASK  4U
  #define TMR1_CMP2_COMPARISON_23_MASK  8U
  #define TMR1_CMP2_COMPARISON_24_MASK  16U
  #define TMR1_CMP2_COMPARISON_25_MASK  32U
  #define TMR1_CMP2_COMPARISON_26_MASK  64U
  #define TMR1_CMP2_COMPARISON_27_MASK  128U
  #define TMR1_CMP2_COMPARISON_28_MASK  256U
  #define TMR1_CMP2_COMPARISON_29_MASK  512U
  #define TMR1_CMP2_COMPARISON_210_MASK 1024U
  #define TMR1_CMP2_COMPARISON_211_MASK 2048U
  #define TMR1_CMP2_COMPARISON_212_MASK 4096U
  #define TMR1_CMP2_COMPARISON_213_MASK 8192U
  #define TMR1_CMP2_COMPARISON_214_MASK 16384U
  #define TMR1_CMP2_COMPARISON_215_MASK 32768U
  #define TMR1_CMP2_COMPARISON__20_MASK 1023U
  #define TMR1_CMP2_COMPARISON__20_BITNUM 0U
  #define TMR1_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMR1_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMR1_CMP2                     (*((volatile word *)0x001FFE89))


  /*** TMR1_CAP - Timer Channel 1 Capture Register; 0x001FFE8A ***/
  union {
    word Word;
  } TMR1_CAP_STR;
  
  #define TMR1_CAP                      (*((volatile word *)0x001FFE8A))


  /*** TMR1_LOAD - Timer Channel 1 Load Register; 0x001FFE8B ***/
  union {
    word Word;
  } TMR1_LOAD_STR;
  
  #define TMR1_LOAD_LOAD0_MASK          1U
  #define TMR1_LOAD_LOAD1_MASK          2U
  #define TMR1_LOAD_LOAD2_MASK          4U
  #define TMR1_LOAD_LOAD3_MASK          8U
  #define TMR1_LOAD_LOAD4_MASK          16U
  #define TMR1_LOAD_LOAD5_MASK          32U
  #define TMR1_LOAD_LOAD6_MASK          64U
  #define TMR1_LOAD_LOAD7_MASK          128U
  #define TMR1_LOAD_LOAD8_MASK          256U
  #define TMR1_LOAD_LOAD9_MASK          512U
  #define TMR1_LOAD_LOAD10_MASK         1024U
  #define TMR1_LOAD_LOAD11_MASK         2048U
  #define TMR1_LOAD_LOAD12_MASK         4096U
  #define TMR1_LOAD_LOAD13_MASK         8192U
  #define TMR1_LOAD_LOAD14_MASK         16384U
  #define TMR1_LOAD_LOAD15_MASK         32768U
  #define TMR1_LOAD                     (*((volatile word *)0x001FFE8B))


  /*** TMR1_HOLD - Timer Channel 1 Hold Register; 0x001FFE8C ***/
  union {
    word Word;
  } TMR1_HOLD_STR;
  
  #define TMR1_HOLD_HOLD0_MASK          1U
  #define TMR1_HOLD_HOLD1_MASK          2U
  #define TMR1_HOLD_HOLD2_MASK          4U
  #define TMR1_HOLD_HOLD3_MASK          8U
  #define TMR1_HOLD_HOLD4_MASK          16U
  #define TMR1_HOLD_HOLD5_MASK          32U
  #define TMR1_HOLD_HOLD6_MASK          64U
  #define TMR1_HOLD_HOLD7_MASK          128U
  #define TMR1_HOLD_HOLD8_MASK          256U
  #define TMR1_HOLD_HOLD9_MASK          512U
  #define TMR1_HOLD_HOLD10_MASK         1024U
  #define TMR1_HOLD_HOLD11_MASK         2048U
  #define TMR1_HOLD_HOLD12_MASK         4096U
  #define TMR1_HOLD_HOLD13_MASK         8192U
  #define TMR1_HOLD_HOLD14_MASK         16384U
  #define TMR1_HOLD_HOLD15_MASK         32768U
  #define TMR1_HOLD                     (*((volatile word *)0x001FFE8C))


  /*** TMR1_CNTR - Timer Channel 1 Counter Register; 0x001FFE8D ***/
  union {
    word Word;
  } TMR1_CNTR_STR;
  
  #define TMR1_CNTR                     (*((volatile word *)0x001FFE8D))


  /*** TMR1_CTL - Timer Channel 1 Control Register; 0x001FFE8E ***/
  union {
    word Word;
  } TMR1_CTL_STR;
  
  #define TMR1_CTL_OM0_MASK             1U
  #define TMR1_CTL_OM1_MASK             2U
  #define TMR1_CTL_OM2_MASK             4U
  #define TMR1_CTL_EXT_INIT_MASK        8U
  #define TMR1_CTL_DIR_MASK             16U
  #define TMR1_CTL_LENGTH_MASK          32U
  #define TMR1_CTL_ONCE_MASK            64U
  #define TMR1_CTL_SCS0_MASK            128U
  #define TMR1_CTL_SCS1_MASK            256U
  #define TMR1_CTL_PCS0_MASK            512U
  #define TMR1_CTL_PCS1_MASK            1024U
  #define TMR1_CTL_PCS2_MASK            2048U
  #define TMR1_CTL_PCS3_MASK            4096U
  #define TMR1_CTL_CM0_MASK             8192U
  #define TMR1_CTL_CM1_MASK             16384U
  #define TMR1_CTL_CM2_MASK             32768U
  #define TMR1_CTL_OM_MASK              7U
  #define TMR1_CTL_OM_BITNUM            0U
  #define TMR1_CTL_SCS_MASK             384U
  #define TMR1_CTL_SCS_BITNUM           7U
  #define TMR1_CTL_PCS_MASK             7680U
  #define TMR1_CTL_PCS_BITNUM           9U
  #define TMR1_CTL_CM_MASK              57344U
  #define TMR1_CTL_CM_BITNUM            13U
  #define TMR1_CTL                      (*((volatile word *)0x001FFE8E))


  /*** TMR1_SCR - Timer Channel 1 Status and Control Register; 0x001FFE8F ***/
  union {
    word Word;
  } TMR1_SCR_STR;
  
  #define TMR1_SCR_OEN_MASK             1U
  #define TMR1_SCR_OPS_MASK             2U
  #define TMR1_SCR_FORCE_MASK           4U
  #define TMR1_SCR_VAL_MASK             8U
  #define TMR1_SCR_EEOF_MASK            16U
  #define TMR1_SCR_MSTR_MASK            32U
  #define TMR1_SCR_Capture_Mode0_MASK   64U
  #define TMR1_SCR_Capture_Mode1_MASK   128U
  #define TMR1_SCR_INPUT_MASK           256U
  #define TMR1_SCR_IPS_MASK             512U
  #define TMR1_SCR_IEFIE_MASK           1024U
  #define TMR1_SCR_IEF_MASK             2048U
  #define TMR1_SCR_TOFIE_MASK           4096U
  #define TMR1_SCR_TOF_MASK             8192U
  #define TMR1_SCR_TCFIE_MASK           16384U
  #define TMR1_SCR_TCF_MASK             32768U
  #define TMR1_SCR_Capture_Mode_MASK    192U
  #define TMR1_SCR_Capture_Mode_BITNUM  6U
  #define TMR1_SCR                      (*((volatile word *)0x001FFE8F))


} TMR1_PRPH;

/******************************************
*** Peripheral TMR2
*******************************************/
typedef volatile struct {
  /*** TMR2_CMP1 - Timer Channel 2 Compare Register #1; 0x001FFE90 ***/
  union {
    word Word;
  } TMR2_CMP1_STR;
  
  #define TMR2_CMP1_COMPARISON_10_MASK  1U
  #define TMR2_CMP1_COMPARISON_11_MASK  2U
  #define TMR2_CMP1_COMPARISON_12_MASK  4U
  #define TMR2_CMP1_COMPARISON_13_MASK  8U
  #define TMR2_CMP1_COMPARISON_14_MASK  16U
  #define TMR2_CMP1_COMPARISON_15_MASK  32U
  #define TMR2_CMP1_COMPARISON_16_MASK  64U
  #define TMR2_CMP1_COMPARISON_17_MASK  128U
  #define TMR2_CMP1_COMPARISON_18_MASK  256U
  #define TMR2_CMP1_COMPARISON_19_MASK  512U
  #define TMR2_CMP1_COMPARISON_110_MASK 1024U
  #define TMR2_CMP1_COMPARISON_111_MASK 2048U
  #define TMR2_CMP1_COMPARISON_112_MASK 4096U
  #define TMR2_CMP1_COMPARISON_113_MASK 8192U
  #define TMR2_CMP1_COMPARISON_114_MASK 16384U
  #define TMR2_CMP1_COMPARISON_115_MASK 32768U
  #define TMR2_CMP1_COMPARISON__10_MASK 1023U
  #define TMR2_CMP1_COMPARISON__10_BITNUM 0U
  #define TMR2_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMR2_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMR2_CMP1                     (*((volatile word *)0x001FFE90))


  /*** TMR2_CMP2 - Timer Channel 2 Compare Register #2; 0x001FFE91 ***/
  union {
    word Word;
  } TMR2_CMP2_STR;
  
  #define TMR2_CMP2_COMPARISON_20_MASK  1U
  #define TMR2_CMP2_COMPARISON_21_MASK  2U
  #define TMR2_CMP2_COMPARISON_22_MASK  4U
  #define TMR2_CMP2_COMPARISON_23_MASK  8U
  #define TMR2_CMP2_COMPARISON_24_MASK  16U
  #define TMR2_CMP2_COMPARISON_25_MASK  32U
  #define TMR2_CMP2_COMPARISON_26_MASK  64U
  #define TMR2_CMP2_COMPARISON_27_MASK  128U
  #define TMR2_CMP2_COMPARISON_28_MASK  256U
  #define TMR2_CMP2_COMPARISON_29_MASK  512U
  #define TMR2_CMP2_COMPARISON_210_MASK 1024U
  #define TMR2_CMP2_COMPARISON_211_MASK 2048U
  #define TMR2_CMP2_COMPARISON_212_MASK 4096U
  #define TMR2_CMP2_COMPARISON_213_MASK 8192U
  #define TMR2_CMP2_COMPARISON_214_MASK 16384U
  #define TMR2_CMP2_COMPARISON_215_MASK 32768U
  #define TMR2_CMP2_COMPARISON__20_MASK 1023U
  #define TMR2_CMP2_COMPARISON__20_BITNUM 0U
  #define TMR2_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMR2_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMR2_CMP2                     (*((volatile word *)0x001FFE91))


  /*** TMR2_CAP - Timer Channel 2 Capture Register; 0x001FFE92 ***/
  union {
    word Word;
  } TMR2_CAP_STR;
  
  #define TMR2_CAP                      (*((volatile word *)0x001FFE92))


  /*** TMR2_LOAD - Timer Channel 2 Load Register; 0x001FFE93 ***/
  union {
    word Word;
  } TMR2_LOAD_STR;
  
  #define TMR2_LOAD_LOAD0_MASK          1U
  #define TMR2_LOAD_LOAD1_MASK          2U
  #define TMR2_LOAD_LOAD2_MASK          4U
  #define TMR2_LOAD_LOAD3_MASK          8U
  #define TMR2_LOAD_LOAD4_MASK          16U
  #define TMR2_LOAD_LOAD5_MASK          32U
  #define TMR2_LOAD_LOAD6_MASK          64U
  #define TMR2_LOAD_LOAD7_MASK          128U
  #define TMR2_LOAD_LOAD8_MASK          256U
  #define TMR2_LOAD_LOAD9_MASK          512U
  #define TMR2_LOAD_LOAD10_MASK         1024U
  #define TMR2_LOAD_LOAD11_MASK         2048U
  #define TMR2_LOAD_LOAD12_MASK         4096U
  #define TMR2_LOAD_LOAD13_MASK         8192U
  #define TMR2_LOAD_LOAD14_MASK         16384U
  #define TMR2_LOAD_LOAD15_MASK         32768U
  #define TMR2_LOAD                     (*((volatile word *)0x001FFE93))


  /*** TMR2_HOLD - Timer Channel 2 Hold Register; 0x001FFE94 ***/
  union {
    word Word;
  } TMR2_HOLD_STR;
  
  #define TMR2_HOLD_HOLD0_MASK          1U
  #define TMR2_HOLD_HOLD1_MASK          2U
  #define TMR2_HOLD_HOLD2_MASK          4U
  #define TMR2_HOLD_HOLD3_MASK          8U
  #define TMR2_HOLD_HOLD4_MASK          16U
  #define TMR2_HOLD_HOLD5_MASK          32U
  #define TMR2_HOLD_HOLD6_MASK          64U
  #define TMR2_HOLD_HOLD7_MASK          128U
  #define TMR2_HOLD_HOLD8_MASK          256U
  #define TMR2_HOLD_HOLD9_MASK          512U
  #define TMR2_HOLD_HOLD10_MASK         1024U
  #define TMR2_HOLD_HOLD11_MASK         2048U
  #define TMR2_HOLD_HOLD12_MASK         4096U
  #define TMR2_HOLD_HOLD13_MASK         8192U
  #define TMR2_HOLD_HOLD14_MASK         16384U
  #define TMR2_HOLD_HOLD15_MASK         32768U
  #define TMR2_HOLD                     (*((volatile word *)0x001FFE94))


  /*** TMR2_CNTR - Timer Channel 2 Counter Register; 0x001FFE95 ***/
  union {
    word Word;
  } TMR2_CNTR_STR;
  
  #define TMR2_CNTR                     (*((volatile word *)0x001FFE95))


  /*** TMR2_CTL - Timer Channel 2 Control Register; 0x001FFE96 ***/
  union {
    word Word;
  } TMR2_CTL_STR;
  
  #define TMR2_CTL_OM0_MASK             1U
  #define TMR2_CTL_OM1_MASK             2U
  #define TMR2_CTL_OM2_MASK             4U
  #define TMR2_CTL_EXT_INIT_MASK        8U
  #define TMR2_CTL_DIR_MASK             16U
  #define TMR2_CTL_LENGTH_MASK          32U
  #define TMR2_CTL_ONCE_MASK            64U
  #define TMR2_CTL_SCS0_MASK            128U
  #define TMR2_CTL_SCS1_MASK            256U
  #define TMR2_CTL_PCS0_MASK            512U
  #define TMR2_CTL_PCS1_MASK            1024U
  #define TMR2_CTL_PCS2_MASK            2048U
  #define TMR2_CTL_PCS3_MASK            4096U
  #define TMR2_CTL_CM0_MASK             8192U
  #define TMR2_CTL_CM1_MASK             16384U
  #define TMR2_CTL_CM2_MASK             32768U
  #define TMR2_CTL_OM_MASK              7U
  #define TMR2_CTL_OM_BITNUM            0U
  #define TMR2_CTL_SCS_MASK             384U
  #define TMR2_CTL_SCS_BITNUM           7U
  #define TMR2_CTL_PCS_MASK             7680U
  #define TMR2_CTL_PCS_BITNUM           9U
  #define TMR2_CTL_CM_MASK              57344U
  #define TMR2_CTL_CM_BITNUM            13U
  #define TMR2_CTL                      (*((volatile word *)0x001FFE96))


  /*** TMR2_SCR - Timer Channel 2 Status and Control Register; 0x001FFE97 ***/
  union {
    word Word;
  } TMR2_SCR_STR;
  
  #define TMR2_SCR_OEN_MASK             1U
  #define TMR2_SCR_OPS_MASK             2U
  #define TMR2_SCR_FORCE_MASK           4U
  #define TMR2_SCR_VAL_MASK             8U
  #define TMR2_SCR_EEOF_MASK            16U
  #define TMR2_SCR_MSTR_MASK            32U
  #define TMR2_SCR_Capture_Mode0_MASK   64U
  #define TMR2_SCR_Capture_Mode1_MASK   128U
  #define TMR2_SCR_INPUT_MASK           256U
  #define TMR2_SCR_IPS_MASK             512U
  #define TMR2_SCR_IEFIE_MASK           1024U
  #define TMR2_SCR_IEF_MASK             2048U
  #define TMR2_SCR_TOFIE_MASK           4096U
  #define TMR2_SCR_TOF_MASK             8192U
  #define TMR2_SCR_TCFIE_MASK           16384U
  #define TMR2_SCR_TCF_MASK             32768U
  #define TMR2_SCR_Capture_Mode_MASK    192U
  #define TMR2_SCR_Capture_Mode_BITNUM  6U
  #define TMR2_SCR                      (*((volatile word *)0x001FFE97))


} TMR2_PRPH;

/******************************************
*** Peripheral TMR3
*******************************************/
typedef volatile struct {
  /*** TMR3_CMP1 - Timer Channel 3 Compare Register #1; 0x001FFE98 ***/
  union {
    word Word;
  } TMR3_CMP1_STR;
  
  #define TMR3_CMP1_COMPARISON_10_MASK  1U
  #define TMR3_CMP1_COMPARISON_11_MASK  2U
  #define TMR3_CMP1_COMPARISON_12_MASK  4U
  #define TMR3_CMP1_COMPARISON_13_MASK  8U
  #define TMR3_CMP1_COMPARISON_14_MASK  16U
  #define TMR3_CMP1_COMPARISON_15_MASK  32U
  #define TMR3_CMP1_COMPARISON_16_MASK  64U
  #define TMR3_CMP1_COMPARISON_17_MASK  128U
  #define TMR3_CMP1_COMPARISON_18_MASK  256U
  #define TMR3_CMP1_COMPARISON_19_MASK  512U
  #define TMR3_CMP1_COMPARISON_110_MASK 1024U
  #define TMR3_CMP1_COMPARISON_111_MASK 2048U
  #define TMR3_CMP1_COMPARISON_112_MASK 4096U
  #define TMR3_CMP1_COMPARISON_113_MASK 8192U
  #define TMR3_CMP1_COMPARISON_114_MASK 16384U
  #define TMR3_CMP1_COMPARISON_115_MASK 32768U
  #define TMR3_CMP1_COMPARISON__10_MASK 1023U
  #define TMR3_CMP1_COMPARISON__10_BITNUM 0U
  #define TMR3_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMR3_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMR3_CMP1                     (*((volatile word *)0x001FFE98))


  /*** TMR3_CMP2 - Timer Channel 3 Compare Register #2; 0x001FFE99 ***/
  union {
    word Word;
  } TMR3_CMP2_STR;
  
  #define TMR3_CMP2_COMPARISON_20_MASK  1U
  #define TMR3_CMP2_COMPARISON_21_MASK  2U
  #define TMR3_CMP2_COMPARISON_22_MASK  4U
  #define TMR3_CMP2_COMPARISON_23_MASK  8U
  #define TMR3_CMP2_COMPARISON_24_MASK  16U
  #define TMR3_CMP2_COMPARISON_25_MASK  32U
  #define TMR3_CMP2_COMPARISON_26_MASK  64U
  #define TMR3_CMP2_COMPARISON_27_MASK  128U
  #define TMR3_CMP2_COMPARISON_28_MASK  256U
  #define TMR3_CMP2_COMPARISON_29_MASK  512U
  #define TMR3_CMP2_COMPARISON_210_MASK 1024U
  #define TMR3_CMP2_COMPARISON_211_MASK 2048U
  #define TMR3_CMP2_COMPARISON_212_MASK 4096U
  #define TMR3_CMP2_COMPARISON_213_MASK 8192U
  #define TMR3_CMP2_COMPARISON_214_MASK 16384U
  #define TMR3_CMP2_COMPARISON_215_MASK 32768U
  #define TMR3_CMP2_COMPARISON__20_MASK 1023U
  #define TMR3_CMP2_COMPARISON__20_BITNUM 0U
  #define TMR3_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMR3_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMR3_CMP2                     (*((volatile word *)0x001FFE99))


  /*** TMR3_CAP - Timer Channel 3 Capture Register; 0x001FFE9A ***/
  union {
    word Word;
  } TMR3_CAP_STR;
  
  #define TMR3_CAP                      (*((volatile word *)0x001FFE9A))


  /*** TMR3_LOAD - Timer Channel 3 Load Register; 0x001FFE9B ***/
  union {
    word Word;
  } TMR3_LOAD_STR;
  
  #define TMR3_LOAD_LOAD0_MASK          1U
  #define TMR3_LOAD_LOAD1_MASK          2U
  #define TMR3_LOAD_LOAD2_MASK          4U
  #define TMR3_LOAD_LOAD3_MASK          8U
  #define TMR3_LOAD_LOAD4_MASK          16U
  #define TMR3_LOAD_LOAD5_MASK          32U
  #define TMR3_LOAD_LOAD6_MASK          64U
  #define TMR3_LOAD_LOAD7_MASK          128U
  #define TMR3_LOAD_LOAD8_MASK          256U
  #define TMR3_LOAD_LOAD9_MASK          512U
  #define TMR3_LOAD_LOAD10_MASK         1024U
  #define TMR3_LOAD_LOAD11_MASK         2048U
  #define TMR3_LOAD_LOAD12_MASK         4096U
  #define TMR3_LOAD_LOAD13_MASK         8192U
  #define TMR3_LOAD_LOAD14_MASK         16384U
  #define TMR3_LOAD_LOAD15_MASK         32768U
  #define TMR3_LOAD                     (*((volatile word *)0x001FFE9B))


  /*** TMR3_HOLD - Timer Channel 3 Hold Register; 0x001FFE9C ***/
  union {
    word Word;
  } TMR3_HOLD_STR;
  
  #define TMR3_HOLD_HOLD0_MASK          1U
  #define TMR3_HOLD_HOLD1_MASK          2U
  #define TMR3_HOLD_HOLD2_MASK          4U
  #define TMR3_HOLD_HOLD3_MASK          8U
  #define TMR3_HOLD_HOLD4_MASK          16U
  #define TMR3_HOLD_HOLD5_MASK          32U
  #define TMR3_HOLD_HOLD6_MASK          64U
  #define TMR3_HOLD_HOLD7_MASK          128U
  #define TMR3_HOLD_HOLD8_MASK          256U
  #define TMR3_HOLD_HOLD9_MASK          512U
  #define TMR3_HOLD_HOLD10_MASK         1024U
  #define TMR3_HOLD_HOLD11_MASK         2048U
  #define TMR3_HOLD_HOLD12_MASK         4096U
  #define TMR3_HOLD_HOLD13_MASK         8192U
  #define TMR3_HOLD_HOLD14_MASK         16384U
  #define TMR3_HOLD_HOLD15_MASK         32768U
  #define TMR3_HOLD                     (*((volatile word *)0x001FFE9C))


  /*** TMR3_CNTR - Timer Channel 3 Counter Register; 0x001FFE9D ***/
  union {
    word Word;
  } TMR3_CNTR_STR;
  
  #define TMR3_CNTR                     (*((volatile word *)0x001FFE9D))


  /*** TMR3_CTL - Timer Channel 3 Control Register; 0x001FFE9E ***/
  union {
    word Word;
  } TMR3_CTL_STR;
  
  #define TMR3_CTL_OM0_MASK             1U
  #define TMR3_CTL_OM1_MASK             2U
  #define TMR3_CTL_OM2_MASK             4U
  #define TMR3_CTL_EXT_INIT_MASK        8U
  #define TMR3_CTL_DIR_MASK             16U
  #define TMR3_CTL_LENGTH_MASK          32U
  #define TMR3_CTL_ONCE_MASK            64U
  #define TMR3_CTL_SCS0_MASK            128U
  #define TMR3_CTL_SCS1_MASK            256U
  #define TMR3_CTL_PCS0_MASK            512U
  #define TMR3_CTL_PCS1_MASK            1024U
  #define TMR3_CTL_PCS2_MASK            2048U
  #define TMR3_CTL_PCS3_MASK            4096U
  #define TMR3_CTL_CM0_MASK             8192U
  #define TMR3_CTL_CM1_MASK             16384U
  #define TMR3_CTL_CM2_MASK             32768U
  #define TMR3_CTL_OM_MASK              7U
  #define TMR3_CTL_OM_BITNUM            0U
  #define TMR3_CTL_SCS_MASK             384U
  #define TMR3_CTL_SCS_BITNUM           7U
  #define TMR3_CTL_PCS_MASK             7680U
  #define TMR3_CTL_PCS_BITNUM           9U
  #define TMR3_CTL_CM_MASK              57344U
  #define TMR3_CTL_CM_BITNUM            13U
  #define TMR3_CTL                      (*((volatile word *)0x001FFE9E))


  /*** TMR3_SCR - Timer Channel 3 Status and Control Register; 0x001FFE9F ***/
  union {
    word Word;
  } TMR3_SCR_STR;
  
  #define TMR3_SCR_OEN_MASK             1U
  #define TMR3_SCR_OPS_MASK             2U
  #define TMR3_SCR_FORCE_MASK           4U
  #define TMR3_SCR_VAL_MASK             8U
  #define TMR3_SCR_EEOF_MASK            16U
  #define TMR3_SCR_MSTR_MASK            32U
  #define TMR3_SCR_Capture_Mode0_MASK   64U
  #define TMR3_SCR_Capture_Mode1_MASK   128U
  #define TMR3_SCR_INPUT_MASK           256U
  #define TMR3_SCR_IPS_MASK             512U
  #define TMR3_SCR_IEFIE_MASK           1024U
  #define TMR3_SCR_IEF_MASK             2048U
  #define TMR3_SCR_TOFIE_MASK           4096U
  #define TMR3_SCR_TOF_MASK             8192U
  #define TMR3_SCR_TCFIE_MASK           16384U
  #define TMR3_SCR_TCF_MASK             32768U
  #define TMR3_SCR_Capture_Mode_MASK    192U
  #define TMR3_SCR_Capture_Mode_BITNUM  6U
  #define TMR3_SCR                      (*((volatile word *)0x001FFE9F))


  word Reserved0[32];                  /* Reserved (unused) registers */

} TMR3_PRPH;

/******************************************
*** Peripheral DMA0
*******************************************/
typedef volatile struct {
  /*** DMA_0_TC - DMA 0 Transfer Control; 0x001FFEC0 ***/
  union {
    word Word;
  } DMA_0_TC_STR;
  
  #define DMA_0_TC_DS_M0_MASK           1U
  #define DMA_0_TC_DS_M1_MASK           2U
  #define DMA_0_TC_SS_M0_MASK           4U
  #define DMA_0_TC_SS_M1_MASK           8U
  #define DMA_0_TC_PERIPH_SEL0_MASK     16U
  #define DMA_0_TC_PERIPH_SEL1_MASK     32U
  #define DMA_0_TC_PERIPH_SEL2_MASK     64U
  #define DMA_0_TC_PERIPH_SEL3_MASK     128U
  #define DMA_0_TC_PERIPH_SEL4_MASK     256U
  #define DMA_0_TC_DATASIZE_MASK        4096U
  #define DMA_0_TC_INTRPEND_MASK        8192U
  #define DMA_0_TC_INTRON_MASK          16384U
  #define DMA_0_TC_DMAON_MASK           32768U
  #define DMA_0_TC_DS_M_MASK            3U
  #define DMA_0_TC_DS_M_BITNUM          0U
  #define DMA_0_TC_SS_M_MASK            12U
  #define DMA_0_TC_SS_M_BITNUM          2U
  #define DMA_0_TC_PERIPH_SEL_MASK      496U
  #define DMA_0_TC_PERIPH_SEL_BITNUM    4U
  #define DMA_0_TC                      (*((volatile word *)0x001FFEC0))


  /*** DMA_0_CQS - DMA 0 Circular Queue Size; 0x001FFEC1 ***/
  union {
    word Word;
  } DMA_0_CQS_STR;
  
  #define DMA_0_CQS_DMACQS0_MASK        1U
  #define DMA_0_CQS_DMACQS1_MASK        2U
  #define DMA_0_CQS_DMACQS2_MASK        4U
  #define DMA_0_CQS_DMACQS3_MASK        8U
  #define DMA_0_CQS_DMACQS4_MASK        16U
  #define DMA_0_CQS_DMACQS5_MASK        32U
  #define DMA_0_CQS_DMACQS6_MASK        64U
  #define DMA_0_CQS_DMACQS7_MASK        128U
  #define DMA_0_CQS_DMACQS8_MASK        256U
  #define DMA_0_CQS_DMACQS9_MASK        512U
  #define DMA_0_CQS_DMACQS10_MASK       1024U
  #define DMA_0_CQS_DMACQS11_MASK       2048U
  #define DMA_0_CQS_DMACQS12_MASK       4096U
  #define DMA_0_CQS_DMACQS13_MASK       8192U
  #define DMA_0_CQS_DMACQS14_MASK       16384U
  #define DMA_0_CQS_DMACQS15_MASK       32768U
  #define DMA_0_CQS                     (*((volatile word *)0x001FFEC1))


  /*** DMA_0_CNT - DMA 0 Transfer Count; 0x001FFEC2 ***/
  union {
    word Word;
  } DMA_0_CNT_STR;
  
  #define DMA_0_CNT_DMACNT0_MASK        1U
  #define DMA_0_CNT_DMACNT1_MASK        2U
  #define DMA_0_CNT_DMACNT2_MASK        4U
  #define DMA_0_CNT_DMACNT3_MASK        8U
  #define DMA_0_CNT_DMACNT4_MASK        16U
  #define DMA_0_CNT_DMACNT5_MASK        32U
  #define DMA_0_CNT_DMACNT6_MASK        64U
  #define DMA_0_CNT_DMACNT7_MASK        128U
  #define DMA_0_CNT_DMACNT8_MASK        256U
  #define DMA_0_CNT_DMACNT9_MASK        512U
  #define DMA_0_CNT_DMACNT10_MASK       1024U
  #define DMA_0_CNT_DMACNT11_MASK       2048U
  #define DMA_0_CNT_DMACNT12_MASK       4096U
  #define DMA_0_CNT_DMACNT13_MASK       8192U
  #define DMA_0_CNT_DMACNT14_MASK       16384U
  #define DMA_0_CNT_DMACNT15_MASK       32768U
  #define DMA_0_CNT                     (*((volatile word *)0x001FFEC2))


  /*** DMA_0_DAL - DMA 0 Destination Address Low; 0x001FFEC3 ***/
  union {
    word Word;
  } DMA_0_DAL_STR;
  
  #define DMA_0_DAL_DMADAL0_MASK        1U
  #define DMA_0_DAL_DMADAL1_MASK        2U
  #define DMA_0_DAL_DMADAL2_MASK        4U
  #define DMA_0_DAL_DMADAL3_MASK        8U
  #define DMA_0_DAL_DMADAL4_MASK        16U
  #define DMA_0_DAL_DMADAL5_MASK        32U
  #define DMA_0_DAL_DMADAL6_MASK        64U
  #define DMA_0_DAL_DMADAL7_MASK        128U
  #define DMA_0_DAL_DMADAL8_MASK        256U
  #define DMA_0_DAL_DMADAL9_MASK        512U
  #define DMA_0_DAL_DMADAL10_MASK       1024U
  #define DMA_0_DAL_DMADAL11_MASK       2048U
  #define DMA_0_DAL_DMADAL12_MASK       4096U
  #define DMA_0_DAL_DMADAL13_MASK       8192U
  #define DMA_0_DAL_DMADAL14_MASK       16384U
  #define DMA_0_DAL_DMADAL15_MASK       32768U
  #define DMA_0_DAL                     (*((volatile word *)0x001FFEC3))


  /*** DMA_0_DAH - DMA 0 Destination Address High; 0x001FFEC4 ***/
  union {
    word Word;
  } DMA_0_DAH_STR;
  
  #define DMA_0_DAH_DMADAH0_MASK        1U
  #define DMA_0_DAH_DMADAH1_MASK        2U
  #define DMA_0_DAH_DMADAH2_MASK        4U
  #define DMA_0_DAH_DMADAH3_MASK        8U
  #define DMA_0_DAH_DMADAH4_MASK        16U
  #define DMA_0_DAH_DMADAH5_MASK        32U
  #define DMA_0_DAH_DMADAH6_MASK        64U
  #define DMA_0_DAH_DMADAH7_MASK        128U
  #define DMA_0_DAH_DMADAH_MASK         255U
  #define DMA_0_DAH_DMADAH_BITNUM       0U
  #define DMA_0_DAH                     (*((volatile word *)0x001FFEC4))


  /*** DMA_0_SAL - DMA 0 Source Address Low; 0x001FFEC5 ***/
  union {
    word Word;
  } DMA_0_SAL_STR;
  
  #define DMA_0_SAL_DMASAL0_MASK        1U
  #define DMA_0_SAL_DMASAL1_MASK        2U
  #define DMA_0_SAL_DMASAL2_MASK        4U
  #define DMA_0_SAL_DMASAL3_MASK        8U
  #define DMA_0_SAL_DMASAL4_MASK        16U
  #define DMA_0_SAL_DMASAL5_MASK        32U
  #define DMA_0_SAL_DMASAL6_MASK        64U
  #define DMA_0_SAL_DMASAL7_MASK        128U
  #define DMA_0_SAL_DMASAL8_MASK        256U
  #define DMA_0_SAL_DMASAL9_MASK        512U
  #define DMA_0_SAL_DMASAL10_MASK       1024U
  #define DMA_0_SAL_DMASAL11_MASK       2048U
  #define DMA_0_SAL_DMASAL12_MASK       4096U
  #define DMA_0_SAL_DMASAL13_MASK       8192U
  #define DMA_0_SAL_DMASAL14_MASK       16384U
  #define DMA_0_SAL_DMASAL15_MASK       32768U
  #define DMA_0_SAL                     (*((volatile word *)0x001FFEC5))


  /*** DMA_0_SAH - DMA 0 Source Address High; 0x001FFEC6 ***/
  union {
    word Word;
  } DMA_0_SAH_STR;
  
  #define DMA_0_SAH_DMASAH0_MASK        1U
  #define DMA_0_SAH_DMASAH1_MASK        2U
  #define DMA_0_SAH_DMASAH2_MASK        4U
  #define DMA_0_SAH_DMASAH3_MASK        8U
  #define DMA_0_SAH_DMASAH4_MASK        16U
  #define DMA_0_SAH_DMASAH5_MASK        32U
  #define DMA_0_SAH_DMASAH6_MASK        64U
  #define DMA_0_SAH_DMASAH7_MASK        128U
  #define DMA_0_SAH_DMASAH_MASK         255U
  #define DMA_0_SAH_DMASAH_BITNUM       0U
  #define DMA_0_SAH                     (*((volatile word *)0x001FFEC6))


  word Reserved0[1];                   /* Reserved (unused) registers */

} DMA0_PRPH;

/******************************************
*** Peripheral DMA1
*******************************************/
typedef volatile struct {
  /*** DMA_1_TC - DMA 1 Transfer Control; 0x001FFEC8 ***/
  union {
    word Word;
  } DMA_1_TC_STR;
  
  #define DMA_1_TC_DS_M0_MASK           1U
  #define DMA_1_TC_DS_M1_MASK           2U
  #define DMA_1_TC_SS_M0_MASK           4U
  #define DMA_1_TC_SS_M1_MASK           8U
  #define DMA_1_TC_PERIPH_SEL0_MASK     16U
  #define DMA_1_TC_PERIPH_SEL1_MASK     32U
  #define DMA_1_TC_PERIPH_SEL2_MASK     64U
  #define DMA_1_TC_PERIPH_SEL3_MASK     128U
  #define DMA_1_TC_PERIPH_SEL4_MASK     256U
  #define DMA_1_TC_DATASIZE_MASK        4096U
  #define DMA_1_TC_INTRPEND_MASK        8192U
  #define DMA_1_TC_INTRON_MASK          16384U
  #define DMA_1_TC_DMAON_MASK           32768U
  #define DMA_1_TC_DS_M_MASK            3U
  #define DMA_1_TC_DS_M_BITNUM          0U
  #define DMA_1_TC_SS_M_MASK            12U
  #define DMA_1_TC_SS_M_BITNUM          2U
  #define DMA_1_TC_PERIPH_SEL_MASK      496U
  #define DMA_1_TC_PERIPH_SEL_BITNUM    4U
  #define DMA_1_TC                      (*((volatile word *)0x001FFEC8))


  /*** DMA_1_CQS - DMA 1 Circular Queue Size; 0x001FFEC9 ***/
  union {
    word Word;
  } DMA_1_CQS_STR;
  
  #define DMA_1_CQS_DMACQS0_MASK        1U
  #define DMA_1_CQS_DMACQS1_MASK        2U
  #define DMA_1_CQS_DMACQS2_MASK        4U
  #define DMA_1_CQS_DMACQS3_MASK        8U
  #define DMA_1_CQS_DMACQS4_MASK        16U
  #define DMA_1_CQS_DMACQS5_MASK        32U
  #define DMA_1_CQS_DMACQS6_MASK        64U
  #define DMA_1_CQS_DMACQS7_MASK        128U
  #define DMA_1_CQS_DMACQS8_MASK        256U
  #define DMA_1_CQS_DMACQS9_MASK        512U
  #define DMA_1_CQS_DMACQS10_MASK       1024U
  #define DMA_1_CQS_DMACQS11_MASK       2048U
  #define DMA_1_CQS_DMACQS12_MASK       4096U
  #define DMA_1_CQS_DMACQS13_MASK       8192U
  #define DMA_1_CQS_DMACQS14_MASK       16384U
  #define DMA_1_CQS_DMACQS15_MASK       32768U
  #define DMA_1_CQS                     (*((volatile word *)0x001FFEC9))


  /*** DMA_1_CNT - DMA 1 Transfer Count; 0x001FFECA ***/
  union {
    word Word;
  } DMA_1_CNT_STR;
  
  #define DMA_1_CNT_DMACNT0_MASK        1U
  #define DMA_1_CNT_DMACNT1_MASK        2U
  #define DMA_1_CNT_DMACNT2_MASK        4U
  #define DMA_1_CNT_DMACNT3_MASK        8U
  #define DMA_1_CNT_DMACNT4_MASK        16U
  #define DMA_1_CNT_DMACNT5_MASK        32U
  #define DMA_1_CNT_DMACNT6_MASK        64U
  #define DMA_1_CNT_DMACNT7_MASK        128U
  #define DMA_1_CNT_DMACNT8_MASK        256U
  #define DMA_1_CNT_DMACNT9_MASK        512U
  #define DMA_1_CNT_DMACNT10_MASK       1024U
  #define DMA_1_CNT_DMACNT11_MASK       2048U
  #define DMA_1_CNT_DMACNT12_MASK       4096U
  #define DMA_1_CNT_DMACNT13_MASK       8192U
  #define DMA_1_CNT_DMACNT14_MASK       16384U
  #define DMA_1_CNT_DMACNT15_MASK       32768U
  #define DMA_1_CNT                     (*((volatile word *)0x001FFECA))


  /*** DMA_1_DAL - DMA 1 Destination Address Low; 0x001FFECB ***/
  union {
    word Word;
  } DMA_1_DAL_STR;
  
  #define DMA_1_DAL_DMADAL0_MASK        1U
  #define DMA_1_DAL_DMADAL1_MASK        2U
  #define DMA_1_DAL_DMADAL2_MASK        4U
  #define DMA_1_DAL_DMADAL3_MASK        8U
  #define DMA_1_DAL_DMADAL4_MASK        16U
  #define DMA_1_DAL_DMADAL5_MASK        32U
  #define DMA_1_DAL_DMADAL6_MASK        64U
  #define DMA_1_DAL_DMADAL7_MASK        128U
  #define DMA_1_DAL_DMADAL8_MASK        256U
  #define DMA_1_DAL_DMADAL9_MASK        512U
  #define DMA_1_DAL_DMADAL10_MASK       1024U
  #define DMA_1_DAL_DMADAL11_MASK       2048U
  #define DMA_1_DAL_DMADAL12_MASK       4096U
  #define DMA_1_DAL_DMADAL13_MASK       8192U
  #define DMA_1_DAL_DMADAL14_MASK       16384U
  #define DMA_1_DAL_DMADAL15_MASK       32768U
  #define DMA_1_DAL                     (*((volatile word *)0x001FFECB))


  /*** DMA_1_DAH - DMA 1 Destination Address High; 0x001FFECC ***/
  union {
    word Word;
  } DMA_1_DAH_STR;
  
  #define DMA_1_DAH_DMADAH0_MASK        1U
  #define DMA_1_DAH_DMADAH1_MASK        2U
  #define DMA_1_DAH_DMADAH2_MASK        4U
  #define DMA_1_DAH_DMADAH3_MASK        8U
  #define DMA_1_DAH_DMADAH4_MASK        16U
  #define DMA_1_DAH_DMADAH5_MASK        32U
  #define DMA_1_DAH_DMADAH6_MASK        64U
  #define DMA_1_DAH_DMADAH7_MASK        128U
  #define DMA_1_DAH_DMADAH_MASK         255U
  #define DMA_1_DAH_DMADAH_BITNUM       0U
  #define DMA_1_DAH                     (*((volatile word *)0x001FFECC))


  /*** DMA_1_SAL - DMA 1 Source Address Low; 0x001FFECD ***/
  union {
    word Word;
  } DMA_1_SAL_STR;
  
  #define DMA_1_SAL_DMASAL0_MASK        1U
  #define DMA_1_SAL_DMASAL1_MASK        2U
  #define DMA_1_SAL_DMASAL2_MASK        4U
  #define DMA_1_SAL_DMASAL3_MASK        8U
  #define DMA_1_SAL_DMASAL4_MASK        16U
  #define DMA_1_SAL_DMASAL5_MASK        32U
  #define DMA_1_SAL_DMASAL6_MASK        64U
  #define DMA_1_SAL_DMASAL7_MASK        128U
  #define DMA_1_SAL_DMASAL8_MASK        256U
  #define DMA_1_SAL_DMASAL9_MASK        512U
  #define DMA_1_SAL_DMASAL10_MASK       1024U
  #define DMA_1_SAL_DMASAL11_MASK       2048U
  #define DMA_1_SAL_DMASAL12_MASK       4096U
  #define DMA_1_SAL_DMASAL13_MASK       8192U
  #define DMA_1_SAL_DMASAL14_MASK       16384U
  #define DMA_1_SAL_DMASAL15_MASK       32768U
  #define DMA_1_SAL                     (*((volatile word *)0x001FFECD))


  /*** DMA_1_SAH - DMA 1 Source Address High; 0x001FFECE ***/
  union {
    word Word;
  } DMA_1_SAH_STR;
  
  #define DMA_1_SAH_DMASAH0_MASK        1U
  #define DMA_1_SAH_DMASAH1_MASK        2U
  #define DMA_1_SAH_DMASAH2_MASK        4U
  #define DMA_1_SAH_DMASAH3_MASK        8U
  #define DMA_1_SAH_DMASAH4_MASK        16U
  #define DMA_1_SAH_DMASAH5_MASK        32U
  #define DMA_1_SAH_DMASAH6_MASK        64U
  #define DMA_1_SAH_DMASAH7_MASK        128U
  #define DMA_1_SAH_DMASAH_MASK         255U
  #define DMA_1_SAH_DMASAH_BITNUM       0U
  #define DMA_1_SAH                     (*((volatile word *)0x001FFECE))


  word Reserved0[1];                   /* Reserved (unused) registers */

} DMA1_PRPH;

/******************************************
*** Peripheral DMA2
*******************************************/
typedef volatile struct {
  /*** DMA_2_TC - DMA 2 Transfer Control; 0x001FFED0 ***/
  union {
    word Word;
  } DMA_2_TC_STR;
  
  #define DMA_2_TC_DS_M0_MASK           1U
  #define DMA_2_TC_DS_M1_MASK           2U
  #define DMA_2_TC_SS_M0_MASK           4U
  #define DMA_2_TC_SS_M1_MASK           8U
  #define DMA_2_TC_PERIPH_SEL0_MASK     16U
  #define DMA_2_TC_PERIPH_SEL1_MASK     32U
  #define DMA_2_TC_PERIPH_SEL2_MASK     64U
  #define DMA_2_TC_PERIPH_SEL3_MASK     128U
  #define DMA_2_TC_PERIPH_SEL4_MASK     256U
  #define DMA_2_TC_DATASIZE_MASK        4096U
  #define DMA_2_TC_INTRPEND_MASK        8192U
  #define DMA_2_TC_INTRON_MASK          16384U
  #define DMA_2_TC_DMAON_MASK           32768U
  #define DMA_2_TC_DS_M_MASK            3U
  #define DMA_2_TC_DS_M_BITNUM          0U
  #define DMA_2_TC_SS_M_MASK            12U
  #define DMA_2_TC_SS_M_BITNUM          2U
  #define DMA_2_TC_PERIPH_SEL_MASK      496U
  #define DMA_2_TC_PERIPH_SEL_BITNUM    4U
  #define DMA_2_TC                      (*((volatile word *)0x001FFED0))


  /*** DMA_2_CQS - DMA 2 Circular Queue Size; 0x001FFED1 ***/
  union {
    word Word;
  } DMA_2_CQS_STR;
  
  #define DMA_2_CQS_DMACQS0_MASK        1U
  #define DMA_2_CQS_DMACQS1_MASK        2U
  #define DMA_2_CQS_DMACQS2_MASK        4U
  #define DMA_2_CQS_DMACQS3_MASK        8U
  #define DMA_2_CQS_DMACQS4_MASK        16U
  #define DMA_2_CQS_DMACQS5_MASK        32U
  #define DMA_2_CQS_DMACQS6_MASK        64U
  #define DMA_2_CQS_DMACQS7_MASK        128U
  #define DMA_2_CQS_DMACQS8_MASK        256U
  #define DMA_2_CQS_DMACQS9_MASK        512U
  #define DMA_2_CQS_DMACQS10_MASK       1024U
  #define DMA_2_CQS_DMACQS11_MASK       2048U
  #define DMA_2_CQS_DMACQS12_MASK       4096U
  #define DMA_2_CQS_DMACQS13_MASK       8192U
  #define DMA_2_CQS_DMACQS14_MASK       16384U
  #define DMA_2_CQS_DMACQS15_MASK       32768U
  #define DMA_2_CQS                     (*((volatile word *)0x001FFED1))


  /*** DMA_2_CNT - DMA 2 Transfer Count; 0x001FFED2 ***/
  union {
    word Word;
  } DMA_2_CNT_STR;
  
  #define DMA_2_CNT_DMACNT0_MASK        1U
  #define DMA_2_CNT_DMACNT1_MASK        2U
  #define DMA_2_CNT_DMACNT2_MASK        4U
  #define DMA_2_CNT_DMACNT3_MASK        8U
  #define DMA_2_CNT_DMACNT4_MASK        16U
  #define DMA_2_CNT_DMACNT5_MASK        32U
  #define DMA_2_CNT_DMACNT6_MASK        64U
  #define DMA_2_CNT_DMACNT7_MASK        128U
  #define DMA_2_CNT_DMACNT8_MASK        256U
  #define DMA_2_CNT_DMACNT9_MASK        512U
  #define DMA_2_CNT_DMACNT10_MASK       1024U
  #define DMA_2_CNT_DMACNT11_MASK       2048U
  #define DMA_2_CNT_DMACNT12_MASK       4096U
  #define DMA_2_CNT_DMACNT13_MASK       8192U
  #define DMA_2_CNT_DMACNT14_MASK       16384U
  #define DMA_2_CNT_DMACNT15_MASK       32768U
  #define DMA_2_CNT                     (*((volatile word *)0x001FFED2))


  /*** DMA_2_DAL - DMA 2 Destination Address Low; 0x001FFED3 ***/
  union {
    word Word;
  } DMA_2_DAL_STR;
  
  #define DMA_2_DAL_DMADAL0_MASK        1U
  #define DMA_2_DAL_DMADAL1_MASK        2U
  #define DMA_2_DAL_DMADAL2_MASK        4U
  #define DMA_2_DAL_DMADAL3_MASK        8U
  #define DMA_2_DAL_DMADAL4_MASK        16U
  #define DMA_2_DAL_DMADAL5_MASK        32U
  #define DMA_2_DAL_DMADAL6_MASK        64U
  #define DMA_2_DAL_DMADAL7_MASK        128U
  #define DMA_2_DAL_DMADAL8_MASK        256U
  #define DMA_2_DAL_DMADAL9_MASK        512U
  #define DMA_2_DAL_DMADAL10_MASK       1024U
  #define DMA_2_DAL_DMADAL11_MASK       2048U
  #define DMA_2_DAL_DMADAL12_MASK       4096U
  #define DMA_2_DAL_DMADAL13_MASK       8192U
  #define DMA_2_DAL_DMADAL14_MASK       16384U
  #define DMA_2_DAL_DMADAL15_MASK       32768U
  #define DMA_2_DAL                     (*((volatile word *)0x001FFED3))


  /*** DMA_2_DAH - DMA 2 Destination Address High; 0x001FFED4 ***/
  union {
    word Word;
  } DMA_2_DAH_STR;
  
  #define DMA_2_DAH_DMADAH0_MASK        1U
  #define DMA_2_DAH_DMADAH1_MASK        2U
  #define DMA_2_DAH_DMADAH2_MASK        4U
  #define DMA_2_DAH_DMADAH3_MASK        8U
  #define DMA_2_DAH_DMADAH4_MASK        16U
  #define DMA_2_DAH_DMADAH5_MASK        32U
  #define DMA_2_DAH_DMADAH6_MASK        64U
  #define DMA_2_DAH_DMADAH7_MASK        128U
  #define DMA_2_DAH_DMADAH_MASK         255U
  #define DMA_2_DAH_DMADAH_BITNUM       0U
  #define DMA_2_DAH                     (*((volatile word *)0x001FFED4))


  /*** DMA_2_SAL - DMA 2 Source Address Low; 0x001FFED5 ***/
  union {
    word Word;
  } DMA_2_SAL_STR;
  
  #define DMA_2_SAL_DMASAL0_MASK        1U
  #define DMA_2_SAL_DMASAL1_MASK        2U
  #define DMA_2_SAL_DMASAL2_MASK        4U
  #define DMA_2_SAL_DMASAL3_MASK        8U
  #define DMA_2_SAL_DMASAL4_MASK        16U
  #define DMA_2_SAL_DMASAL5_MASK        32U
  #define DMA_2_SAL_DMASAL6_MASK        64U
  #define DMA_2_SAL_DMASAL7_MASK        128U
  #define DMA_2_SAL_DMASAL8_MASK        256U
  #define DMA_2_SAL_DMASAL9_MASK        512U
  #define DMA_2_SAL_DMASAL10_MASK       1024U
  #define DMA_2_SAL_DMASAL11_MASK       2048U
  #define DMA_2_SAL_DMASAL12_MASK       4096U
  #define DMA_2_SAL_DMASAL13_MASK       8192U
  #define DMA_2_SAL_DMASAL14_MASK       16384U
  #define DMA_2_SAL_DMASAL15_MASK       32768U
  #define DMA_2_SAL                     (*((volatile word *)0x001FFED5))


  /*** DMA_2_SAH - DMA 2 Source Address High; 0x001FFED6 ***/
  union {
    word Word;
  } DMA_2_SAH_STR;
  
  #define DMA_2_SAH_DMASAH0_MASK        1U
  #define DMA_2_SAH_DMASAH1_MASK        2U
  #define DMA_2_SAH_DMASAH2_MASK        4U
  #define DMA_2_SAH_DMASAH3_MASK        8U
  #define DMA_2_SAH_DMASAH4_MASK        16U
  #define DMA_2_SAH_DMASAH5_MASK        32U
  #define DMA_2_SAH_DMASAH6_MASK        64U
  #define DMA_2_SAH_DMASAH7_MASK        128U
  #define DMA_2_SAH_DMASAH_MASK         255U
  #define DMA_2_SAH_DMASAH_BITNUM       0U
  #define DMA_2_SAH                     (*((volatile word *)0x001FFED6))


  word Reserved0[1];                   /* Reserved (unused) registers */

} DMA2_PRPH;

/******************************************
*** Peripheral DMA3
*******************************************/
typedef volatile struct {
  /*** DMA_3_TC - DMA 3 Transfer Control; 0x001FFED8 ***/
  union {
    word Word;
  } DMA_3_TC_STR;
  
  #define DMA_3_TC_DS_M0_MASK           1U
  #define DMA_3_TC_DS_M1_MASK           2U
  #define DMA_3_TC_SS_M0_MASK           4U
  #define DMA_3_TC_SS_M1_MASK           8U
  #define DMA_3_TC_PERIPH_SEL0_MASK     16U
  #define DMA_3_TC_PERIPH_SEL1_MASK     32U
  #define DMA_3_TC_PERIPH_SEL2_MASK     64U
  #define DMA_3_TC_PERIPH_SEL3_MASK     128U
  #define DMA_3_TC_PERIPH_SEL4_MASK     256U
  #define DMA_3_TC_DATASIZE_MASK        4096U
  #define DMA_3_TC_INTRPEND_MASK        8192U
  #define DMA_3_TC_INTRON_MASK          16384U
  #define DMA_3_TC_DMAON_MASK           32768U
  #define DMA_3_TC_DS_M_MASK            3U
  #define DMA_3_TC_DS_M_BITNUM          0U
  #define DMA_3_TC_SS_M_MASK            12U
  #define DMA_3_TC_SS_M_BITNUM          2U
  #define DMA_3_TC_PERIPH_SEL_MASK      496U
  #define DMA_3_TC_PERIPH_SEL_BITNUM    4U
  #define DMA_3_TC                      (*((volatile word *)0x001FFED8))


  /*** DMA_3_CQS - DMA 3 Circular Queue Size; 0x001FFED9 ***/
  union {
    word Word;
  } DMA_3_CQS_STR;
  
  #define DMA_3_CQS_DMACQS0_MASK        1U
  #define DMA_3_CQS_DMACQS1_MASK        2U
  #define DMA_3_CQS_DMACQS2_MASK        4U
  #define DMA_3_CQS_DMACQS3_MASK        8U
  #define DMA_3_CQS_DMACQS4_MASK        16U
  #define DMA_3_CQS_DMACQS5_MASK        32U
  #define DMA_3_CQS_DMACQS6_MASK        64U
  #define DMA_3_CQS_DMACQS7_MASK        128U
  #define DMA_3_CQS_DMACQS8_MASK        256U
  #define DMA_3_CQS_DMACQS9_MASK        512U
  #define DMA_3_CQS_DMACQS10_MASK       1024U
  #define DMA_3_CQS_DMACQS11_MASK       2048U
  #define DMA_3_CQS_DMACQS12_MASK       4096U
  #define DMA_3_CQS_DMACQS13_MASK       8192U
  #define DMA_3_CQS_DMACQS14_MASK       16384U
  #define DMA_3_CQS_DMACQS15_MASK       32768U
  #define DMA_3_CQS                     (*((volatile word *)0x001FFED9))


  /*** DMA_3_CNT - DMA 3 Transfer Count; 0x001FFEDA ***/
  union {
    word Word;
  } DMA_3_CNT_STR;
  
  #define DMA_3_CNT_DMACNT0_MASK        1U
  #define DMA_3_CNT_DMACNT1_MASK        2U
  #define DMA_3_CNT_DMACNT2_MASK        4U
  #define DMA_3_CNT_DMACNT3_MASK        8U
  #define DMA_3_CNT_DMACNT4_MASK        16U
  #define DMA_3_CNT_DMACNT5_MASK        32U
  #define DMA_3_CNT_DMACNT6_MASK        64U
  #define DMA_3_CNT_DMACNT7_MASK        128U
  #define DMA_3_CNT_DMACNT8_MASK        256U
  #define DMA_3_CNT_DMACNT9_MASK        512U
  #define DMA_3_CNT_DMACNT10_MASK       1024U
  #define DMA_3_CNT_DMACNT11_MASK       2048U
  #define DMA_3_CNT_DMACNT12_MASK       4096U
  #define DMA_3_CNT_DMACNT13_MASK       8192U
  #define DMA_3_CNT_DMACNT14_MASK       16384U
  #define DMA_3_CNT_DMACNT15_MASK       32768U
  #define DMA_3_CNT                     (*((volatile word *)0x001FFEDA))


  /*** DMA_3_DAL - DMA 3 Destination Address Low; 0x001FFEDB ***/
  union {
    word Word;
  } DMA_3_DAL_STR;
  
  #define DMA_3_DAL_DMADAL0_MASK        1U
  #define DMA_3_DAL_DMADAL1_MASK        2U
  #define DMA_3_DAL_DMADAL2_MASK        4U
  #define DMA_3_DAL_DMADAL3_MASK        8U
  #define DMA_3_DAL_DMADAL4_MASK        16U
  #define DMA_3_DAL_DMADAL5_MASK        32U
  #define DMA_3_DAL_DMADAL6_MASK        64U
  #define DMA_3_DAL_DMADAL7_MASK        128U
  #define DMA_3_DAL_DMADAL8_MASK        256U
  #define DMA_3_DAL_DMADAL9_MASK        512U
  #define DMA_3_DAL_DMADAL10_MASK       1024U
  #define DMA_3_DAL_DMADAL11_MASK       2048U
  #define DMA_3_DAL_DMADAL12_MASK       4096U
  #define DMA_3_DAL_DMADAL13_MASK       8192U
  #define DMA_3_DAL_DMADAL14_MASK       16384U
  #define DMA_3_DAL_DMADAL15_MASK       32768U
  #define DMA_3_DAL                     (*((volatile word *)0x001FFEDB))


  /*** DMA_3_DAH - DMA 3 Destination Address High; 0x001FFEDC ***/
  union {
    word Word;
  } DMA_3_DAH_STR;
  
  #define DMA_3_DAH_DMADAH0_MASK        1U
  #define DMA_3_DAH_DMADAH1_MASK        2U
  #define DMA_3_DAH_DMADAH2_MASK        4U
  #define DMA_3_DAH_DMADAH3_MASK        8U
  #define DMA_3_DAH_DMADAH4_MASK        16U
  #define DMA_3_DAH_DMADAH5_MASK        32U
  #define DMA_3_DAH_DMADAH6_MASK        64U
  #define DMA_3_DAH_DMADAH7_MASK        128U
  #define DMA_3_DAH_DMADAH_MASK         255U
  #define DMA_3_DAH_DMADAH_BITNUM       0U
  #define DMA_3_DAH                     (*((volatile word *)0x001FFEDC))


  /*** DMA_3_SAL - DMA 3 Source Address Low; 0x001FFEDD ***/
  union {
    word Word;
  } DMA_3_SAL_STR;
  
  #define DMA_3_SAL_DMASAL0_MASK        1U
  #define DMA_3_SAL_DMASAL1_MASK        2U
  #define DMA_3_SAL_DMASAL2_MASK        4U
  #define DMA_3_SAL_DMASAL3_MASK        8U
  #define DMA_3_SAL_DMASAL4_MASK        16U
  #define DMA_3_SAL_DMASAL5_MASK        32U
  #define DMA_3_SAL_DMASAL6_MASK        64U
  #define DMA_3_SAL_DMASAL7_MASK        128U
  #define DMA_3_SAL_DMASAL8_MASK        256U
  #define DMA_3_SAL_DMASAL9_MASK        512U
  #define DMA_3_SAL_DMASAL10_MASK       1024U
  #define DMA_3_SAL_DMASAL11_MASK       2048U
  #define DMA_3_SAL_DMASAL12_MASK       4096U
  #define DMA_3_SAL_DMASAL13_MASK       8192U
  #define DMA_3_SAL_DMASAL14_MASK       16384U
  #define DMA_3_SAL_DMASAL15_MASK       32768U
  #define DMA_3_SAL                     (*((volatile word *)0x001FFEDD))


  /*** DMA_3_SAH - DMA 3 Source Address High; 0x001FFEDE ***/
  union {
    word Word;
  } DMA_3_SAH_STR;
  
  #define DMA_3_SAH_DMASAH0_MASK        1U
  #define DMA_3_SAH_DMASAH1_MASK        2U
  #define DMA_3_SAH_DMASAH2_MASK        4U
  #define DMA_3_SAH_DMASAH3_MASK        8U
  #define DMA_3_SAH_DMASAH4_MASK        16U
  #define DMA_3_SAH_DMASAH5_MASK        32U
  #define DMA_3_SAH_DMASAH6_MASK        64U
  #define DMA_3_SAH_DMASAH7_MASK        128U
  #define DMA_3_SAH_DMASAH_MASK         255U
  #define DMA_3_SAH_DMASAH_BITNUM       0U
  #define DMA_3_SAH                     (*((volatile word *)0x001FFEDE))


  word Reserved0[1];                   /* Reserved (unused) registers */

} DMA3_PRPH;

/******************************************
*** Peripheral DMA4
*******************************************/
typedef volatile struct {
  /*** DMA_4_TC - DMA 4 Transfer Control; 0x001FFEE0 ***/
  union {
    word Word;
  } DMA_4_TC_STR;
  
  #define DMA_4_TC_DS_M0_MASK           1U
  #define DMA_4_TC_DS_M1_MASK           2U
  #define DMA_4_TC_SS_M0_MASK           4U
  #define DMA_4_TC_SS_M1_MASK           8U
  #define DMA_4_TC_PERIPH_SEL0_MASK     16U
  #define DMA_4_TC_PERIPH_SEL1_MASK     32U
  #define DMA_4_TC_PERIPH_SEL2_MASK     64U
  #define DMA_4_TC_PERIPH_SEL3_MASK     128U
  #define DMA_4_TC_PERIPH_SEL4_MASK     256U
  #define DMA_4_TC_DATASIZE_MASK        4096U
  #define DMA_4_TC_INTRPEND_MASK        8192U
  #define DMA_4_TC_INTRON_MASK          16384U
  #define DMA_4_TC_DMAON_MASK           32768U
  #define DMA_4_TC_DS_M_MASK            3U
  #define DMA_4_TC_DS_M_BITNUM          0U
  #define DMA_4_TC_SS_M_MASK            12U
  #define DMA_4_TC_SS_M_BITNUM          2U
  #define DMA_4_TC_PERIPH_SEL_MASK      496U
  #define DMA_4_TC_PERIPH_SEL_BITNUM    4U
  #define DMA_4_TC                      (*((volatile word *)0x001FFEE0))


  /*** DMA_4_CQS - DMA 4 Circular Queue Size; 0x001FFEE1 ***/
  union {
    word Word;
  } DMA_4_CQS_STR;
  
  #define DMA_4_CQS_DMACQS0_MASK        1U
  #define DMA_4_CQS_DMACQS1_MASK        2U
  #define DMA_4_CQS_DMACQS2_MASK        4U
  #define DMA_4_CQS_DMACQS3_MASK        8U
  #define DMA_4_CQS_DMACQS4_MASK        16U
  #define DMA_4_CQS_DMACQS5_MASK        32U
  #define DMA_4_CQS_DMACQS6_MASK        64U
  #define DMA_4_CQS_DMACQS7_MASK        128U
  #define DMA_4_CQS_DMACQS8_MASK        256U
  #define DMA_4_CQS_DMACQS9_MASK        512U
  #define DMA_4_CQS_DMACQS10_MASK       1024U
  #define DMA_4_CQS_DMACQS11_MASK       2048U
  #define DMA_4_CQS_DMACQS12_MASK       4096U
  #define DMA_4_CQS_DMACQS13_MASK       8192U
  #define DMA_4_CQS_DMACQS14_MASK       16384U
  #define DMA_4_CQS_DMACQS15_MASK       32768U
  #define DMA_4_CQS                     (*((volatile word *)0x001FFEE1))


  /*** DMA_4_CNT - DMA 4 Transfer Count; 0x001FFEE2 ***/
  union {
    word Word;
  } DMA_4_CNT_STR;
  
  #define DMA_4_CNT_DMACNT0_MASK        1U
  #define DMA_4_CNT_DMACNT1_MASK        2U
  #define DMA_4_CNT_DMACNT2_MASK        4U
  #define DMA_4_CNT_DMACNT3_MASK        8U
  #define DMA_4_CNT_DMACNT4_MASK        16U
  #define DMA_4_CNT_DMACNT5_MASK        32U
  #define DMA_4_CNT_DMACNT6_MASK        64U
  #define DMA_4_CNT_DMACNT7_MASK        128U
  #define DMA_4_CNT_DMACNT8_MASK        256U
  #define DMA_4_CNT_DMACNT9_MASK        512U
  #define DMA_4_CNT_DMACNT10_MASK       1024U
  #define DMA_4_CNT_DMACNT11_MASK       2048U
  #define DMA_4_CNT_DMACNT12_MASK       4096U
  #define DMA_4_CNT_DMACNT13_MASK       8192U
  #define DMA_4_CNT_DMACNT14_MASK       16384U
  #define DMA_4_CNT_DMACNT15_MASK       32768U
  #define DMA_4_CNT                     (*((volatile word *)0x001FFEE2))


  /*** DMA_4_DAL - DMA 4 Destination Address Low; 0x001FFEE3 ***/
  union {
    word Word;
  } DMA_4_DAL_STR;
  
  #define DMA_4_DAL_DMADAL0_MASK        1U
  #define DMA_4_DAL_DMADAL1_MASK        2U
  #define DMA_4_DAL_DMADAL2_MASK        4U
  #define DMA_4_DAL_DMADAL3_MASK        8U
  #define DMA_4_DAL_DMADAL4_MASK        16U
  #define DMA_4_DAL_DMADAL5_MASK        32U
  #define DMA_4_DAL_DMADAL6_MASK        64U
  #define DMA_4_DAL_DMADAL7_MASK        128U
  #define DMA_4_DAL_DMADAL8_MASK        256U
  #define DMA_4_DAL_DMADAL9_MASK        512U
  #define DMA_4_DAL_DMADAL10_MASK       1024U
  #define DMA_4_DAL_DMADAL11_MASK       2048U
  #define DMA_4_DAL_DMADAL12_MASK       4096U
  #define DMA_4_DAL_DMADAL13_MASK       8192U
  #define DMA_4_DAL_DMADAL14_MASK       16384U
  #define DMA_4_DAL_DMADAL15_MASK       32768U
  #define DMA_4_DAL                     (*((volatile word *)0x001FFEE3))


  /*** DMA_4_DAH - DMA 4 Destination Address High; 0x001FFEE4 ***/
  union {
    word Word;
  } DMA_4_DAH_STR;
  
  #define DMA_4_DAH_DMADAH0_MASK        1U
  #define DMA_4_DAH_DMADAH1_MASK        2U
  #define DMA_4_DAH_DMADAH2_MASK        4U
  #define DMA_4_DAH_DMADAH3_MASK        8U
  #define DMA_4_DAH_DMADAH4_MASK        16U
  #define DMA_4_DAH_DMADAH5_MASK        32U
  #define DMA_4_DAH_DMADAH6_MASK        64U
  #define DMA_4_DAH_DMADAH7_MASK        128U
  #define DMA_4_DAH_DMADAH_MASK         255U
  #define DMA_4_DAH_DMADAH_BITNUM       0U
  #define DMA_4_DAH                     (*((volatile word *)0x001FFEE4))


  /*** DMA_4_SAL - DMA 4 Source Address Low; 0x001FFEE5 ***/
  union {
    word Word;
  } DMA_4_SAL_STR;
  
  #define DMA_4_SAL_DMASAL0_MASK        1U
  #define DMA_4_SAL_DMASAL1_MASK        2U
  #define DMA_4_SAL_DMASAL2_MASK        4U
  #define DMA_4_SAL_DMASAL3_MASK        8U
  #define DMA_4_SAL_DMASAL4_MASK        16U
  #define DMA_4_SAL_DMASAL5_MASK        32U
  #define DMA_4_SAL_DMASAL6_MASK        64U
  #define DMA_4_SAL_DMASAL7_MASK        128U
  #define DMA_4_SAL_DMASAL8_MASK        256U
  #define DMA_4_SAL_DMASAL9_MASK        512U
  #define DMA_4_SAL_DMASAL10_MASK       1024U
  #define DMA_4_SAL_DMASAL11_MASK       2048U
  #define DMA_4_SAL_DMASAL12_MASK       4096U
  #define DMA_4_SAL_DMASAL13_MASK       8192U
  #define DMA_4_SAL_DMASAL14_MASK       16384U
  #define DMA_4_SAL_DMASAL15_MASK       32768U
  #define DMA_4_SAL                     (*((volatile word *)0x001FFEE5))


  /*** DMA_4_SAH - DMA 4 Source Address High; 0x001FFEE6 ***/
  union {
    word Word;
  } DMA_4_SAH_STR;
  
  #define DMA_4_SAH_DMASAH0_MASK        1U
  #define DMA_4_SAH_DMASAH1_MASK        2U
  #define DMA_4_SAH_DMASAH2_MASK        4U
  #define DMA_4_SAH_DMASAH3_MASK        8U
  #define DMA_4_SAH_DMASAH4_MASK        16U
  #define DMA_4_SAH_DMASAH5_MASK        32U
  #define DMA_4_SAH_DMASAH6_MASK        64U
  #define DMA_4_SAH_DMASAH7_MASK        128U
  #define DMA_4_SAH_DMASAH_MASK         255U
  #define DMA_4_SAH_DMASAH_BITNUM       0U
  #define DMA_4_SAH                     (*((volatile word *)0x001FFEE6))


  word Reserved0[1];                   /* Reserved (unused) registers */

} DMA4_PRPH;

/******************************************
*** Peripheral DMA5
*******************************************/
typedef volatile struct {
  /*** DMA_5_TC - DMA 5 Transfer Control; 0x001FFEE8 ***/
  union {
    word Word;
  } DMA_5_TC_STR;
  
  #define DMA_5_TC_DS_M0_MASK           1U
  #define DMA_5_TC_DS_M1_MASK           2U
  #define DMA_5_TC_SS_M0_MASK           4U
  #define DMA_5_TC_SS_M1_MASK           8U
  #define DMA_5_TC_PERIPH_SEL0_MASK     16U
  #define DMA_5_TC_PERIPH_SEL1_MASK     32U
  #define DMA_5_TC_PERIPH_SEL2_MASK     64U
  #define DMA_5_TC_PERIPH_SEL3_MASK     128U
  #define DMA_5_TC_PERIPH_SEL4_MASK     256U
  #define DMA_5_TC_DATASIZE_MASK        4096U
  #define DMA_5_TC_INTRPEND_MASK        8192U
  #define DMA_5_TC_INTRON_MASK          16384U
  #define DMA_5_TC_DMAON_MASK           32768U
  #define DMA_5_TC_DS_M_MASK            3U
  #define DMA_5_TC_DS_M_BITNUM          0U
  #define DMA_5_TC_SS_M_MASK            12U
  #define DMA_5_TC_SS_M_BITNUM          2U
  #define DMA_5_TC_PERIPH_SEL_MASK      496U
  #define DMA_5_TC_PERIPH_SEL_BITNUM    4U
  #define DMA_5_TC                      (*((volatile word *)0x001FFEE8))


  /*** DMA_5_CQS - DMA 5 Circular Queue Size; 0x001FFEE9 ***/
  union {
    word Word;
  } DMA_5_CQS_STR;
  
  #define DMA_5_CQS_DMACQS0_MASK        1U
  #define DMA_5_CQS_DMACQS1_MASK        2U
  #define DMA_5_CQS_DMACQS2_MASK        4U
  #define DMA_5_CQS_DMACQS3_MASK        8U
  #define DMA_5_CQS_DMACQS4_MASK        16U
  #define DMA_5_CQS_DMACQS5_MASK        32U
  #define DMA_5_CQS_DMACQS6_MASK        64U
  #define DMA_5_CQS_DMACQS7_MASK        128U
  #define DMA_5_CQS_DMACQS8_MASK        256U
  #define DMA_5_CQS_DMACQS9_MASK        512U
  #define DMA_5_CQS_DMACQS10_MASK       1024U
  #define DMA_5_CQS_DMACQS11_MASK       2048U
  #define DMA_5_CQS_DMACQS12_MASK       4096U
  #define DMA_5_CQS_DMACQS13_MASK       8192U
  #define DMA_5_CQS_DMACQS14_MASK       16384U
  #define DMA_5_CQS_DMACQS15_MASK       32768U
  #define DMA_5_CQS                     (*((volatile word *)0x001FFEE9))


  /*** DMA_5_CNT - DMA 5 Transfer Count; 0x001FFEEA ***/
  union {
    word Word;
  } DMA_5_CNT_STR;
  
  #define DMA_5_CNT_DMACNT0_MASK        1U
  #define DMA_5_CNT_DMACNT1_MASK        2U
  #define DMA_5_CNT_DMACNT2_MASK        4U
  #define DMA_5_CNT_DMACNT3_MASK        8U
  #define DMA_5_CNT_DMACNT4_MASK        16U
  #define DMA_5_CNT_DMACNT5_MASK        32U
  #define DMA_5_CNT_DMACNT6_MASK        64U
  #define DMA_5_CNT_DMACNT7_MASK        128U
  #define DMA_5_CNT_DMACNT8_MASK        256U
  #define DMA_5_CNT_DMACNT9_MASK        512U
  #define DMA_5_CNT_DMACNT10_MASK       1024U
  #define DMA_5_CNT_DMACNT11_MASK       2048U
  #define DMA_5_CNT_DMACNT12_MASK       4096U
  #define DMA_5_CNT_DMACNT13_MASK       8192U
  #define DMA_5_CNT_DMACNT14_MASK       16384U
  #define DMA_5_CNT_DMACNT15_MASK       32768U
  #define DMA_5_CNT                     (*((volatile word *)0x001FFEEA))


  /*** DMA_5_DAL - DMA 5 Destination Address Low; 0x001FFEEB ***/
  union {
    word Word;
  } DMA_5_DAL_STR;
  
  #define DMA_5_DAL_DMADAL0_MASK        1U
  #define DMA_5_DAL_DMADAL1_MASK        2U
  #define DMA_5_DAL_DMADAL2_MASK        4U
  #define DMA_5_DAL_DMADAL3_MASK        8U
  #define DMA_5_DAL_DMADAL4_MASK        16U
  #define DMA_5_DAL_DMADAL5_MASK        32U
  #define DMA_5_DAL_DMADAL6_MASK        64U
  #define DMA_5_DAL_DMADAL7_MASK        128U
  #define DMA_5_DAL_DMADAL8_MASK        256U
  #define DMA_5_DAL_DMADAL9_MASK        512U
  #define DMA_5_DAL_DMADAL10_MASK       1024U
  #define DMA_5_DAL_DMADAL11_MASK       2048U
  #define DMA_5_DAL_DMADAL12_MASK       4096U
  #define DMA_5_DAL_DMADAL13_MASK       8192U
  #define DMA_5_DAL_DMADAL14_MASK       16384U
  #define DMA_5_DAL_DMADAL15_MASK       32768U
  #define DMA_5_DAL                     (*((volatile word *)0x001FFEEB))


  /*** DMA_5_DAH - DMA 5 Destination Address High; 0x001FFEEC ***/
  union {
    word Word;
  } DMA_5_DAH_STR;
  
  #define DMA_5_DAH_DMADAH0_MASK        1U
  #define DMA_5_DAH_DMADAH1_MASK        2U
  #define DMA_5_DAH_DMADAH2_MASK        4U
  #define DMA_5_DAH_DMADAH3_MASK        8U
  #define DMA_5_DAH_DMADAH4_MASK        16U
  #define DMA_5_DAH_DMADAH5_MASK        32U
  #define DMA_5_DAH_DMADAH6_MASK        64U
  #define DMA_5_DAH_DMADAH7_MASK        128U
  #define DMA_5_DAH_DMADAH_MASK         255U
  #define DMA_5_DAH_DMADAH_BITNUM       0U
  #define DMA_5_DAH                     (*((volatile word *)0x001FFEEC))


  /*** DMA_5_SAL - DMA 5 Source Address Low; 0x001FFEED ***/
  union {
    word Word;
  } DMA_5_SAL_STR;
  
  #define DMA_5_SAL_DMASAL0_MASK        1U
  #define DMA_5_SAL_DMASAL1_MASK        2U
  #define DMA_5_SAL_DMASAL2_MASK        4U
  #define DMA_5_SAL_DMASAL3_MASK        8U
  #define DMA_5_SAL_DMASAL4_MASK        16U
  #define DMA_5_SAL_DMASAL5_MASK        32U
  #define DMA_5_SAL_DMASAL6_MASK        64U
  #define DMA_5_SAL_DMASAL7_MASK        128U
  #define DMA_5_SAL_DMASAL8_MASK        256U
  #define DMA_5_SAL_DMASAL9_MASK        512U
  #define DMA_5_SAL_DMASAL10_MASK       1024U
  #define DMA_5_SAL_DMASAL11_MASK       2048U
  #define DMA_5_SAL_DMASAL12_MASK       4096U
  #define DMA_5_SAL_DMASAL13_MASK       8192U
  #define DMA_5_SAL_DMASAL14_MASK       16384U
  #define DMA_5_SAL_DMASAL15_MASK       32768U
  #define DMA_5_SAL                     (*((volatile word *)0x001FFEED))


  /*** DMA_5_SAH - DMA 5 Source Address High; 0x001FFEEE ***/
  union {
    word Word;
  } DMA_5_SAH_STR;
  
  #define DMA_5_SAH_DMASAH0_MASK        1U
  #define DMA_5_SAH_DMASAH1_MASK        2U
  #define DMA_5_SAH_DMASAH2_MASK        4U
  #define DMA_5_SAH_DMASAH3_MASK        8U
  #define DMA_5_SAH_DMASAH4_MASK        16U
  #define DMA_5_SAH_DMASAH5_MASK        32U
  #define DMA_5_SAH_DMASAH6_MASK        64U
  #define DMA_5_SAH_DMASAH7_MASK        128U
  #define DMA_5_SAH_DMASAH_MASK         255U
  #define DMA_5_SAH_DMASAH_BITNUM       0U
  #define DMA_5_SAH                     (*((volatile word *)0x001FFEEE))


  word Reserved0[25];                  /* Reserved (unused) registers */

} DMA5_PRPH;

/******************************************
*** Peripheral SIM
*******************************************/
typedef volatile struct {
  /*** SCR - SIM Control Register; 0x001FFF08 ***/
  union {
    word Word;
  } SCR_STR;
  
  #define SCR_WAIT_DBL_MASK             1U
  #define SCR_STOP_DBL_MASK             2U
  #define SCR_SW_RESET_MASK             4U
  #define SCR_DRAM_DBL_MASK             8U
  #define SCR_PRAM_DBL_MASK             16U
  #define SCR_CLKOUT_DBL_MASK           32U
  #define SCR_EONCE_EBL_MASK            64U
  #define SCR_BOOT_MODE0_MASK           4096U
  #define SCR_BOOT_MODE1_MASK           8192U
  #define SCR_BOOT_MODE2_MASK           16384U
  #define SCR_BOOT_MODE_MASK            28672U
  #define SCR_BOOT_MODE_BITNUM          12U
  #define SCR                           (*((volatile word *)0x001FFF08))


  /*** SCD1 - SIM Software Control Data Register 1; 0x001FFF09 ***/
  union {
    word Word;
  } SCD1_STR;
  
  #define SCD1_SOFTWARE_CONTROL_DATA_10_MASK 1U
  #define SCD1_SOFTWARE_CONTROL_DATA_11_MASK 2U
  #define SCD1_SOFTWARE_CONTROL_DATA_12_MASK 4U
  #define SCD1_SOFTWARE_CONTROL_DATA_13_MASK 8U
  #define SCD1_SOFTWARE_CONTROL_DATA_14_MASK 16U
  #define SCD1_SOFTWARE_CONTROL_DATA_15_MASK 32U
  #define SCD1_SOFTWARE_CONTROL_DATA_16_MASK 64U
  #define SCD1_SOFTWARE_CONTROL_DATA_17_MASK 128U
  #define SCD1_SOFTWARE_CONTROL_DATA_18_MASK 256U
  #define SCD1_SOFTWARE_CONTROL_DATA_19_MASK 512U
  #define SCD1_SOFTWARE_CONTROL_DATA_110_MASK 1024U
  #define SCD1_SOFTWARE_CONTROL_DATA_111_MASK 2048U
  #define SCD1_SOFTWARE_CONTROL_DATA_112_MASK 4096U
  #define SCD1_SOFTWARE_CONTROL_DATA_113_MASK 8192U
  #define SCD1_SOFTWARE_CONTROL_DATA_114_MASK 16384U
  #define SCD1_SOFTWARE_CONTROL_DATA_115_MASK 32768U
  #define SCD1_SOFTWARE_CONTROL_DATA__10_MASK 1023U
  #define SCD1_SOFTWARE_CONTROL_DATA__10_BITNUM 0U
  #define SCD1_SOFTWARE_CONTROL_DATA_1_10_MASK 64512U
  #define SCD1_SOFTWARE_CONTROL_DATA_1_10_BITNUM 10U
  #define SCD1                          (*((volatile word *)0x001FFF09))


  /*** SCD2 - SIM Software Control Data Register 2; 0x001FFF0A ***/
  union {
    word Word;
  } SCD2_STR;
  
  #define SCD2_SOFTWARE_CONTROL_DATA_20_MASK 1U
  #define SCD2_SOFTWARE_CONTROL_DATA_21_MASK 2U
  #define SCD2_SOFTWARE_CONTROL_DATA_22_MASK 4U
  #define SCD2_SOFTWARE_CONTROL_DATA_23_MASK 8U
  #define SCD2_SOFTWARE_CONTROL_DATA_24_MASK 16U
  #define SCD2_SOFTWARE_CONTROL_DATA_25_MASK 32U
  #define SCD2_SOFTWARE_CONTROL_DATA_26_MASK 64U
  #define SCD2_SOFTWARE_CONTROL_DATA_27_MASK 128U
  #define SCD2_SOFTWARE_CONTROL_DATA_28_MASK 256U
  #define SCD2_SOFTWARE_CONTROL_DATA_29_MASK 512U
  #define SCD2_SOFTWARE_CONTROL_DATA_210_MASK 1024U
  #define SCD2_SOFTWARE_CONTROL_DATA_211_MASK 2048U
  #define SCD2_SOFTWARE_CONTROL_DATA_212_MASK 4096U
  #define SCD2_SOFTWARE_CONTROL_DATA_213_MASK 8192U
  #define SCD2_SOFTWARE_CONTROL_DATA_214_MASK 16384U
  #define SCD2_SOFTWARE_CONTROL_DATA_215_MASK 32768U
  #define SCD2_SOFTWARE_CONTROL_DATA__20_MASK 1023U
  #define SCD2_SOFTWARE_CONTROL_DATA__20_BITNUM 0U
  #define SCD2_SOFTWARE_CONTROL_DATA_2_10_MASK 64512U
  #define SCD2_SOFTWARE_CONTROL_DATA_2_10_BITNUM 10U
  #define SCD2                          (*((volatile word *)0x001FFF0A))


  word Reserved0[5];                   /* Reserved (unused) registers */

} SIM_PRPH;

/******************************************
*** Peripheral CGM
*******************************************/
typedef volatile struct {
  /*** CGMCR - CGM Control Register; 0x001FFF10 ***/
  union {
    word Word;
  } CGMCR_STR;
  
  #define CGMCR_PDN_MASK                1U
  #define CGMCR_TOD_SEL_MASK            2U
  #define CGMCR_LCKON_MASK              4U
  #define CGMCR_LCK0_IE0_MASK           8U
  #define CGMCR_LCK0_IE1_MASK           16U
  #define CGMCR_LCK1_IE0_MASK           32U
  #define CGMCR_LCK1_IE1_MASK           64U
  #define CGMCR_SEL_MASK                2048U
  #define CGMCR_LCK0_MASK               4096U
  #define CGMCR_LCK1_MASK               8192U
  #define CGMCR_LCK0_IE_MASK            24U
  #define CGMCR_LCK0_IE_BITNUM          3U
  #define CGMCR_LCK1_IE_MASK            96U
  #define CGMCR_LCK1_IE_BITNUM          5U
  #define CGMCR_LCK_MASK                12288U
  #define CGMCR_LCK_BITNUM              12U
  #define CGMCR                         (*((volatile word *)0x001FFF10))


  /*** CGMDB - CGM Divide-By Register; 0x001FFF11 ***/
  union {
    word Word;
  } CGMDB_STR;
  
  #define CGMDB_PLLDB0_MASK             1U
  #define CGMDB_PLLDB1_MASK             2U
  #define CGMDB_PLLDB2_MASK             4U
  #define CGMDB_PLLDB3_MASK             8U
  #define CGMDB_PLLDB4_MASK             16U
  #define CGMDB_PLLDB5_MASK             32U
  #define CGMDB_PLLDB6_MASK             64U
  #define CGMDB_POST0_MASK              8192U
  #define CGMDB_POST1_MASK              16384U
  #define CGMDB_POST2_MASK              32768U
  #define CGMDB_PLLDB_MASK              127U
  #define CGMDB_PLLDB_BITNUM            0U
  #define CGMDB_POST_MASK               57344U
  #define CGMDB_POST_BITNUM             13U
  #define CGMDB                         (*((volatile word *)0x001FFF11))


  /*** CGMTOD - CGM Time of Day Register; 0x001FFF12 ***/
  union {
    word Word;
  } CGMTOD_STR;
  
  #define CGMTOD_TOD0_MASK              1U
  #define CGMTOD_TOD1_MASK              2U
  #define CGMTOD_TOD2_MASK              4U
  #define CGMTOD_TOD3_MASK              8U
  #define CGMTOD_TOD4_MASK              16U
  #define CGMTOD_TOD5_MASK              32U
  #define CGMTOD_TOD6_MASK              64U
  #define CGMTOD_TOD7_MASK              128U
  #define CGMTOD_TOD8_MASK              256U
  #define CGMTOD_TOD9_MASK              512U
  #define CGMTOD_TOD10_MASK             1024U
  #define CGMTOD_TOD11_MASK             2048U
  #define CGMTOD_TOD_MASK               4095U
  #define CGMTOD_TOD_BITNUM             0U
  #define CGMTOD                        (*((volatile word *)0x001FFF12))


  word Reserved0[13];                  /* Reserved (unused) registers */

} CGM_PRPH;

/******************************************
*** Peripheral ITCN
*******************************************/
typedef volatile struct {
  /*** IPR0 - Interrupt Priority Register 0; 0x001FFF20 ***/
  union {
    word Word;
  } IPR0_STR;
  
  #define IPR0_STPCNT_IPL0_MASK         1024U
  #define IPR0_STPCNT_IPL1_MASK         2048U
  #define IPR0_BKPT_U0_IPL0_MASK        4096U
  #define IPR0_BKPT_U0_IPL1_MASK        8192U
  #define IPR0_STPCNT_IPL_MASK          3072U
  #define IPR0_STPCNT_IPL_BITNUM        10U
  #define IPR0_BKPT_U0_IPL_MASK         12288U
  #define IPR0_BKPT_U0_IPL_BITNUM       12U
  #define IPR0                          (*((volatile word *)0x001FFF20))


  /*** IPR1 - Interrupt Priority Register 1; 0x001FFF21 ***/
  union {
    word Word;
  } IPR1_STR;
  
  #define IPR1_TRBUF_IPL0_MASK          1U
  #define IPR1_TRBUF_IPL1_MASK          2U
  #define IPR1_TX_REG_IPL0_MASK         4U
  #define IPR1_TX_REG_IPL1_MASK         8U
  #define IPR1_RX_REG_IPL0_MASK         16U
  #define IPR1_RX_REG_IPL1_MASK         32U
  #define IPR1_TRBUF_IPL_MASK           3U
  #define IPR1_TRBUF_IPL_BITNUM         0U
  #define IPR1_TX_REG_IPL_MASK          12U
  #define IPR1_TX_REG_IPL_BITNUM        2U
  #define IPR1_RX_REG_IPL_MASK          48U
  #define IPR1_RX_REG_IPL_BITNUM        4U
  #define IPR1                          (*((volatile word *)0x001FFF21))


  /*** IPR2 - Interrupt Priority Register 2; 0x001FFF22 ***/
  union {
    word Word;
  } IPR2_STR;
  
  #define IPR2_IRQA_IPL0_MASK           1U
  #define IPR2_IRQA_IPL1_MASK           2U
  #define IPR2_IRQB_IPL0_MASK           4U
  #define IPR2_IRQB_IPL1_MASK           8U
  #define IPR2_LOCK_IPL0_MASK           64U
  #define IPR2_LOCK_IPL1_MASK           128U
  #define IPR2_DMA0_IPL0_MASK           1024U
  #define IPR2_DMA0_IPL1_MASK           2048U
  #define IPR2_DMA1_IPL0_MASK           4096U
  #define IPR2_DMA1_IPL1_MASK           8192U
  #define IPR2_DMA2_IPL0_MASK           16384U
  #define IPR2_DMA2_IPL1_MASK           32768U
  #define IPR2_IRQA_IPL_MASK            3U
  #define IPR2_IRQA_IPL_BITNUM          0U
  #define IPR2_IRQB_IPL_MASK            12U
  #define IPR2_IRQB_IPL_BITNUM          2U
  #define IPR2_LOCK_IPL_MASK            192U
  #define IPR2_LOCK_IPL_BITNUM          6U
  #define IPR2_DMA0_IPL_MASK            3072U
  #define IPR2_DMA0_IPL_BITNUM          10U
  #define IPR2_DMA1_IPL_MASK            12288U
  #define IPR2_DMA1_IPL_BITNUM          12U
  #define IPR2_DMA2_IPL_MASK            49152U
  #define IPR2_DMA2_IPL_BITNUM          14U
  #define IPR2                          (*((volatile word *)0x001FFF22))


  /*** IPR3 - Interrupt Priority Register 3; 0x001FFF23 ***/
  union {
    word Word;
  } IPR3_STR;
  
  #define IPR3_DMA3_IPL0_MASK           1U
  #define IPR3_DMA3_IPL1_MASK           2U
  #define IPR3_DMA4_IPL0_MASK           4U
  #define IPR3_DMA4_IPL1_MASK           8U
  #define IPR3_DMA5_IPL0_MASK           16U
  #define IPR3_DMA5_IPL1_MASK           32U
  #define IPR3_ESSI0_RDES_IPL0_MASK     64U
  #define IPR3_ESSI0_RDES_IPL1_MASK     128U
  #define IPR3_ESSI0_RD_IPL0_MASK       256U
  #define IPR3_ESSI0_RD_IPL1_MASK       512U
  #define IPR3_ESSI0_RLS_IPL0_MASK      1024U
  #define IPR3_ESSI0_RLS_IPL1_MASK      2048U
  #define IPR3_ESSI0_TDES_IPL0_MASK     4096U
  #define IPR3_ESSI0_TDES_IPL1_MASK     8192U
  #define IPR3_ESSI0_TD_IPL0_MASK       16384U
  #define IPR3_ESSI0_TD_IPL1_MASK       32768U
  #define IPR3_DMA3_IPL_MASK            3U
  #define IPR3_DMA3_IPL_BITNUM          0U
  #define IPR3_DMA4_IPL_MASK            12U
  #define IPR3_DMA4_IPL_BITNUM          2U
  #define IPR3_DMA5_IPL_MASK            48U
  #define IPR3_DMA5_IPL_BITNUM          4U
  #define IPR3_ESSI0_RDES_IPL_MASK      192U
  #define IPR3_ESSI0_RDES_IPL_BITNUM    6U
  #define IPR3_ESSI0_RD_IPL_MASK        768U
  #define IPR3_ESSI0_RD_IPL_BITNUM      8U
  #define IPR3_ESSI0_RLS_IPL_MASK       3072U
  #define IPR3_ESSI0_RLS_IPL_BITNUM     10U
  #define IPR3_ESSI0_TDES_IPL_MASK      12288U
  #define IPR3_ESSI0_TDES_IPL_BITNUM    12U
  #define IPR3_ESSI0_TD_IPL_MASK        49152U
  #define IPR3_ESSI0_TD_IPL_BITNUM      14U
  #define IPR3                          (*((volatile word *)0x001FFF23))


  /*** IPR4 - Interrupt Priority Register 4; 0x001FFF24 ***/
  union {
    word Word;
  } IPR4_STR;
  
  #define IPR4_ESSI0_TLS_IPL0_MASK      1U
  #define IPR4_ESSI0_TLS_IPL1_MASK      2U
  #define IPR4_ESSI1_RDES_IPL0_MASK     4U
  #define IPR4_ESSI1_RDES_IPL1_MASK     8U
  #define IPR4_ESSI1_RD_IPL0_MASK       16U
  #define IPR4_ESSI1_RD_IPL1_MASK       32U
  #define IPR4_ESSI1_RLS_IPL0_MASK      64U
  #define IPR4_ESSI1_RLS_IPL1_MASK      128U
  #define IPR4_ESSI1_TDES_IPL0_MASK     256U
  #define IPR4_ESSI1_TDES_IPL1_MASK     512U
  #define IPR4_ESSI1_TD_IPL0_MASK       1024U
  #define IPR4_ESSI1_TD_IPL1_MASK       2048U
  #define IPR4_ESSI1_TLS_IPL0_MASK      4096U
  #define IPR4_ESSI1_TLS_IPL1_MASK      8192U
  #define IPR4_SPI_RCV_IPL0_MASK        16384U
  #define IPR4_SPI_RCV_IPL1_MASK        32768U
  #define IPR4_ESSI0_TLS_IPL_MASK       3U
  #define IPR4_ESSI0_TLS_IPL_BITNUM     0U
  #define IPR4_ESSI1_RDES_IPL_MASK      12U
  #define IPR4_ESSI1_RDES_IPL_BITNUM    2U
  #define IPR4_ESSI1_RD_IPL_MASK        48U
  #define IPR4_ESSI1_RD_IPL_BITNUM      4U
  #define IPR4_ESSI1_RLS_IPL_MASK       192U
  #define IPR4_ESSI1_RLS_IPL_BITNUM     6U
  #define IPR4_ESSI1_TDES_IPL_MASK      768U
  #define IPR4_ESSI1_TDES_IPL_BITNUM    8U
  #define IPR4_ESSI1_TD_IPL_MASK        3072U
  #define IPR4_ESSI1_TD_IPL_BITNUM      10U
  #define IPR4_ESSI1_TLS_IPL_MASK       12288U
  #define IPR4_ESSI1_TLS_IPL_BITNUM     12U
  #define IPR4_SPI_RCV_IPL_MASK         49152U
  #define IPR4_SPI_RCV_IPL_BITNUM       14U
  #define IPR4                          (*((volatile word *)0x001FFF24))


  /*** IPR5 - Interrupt Priority Register 5; 0x001FFF25 ***/
  union {
    word Word;
  } IPR5_STR;
  
  #define IPR5_SPI_XMIT_IPL0_MASK       1U
  #define IPR5_SPI_XMIT_IPL1_MASK       2U
  #define IPR5_SCI0_XMIT_IPL0_MASK      4U
  #define IPR5_SCI0_XMIT_IPL1_MASK      8U
  #define IPR5_SCI0_TIDL_IPL0_MASK      16U
  #define IPR5_SCI0_TIDL_IPL1_MASK      32U
  #define IPR5_SCI0_RIDL_IPL0_MASK      64U
  #define IPR5_SCI0_RIDL_IPL1_MASK      128U
  #define IPR5_SCI0_RERR_IPL0_MASK      256U
  #define IPR5_SCI0_RERR_IPL1_MASK      512U
  #define IPR5_SCI0_RCV_IPL0_MASK       1024U
  #define IPR5_SCI0_RCV_IPL1_MASK       2048U
  #define IPR5_HOST_RCV_IPL0_MASK       4096U
  #define IPR5_HOST_RCV_IPL1_MASK       8192U
  #define IPR5_HOST_XMIT_IPL0_MASK      16384U
  #define IPR5_HOST_XMIT_IPL1_MASK      32768U
  #define IPR5_SPI_XMIT_IPL_MASK        3U
  #define IPR5_SPI_XMIT_IPL_BITNUM      0U
  #define IPR5_SCI0_XMIT_IPL_MASK       12U
  #define IPR5_SCI0_XMIT_IPL_BITNUM     2U
  #define IPR5_SCI0_TIDL_IPL_MASK       48U
  #define IPR5_SCI0_TIDL_IPL_BITNUM     4U
  #define IPR5_SCI0_RIDL_IPL_MASK       192U
  #define IPR5_SCI0_RIDL_IPL_BITNUM     6U
  #define IPR5_SCI0_RERR_IPL_MASK       768U
  #define IPR5_SCI0_RERR_IPL_BITNUM     8U
  #define IPR5_SCI0_RCV_IPL_MASK        3072U
  #define IPR5_SCI0_RCV_IPL_BITNUM      10U
  #define IPR5_HOST_RCV_IPL_MASK        12288U
  #define IPR5_HOST_RCV_IPL_BITNUM      12U
  #define IPR5_HOST_XMIT_IPL_MASK       49152U
  #define IPR5_HOST_XMIT_IPL_BITNUM     14U
  #define IPR5                          (*((volatile word *)0x001FFF25))


  /*** IPR6 - Interrupt Priority Register 6; 0x001FFF26 ***/
  union {
    word Word;
  } IPR6_STR;
  
  #define IPR6_HOST_CMD_IPL0_MASK       1U
  #define IPR6_HOST_CMD_IPL1_MASK       2U
  #define IPR6_TOD_ALRM_IPL0_MASK       4U
  #define IPR6_TOD_ALRM_IPL1_MASK       8U
  #define IPR6_TOD1_IPL0_MASK           16U
  #define IPR6_TOD1_IPL1_MASK           32U
  #define IPR6_TCMP0_IPL0_MASK          64U
  #define IPR6_TCMP0_IPL1_MASK          128U
  #define IPR6_TOVF0_IPL0_MASK          256U
  #define IPR6_TOVF0_IPL1_MASK          512U
  #define IPR6_TINP0_IPL0_MASK          1024U
  #define IPR6_TINP0_IPL1_MASK          2048U
  #define IPR6_TCMP1_IPL0_MASK          4096U
  #define IPR6_TCMP1_IPL1_MASK          8192U
  #define IPR6_TOVF1_IPL0_MASK          16384U
  #define IPR6_TOVF1_IPL1_MASK          32768U
  #define IPR6_HOST_CMD_IPL_MASK        3U
  #define IPR6_HOST_CMD_IPL_BITNUM      0U
  #define IPR6_TOD_ALRM_IPL_MASK        12U
  #define IPR6_TOD_ALRM_IPL_BITNUM      2U
  #define IPR6_TOD1_IPL_MASK            48U
  #define IPR6_TOD1_IPL_BITNUM          4U
  #define IPR6_TCMP0_IPL_MASK           192U
  #define IPR6_TCMP0_IPL_BITNUM         6U
  #define IPR6_TOVF0_IPL_MASK           768U
  #define IPR6_TOVF0_IPL_BITNUM         8U
  #define IPR6_TINP0_IPL_MASK           3072U
  #define IPR6_TINP0_IPL_BITNUM         10U
  #define IPR6_TCMP1_IPL_MASK           12288U
  #define IPR6_TCMP1_IPL_BITNUM         12U
  #define IPR6_TOVF1_IPL_MASK           49152U
  #define IPR6_TOVF1_IPL_BITNUM         14U
  #define IPR6                          (*((volatile word *)0x001FFF26))


  /*** IPR7 - Interrupt Priority Register 7; 0x001FFF27 ***/
  union {
    word Word;
  } IPR7_STR;
  
  #define IPR7_TINP1_IPL0_MASK          1U
  #define IPR7_TINP1_IPL1_MASK          2U
  #define IPR7_TCMP2_IPL0_MASK          4U
  #define IPR7_TCMP2_IPL1_MASK          8U
  #define IPR7_TOVF2_IPL0_MASK          16U
  #define IPR7_TOVF2_IPL1_MASK          32U
  #define IPR7_TINP2_IPL0_MASK          64U
  #define IPR7_TINP2_IPL1_MASK          128U
  #define IPR7_TCMP3_IPL0_MASK          256U
  #define IPR7_TCMP3_IPL1_MASK          512U
  #define IPR7_TOVF3_IPL0_MASK          1024U
  #define IPR7_TOVF3_IPL1_MASK          2048U
  #define IPR7_TINP3_IPL0_MASK          4096U
  #define IPR7_TINP3_IPL1_MASK          8192U
  #define IPR7_TINP1_IPL_MASK           3U
  #define IPR7_TINP1_IPL_BITNUM         0U
  #define IPR7_TCMP2_IPL_MASK           12U
  #define IPR7_TCMP2_IPL_BITNUM         2U
  #define IPR7_TOVF2_IPL_MASK           48U
  #define IPR7_TOVF2_IPL_BITNUM         4U
  #define IPR7_TINP2_IPL_MASK           192U
  #define IPR7_TINP2_IPL_BITNUM         6U
  #define IPR7_TCMP3_IPL_MASK           768U
  #define IPR7_TCMP3_IPL_BITNUM         8U
  #define IPR7_TOVF3_IPL_MASK           3072U
  #define IPR7_TOVF3_IPL_BITNUM         10U
  #define IPR7_TINP3_IPL_MASK           12288U
  #define IPR7_TINP3_IPL_BITNUM         12U
  #define IPR7                          (*((volatile word *)0x001FFF27))


  /*** IPR8 - Interrupt Priority Register 8; 0x001FFF28 ***/
  union {
    word Word;
  } IPR8_STR;
  
  #define IPR8_SCI1_XMIT_IPL0_MASK      1U
  #define IPR8_SCI1_XMIT_IPL1_MASK      2U
  #define IPR8_SCI1_TIDL_IPL0_MASK      4U
  #define IPR8_SCI1_TIDL_IPL1_MASK      8U
  #define IPR8_SCI1_RIDL_IPL0_MASK      16U
  #define IPR8_SCI1_RIDL_IPL1_MASK      32U
  #define IPR8_SCI1_RERR_IPL0_MASK      64U
  #define IPR8_SCI1_RERR_IPL1_MASK      128U
  #define IPR8_SCI1_RCV_IPL0_MASK       256U
  #define IPR8_SCI1_RCV_IPL1_MASK       512U
  #define IPR8_SCI1_XMIT_IPL_MASK       3U
  #define IPR8_SCI1_XMIT_IPL_BITNUM     0U
  #define IPR8_SCI1_TIDL_IPL_MASK       12U
  #define IPR8_SCI1_TIDL_IPL_BITNUM     2U
  #define IPR8_SCI1_RIDL_IPL_MASK       48U
  #define IPR8_SCI1_RIDL_IPL_BITNUM     4U
  #define IPR8_SCI1_RERR_IPL_MASK       192U
  #define IPR8_SCI1_RERR_IPL_BITNUM     6U
  #define IPR8_SCI1_RCV_IPL_MASK        768U
  #define IPR8_SCI1_RCV_IPL_BITNUM      8U
  #define IPR8                          (*((volatile word *)0x001FFF28))


  /*** VBA - Vector Base Address Register; 0x001FFF29 ***/
  union {
    word Word;
  } VBA_STR;
  
  #define VBA_VECTOR_BASE_ADDRESS0_MASK 1U
  #define VBA_VECTOR_BASE_ADDRESS1_MASK 2U
  #define VBA_VECTOR_BASE_ADDRESS2_MASK 4U
  #define VBA_VECTOR_BASE_ADDRESS3_MASK 8U
  #define VBA_VECTOR_BASE_ADDRESS4_MASK 16U
  #define VBA_VECTOR_BASE_ADDRESS5_MASK 32U
  #define VBA_VECTOR_BASE_ADDRESS6_MASK 64U
  #define VBA_VECTOR_BASE_ADDRESS7_MASK 128U
  #define VBA_VECTOR_BASE_ADDRESS8_MASK 256U
  #define VBA_VECTOR_BASE_ADDRESS9_MASK 512U
  #define VBA_VECTOR_BASE_ADDRESS10_MASK 1024U
  #define VBA_VECTOR_BASE_ADDRESS11_MASK 2048U
  #define VBA_VECTOR_BASE_ADDRESS12_MASK 4096U
  #define VBA_VECTOR_BASE_ADDRESS_MASK  8191U
  #define VBA_VECTOR_BASE_ADDRESS_BITNUM 0U
  #define VBA                           (*((volatile word *)0x001FFF29))


  /*** FIM0 - Fast Interrupt Match Register 0; 0x001FFF2A ***/
  union {
    word Word;
  } FIM0_STR;
  
  #define FIM0_FAST_INTERRUPT_00_MASK   1U
  #define FIM0_FAST_INTERRUPT_01_MASK   2U
  #define FIM0_FAST_INTERRUPT_02_MASK   4U
  #define FIM0_FAST_INTERRUPT_03_MASK   8U
  #define FIM0_FAST_INTERRUPT_04_MASK   16U
  #define FIM0_FAST_INTERRUPT_05_MASK   32U
  #define FIM0_FAST_INTERRUPT_06_MASK   64U
  #define FIM0_FAST_INTERRUPT_0_MASK    127U
  #define FIM0_FAST_INTERRUPT_0_BITNUM  0U
  #define FIM0                          (*((volatile word *)0x001FFF2A))


  /*** FIVAL0 - Fast Interrupt 0 Vector Address Low Register; 0x001FFF2B ***/
  union {
    word Word;
  } FIVAL0_STR;
  
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW0_MASK 1U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW1_MASK 2U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW2_MASK 4U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW3_MASK 8U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW4_MASK 16U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW5_MASK 32U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW6_MASK 64U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW7_MASK 128U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW8_MASK 256U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW9_MASK 512U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW10_MASK 1024U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW11_MASK 2048U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW12_MASK 4096U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW13_MASK 8192U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW14_MASK 16384U
  #define FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW15_MASK 32768U
  #define FIVAL0                        (*((volatile word *)0x001FFF2B))


  /*** FIVAH0 - Fast Interrupt 0 Vector Address High Register; 0x001FFF2C ***/
  union {
    word Word;
  } FIVAH0_STR;
  
  #define FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH0_MASK 1U
  #define FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH1_MASK 2U
  #define FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH2_MASK 4U
  #define FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH3_MASK 8U
  #define FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH4_MASK 16U
  #define FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH_MASK 31U
  #define FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH_BITNUM 0U
  #define FIVAH0                        (*((volatile word *)0x001FFF2C))


  /*** FIM1 - Fast Interrupt Match Register 1; 0x001FFF2D ***/
  union {
    word Word;
  } FIM1_STR;
  
  #define FIM1_FAST_INTERRUPT_10_MASK   1U
  #define FIM1_FAST_INTERRUPT_11_MASK   2U
  #define FIM1_FAST_INTERRUPT_12_MASK   4U
  #define FIM1_FAST_INTERRUPT_13_MASK   8U
  #define FIM1_FAST_INTERRUPT_14_MASK   16U
  #define FIM1_FAST_INTERRUPT_15_MASK   32U
  #define FIM1_FAST_INTERRUPT_16_MASK   64U
  #define FIM1_FAST_INTERRUPT__10_MASK  127U
  #define FIM1_FAST_INTERRUPT__10_BITNUM 0U
  #define FIM1                          (*((volatile word *)0x001FFF2D))


  /*** FIVAL1 - Fast Interrupt 1 Vector Address Low Register; 0x001FFF2E ***/
  union {
    word Word;
  } FIVAL1_STR;
  
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW0_MASK 1U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW1_MASK 2U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW2_MASK 4U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW3_MASK 8U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW4_MASK 16U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW5_MASK 32U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW6_MASK 64U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW7_MASK 128U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW8_MASK 256U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW9_MASK 512U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW10_MASK 1024U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW11_MASK 2048U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW12_MASK 4096U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW13_MASK 8192U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW14_MASK 16384U
  #define FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW15_MASK 32768U
  #define FIVAL1                        (*((volatile word *)0x001FFF2E))


  /*** FIVAH1 - Fast Interrupt 1 Vector Address High Register; 0x001FFF2F ***/
  union {
    word Word;
  } FIVAH1_STR;
  
  #define FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH0_MASK 1U
  #define FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH1_MASK 2U
  #define FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH2_MASK 4U
  #define FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH3_MASK 8U
  #define FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH4_MASK 16U
  #define FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH_MASK 31U
  #define FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH_BITNUM 0U
  #define FIVAH1                        (*((volatile word *)0x001FFF2F))


  /*** IRQP0 - IRQ Pending Register 0; 0x001FFF30 ***/
  union {
    word Word;
  } IRQP0_STR;
  
  #define IRQP0_PENDING0_MASK           1U
  #define IRQP0_PENDING1_MASK           2U
  #define IRQP0_PENDING2_MASK           4U
  #define IRQP0_PENDING3_MASK           8U
  #define IRQP0_PENDING4_MASK           16U
  #define IRQP0_PENDING5_MASK           32U
  #define IRQP0_PENDING6_MASK           64U
  #define IRQP0_PENDING7_MASK           128U
  #define IRQP0_PENDING8_MASK           256U
  #define IRQP0_PENDING9_MASK           512U
  #define IRQP0_PENDING10_MASK          1024U
  #define IRQP0_PENDING11_MASK          2048U
  #define IRQP0_PENDING12_MASK          4096U
  #define IRQP0_PENDING13_MASK          8192U
  #define IRQP0_PENDING14_MASK          16384U
  #define IRQP0_PENDING15_MASK          32768U
  #define IRQP0                         (*((volatile word *)0x001FFF30))


  /*** IRQP1 - IRQ Pending Register 1; 0x001FFF31 ***/
  union {
    word Word;
  } IRQP1_STR;
  
  #define IRQP1_PENDING0_MASK           1U
  #define IRQP1_PENDING1_MASK           2U
  #define IRQP1_PENDING2_MASK           4U
  #define IRQP1_PENDING3_MASK           8U
  #define IRQP1_PENDING4_MASK           16U
  #define IRQP1_PENDING5_MASK           32U
  #define IRQP1_PENDING6_MASK           64U
  #define IRQP1_PENDING7_MASK           128U
  #define IRQP1_PENDING8_MASK           256U
  #define IRQP1_PENDING9_MASK           512U
  #define IRQP1_PENDING10_MASK          1024U
  #define IRQP1_PENDING11_MASK          2048U
  #define IRQP1_PENDING12_MASK          4096U
  #define IRQP1_PENDING13_MASK          8192U
  #define IRQP1_PENDING14_MASK          16384U
  #define IRQP1_PENDING15_MASK          32768U
  #define IRQP1                         (*((volatile word *)0x001FFF31))


  /*** IRQP2 - IRQ Pending Register 2; 0x001FFF32 ***/
  union {
    word Word;
  } IRQP2_STR;
  
  #define IRQP2_PENDING0_MASK           1U
  #define IRQP2_PENDING1_MASK           2U
  #define IRQP2_PENDING2_MASK           4U
  #define IRQP2_PENDING3_MASK           8U
  #define IRQP2_PENDING4_MASK           16U
  #define IRQP2_PENDING5_MASK           32U
  #define IRQP2_PENDING6_MASK           64U
  #define IRQP2_PENDING7_MASK           128U
  #define IRQP2_PENDING8_MASK           256U
  #define IRQP2_PENDING9_MASK           512U
  #define IRQP2_PENDING10_MASK          1024U
  #define IRQP2_PENDING11_MASK          2048U
  #define IRQP2_PENDING12_MASK          4096U
  #define IRQP2_PENDING13_MASK          8192U
  #define IRQP2_PENDING14_MASK          16384U
  #define IRQP2_PENDING15_MASK          32768U
  #define IRQP2                         (*((volatile word *)0x001FFF32))


  /*** IRQP3 - IRQ Pending Register 3; 0x001FFF33 ***/
  union {
    word Word;
  } IRQP3_STR;
  
  #define IRQP3_PENDING0_MASK           1U
  #define IRQP3_PENDING1_MASK           2U
  #define IRQP3_PENDING2_MASK           4U
  #define IRQP3_PENDING3_MASK           8U
  #define IRQP3_PENDING4_MASK           16U
  #define IRQP3_PENDING5_MASK           32U
  #define IRQP3_PENDING6_MASK           64U
  #define IRQP3_PENDING7_MASK           128U
  #define IRQP3_PENDING8_MASK           256U
  #define IRQP3_PENDING9_MASK           512U
  #define IRQP3_PENDING10_MASK          1024U
  #define IRQP3_PENDING11_MASK          2048U
  #define IRQP3_PENDING12_MASK          4096U
  #define IRQP3_PENDING13_MASK          8192U
  #define IRQP3_PENDING14_MASK          16384U
  #define IRQP3_PENDING15_MASK          32768U
  #define IRQP3                         (*((volatile word *)0x001FFF33))


  /*** IRQP4 - IRQ Pending Register 4; 0x001FFF34 ***/
  union {
    word Word;
  } IRQP4_STR;
  
  #define IRQP4_PENDING0_MASK           1U
  #define IRQP4_PENDING1_MASK           2U
  #define IRQP4_PENDING2_MASK           4U
  #define IRQP4_PENDING3_MASK           8U
  #define IRQP4_PENDING4_MASK           16U
  #define IRQP4_PENDING_MASK            31U
  #define IRQP4_PENDING_BITNUM          0U
  #define IRQP4                         (*((volatile word *)0x001FFF34))


  word Reserved0[5];                   /* Reserved (unused) registers */
  
  /*** ICTL - Interrupt Control Register; 0x001FFF3A ***/
  union {
    word Word;
  } ICTL_STR;
  
  #define ICTL_IRQA_EDG_MASK            1U
  #define ICTL_IRQB_EDG_MASK            2U
  #define ICTL_IRQA_STATE_MASK          4U
  #define ICTL_IRQB_STATE_MASK          8U
  #define ICTL_INT_DIS_MASK             32U
  #define ICTL_VAB0_MASK                64U
  #define ICTL_VAB1_MASK                128U
  #define ICTL_VAB2_MASK                256U
  #define ICTL_VAB3_MASK                512U
  #define ICTL_VAB4_MASK                1024U
  #define ICTL_VAB5_MASK                2048U
  #define ICTL_VAB6_MASK                4096U
  #define ICTL_IPIC0_MASK               8192U
  #define ICTL_IPIC1_MASK               16384U
  #define ICTL_INT_MASK                 32768U
  #define ICTL_VAB_MASK                 8128U
  #define ICTL_VAB_BITNUM               6U
  #define ICTL_IPIC_MASK                24576U
  #define ICTL_IPIC_BITNUM              13U
  #define ICTL                          (*((volatile word *)0x001FFF3A))


  word Reserved1[133];                 /* Reserved (unused) registers */

} ITCN_PRPH;

/******************************************
*** Peripheral TOD
*******************************************/
typedef volatile struct {
  /*** TODCS - TOD Control Status; 0x001FFFC0 ***/
  union {
    word Word;
  } TODCS_STR;
  
  #define TODCS_TODEN_MASK              1U
  #define TODCS_TOD_LOCK_MASK           2U
  #define TODCS_TODAEN_MASK             4U
  #define TODCS_TODSEN_MASK             8U
  #define TODCS_TODSA_MASK              16U
  #define TODCS_TODMA_MASK              32U
  #define TODCS_TODHA_MASK              64U
  #define TODCS_TODDA_MASK              128U
  #define TODCS_TEST0_MASK              256U
  #define TODCS_TEST1_MASK              512U
  #define TODCS_TODAL_MASK              16384U
  #define TODCS_TODSIO_MASK             32768U
  #define TODCS_TEST_MASK               768U
  #define TODCS_TEST_BITNUM             8U
  #define TODCS                         (*((volatile word *)0x001FFFC0))


  /*** TODCSL - TOD Clock Scaler; 0x001FFFC1 ***/
  union {
    word Word;
  } TODCSL_STR;
  
  #define TODCSL_TODCSL0_MASK           1U
  #define TODCSL_TODCSL1_MASK           2U
  #define TODCSL_TODCSL2_MASK           4U
  #define TODCSL_TODCSL3_MASK           8U
  #define TODCSL_TODCSL4_MASK           16U
  #define TODCSL_TODCSL5_MASK           32U
  #define TODCSL_TODCSL6_MASK           64U
  #define TODCSL_TODCSL7_MASK           128U
  #define TODCSL_TODCSL8_MASK           256U
  #define TODCSL_TODCSL9_MASK           512U
  #define TODCSL_TODCSL10_MASK          1024U
  #define TODCSL_TODCSL11_MASK          2048U
  #define TODCSL_TODCSL12_MASK          4096U
  #define TODCSL_TODCSL13_MASK          8192U
  #define TODCSL_TODCSL14_MASK          16384U
  #define TODCSL_TODCSL15_MASK          32768U
  #define TODCSL                        (*((volatile word *)0x001FFFC1))


  /*** TODSEC - TOD Seconds Counter; 0x001FFFC2 ***/
  union {
    word Word;
  } TODSEC_STR;
  
  #define TODSEC_TODSEC0_MASK           1U
  #define TODSEC_TODSEC1_MASK           2U
  #define TODSEC_TODSEC2_MASK           4U
  #define TODSEC_TODSEC3_MASK           8U
  #define TODSEC_TODSEC4_MASK           16U
  #define TODSEC_TODSEC5_MASK           32U
  #define TODSEC_TODSEC_MASK            63U
  #define TODSEC_TODSEC_BITNUM          0U
  #define TODSEC                        (*((volatile word *)0x001FFFC2))


  /*** TODSAL - TOD Seconds Alarm Register; 0x001FFFC3 ***/
  union {
    word Word;
  } TODSAL_STR;
  
  #define TODSAL_TODSAL0_MASK           1U
  #define TODSAL_TODSAL1_MASK           2U
  #define TODSAL_TODSAL2_MASK           4U
  #define TODSAL_TODSAL3_MASK           8U
  #define TODSAL_TODSAL4_MASK           16U
  #define TODSAL_TODSAL5_MASK           32U
  #define TODSAL_TODSAL_MASK            63U
  #define TODSAL_TODSAL_BITNUM          0U
  #define TODSAL                        (*((volatile word *)0x001FFFC3))


  /*** TODMIN - TOD Minutes Counter; 0x001FFFC4 ***/
  union {
    word Word;
  } TODMIN_STR;
  
  #define TODMIN_TODMIN0_MASK           1U
  #define TODMIN_TODMIN1_MASK           2U
  #define TODMIN_TODMIN2_MASK           4U
  #define TODMIN_TODMIN3_MASK           8U
  #define TODMIN_TODMIN4_MASK           16U
  #define TODMIN_TODMIN5_MASK           32U
  #define TODMIN_TODMIN_MASK            63U
  #define TODMIN_TODMIN_BITNUM          0U
  #define TODMIN                        (*((volatile word *)0x001FFFC4))


  /*** TODMAL - TOD Minutes Alarm Register; 0x001FFFC5 ***/
  union {
    word Word;
  } TODMAL_STR;
  
  #define TODMAL_TODMAL0_MASK           1U
  #define TODMAL_TODMAL1_MASK           2U
  #define TODMAL_TODMAL2_MASK           4U
  #define TODMAL_TODMAL3_MASK           8U
  #define TODMAL_TODMAL4_MASK           16U
  #define TODMAL_TODMAL5_MASK           32U
  #define TODMAL_TODMAL_MASK            63U
  #define TODMAL_TODMAL_BITNUM          0U
  #define TODMAL                        (*((volatile word *)0x001FFFC5))


  /*** TODHR - TOD Hours Counter; 0x001FFFC6 ***/
  union {
    word Word;
  } TODHR_STR;
  
  #define TODHR_TODHR0_MASK             1U
  #define TODHR_TODHR1_MASK             2U
  #define TODHR_TODHR2_MASK             4U
  #define TODHR_TODHR3_MASK             8U
  #define TODHR_TODHR4_MASK             16U
  #define TODHR_TODHR5_MASK             32U
  #define TODHR_TODHR_MASK              63U
  #define TODHR_TODHR_BITNUM            0U
  #define TODHR                         (*((volatile word *)0x001FFFC6))


  /*** TODHAL - TOD Hours Alarm Register; 0x001FFFC7 ***/
  union {
    word Word;
  } TODHAL_STR;
  
  #define TODHAL_TODHAL0_MASK           1U
  #define TODHAL_TODHAL1_MASK           2U
  #define TODHAL_TODHAL2_MASK           4U
  #define TODHAL_TODHAL3_MASK           8U
  #define TODHAL_TODHAL4_MASK           16U
  #define TODHAL_TODHAL_MASK            31U
  #define TODHAL_TODHAL_BITNUM          0U
  #define TODHAL                        (*((volatile word *)0x001FFFC7))


  /*** TODDAY - TOD Days Counter; 0x001FFFC8 ***/
  union {
    word Word;
  } TODDAY_STR;
  
  #define TODDAY_TODDAY0_MASK           1U
  #define TODDAY_TODDAY1_MASK           2U
  #define TODDAY_TODDAY2_MASK           4U
  #define TODDAY_TODDAY3_MASK           8U
  #define TODDAY_TODDAY4_MASK           16U
  #define TODDAY_TODDAY5_MASK           32U
  #define TODDAY_TODDAY6_MASK           64U
  #define TODDAY_TODDAY7_MASK           128U
  #define TODDAY_TODDAY8_MASK           256U
  #define TODDAY_TODDAY9_MASK           512U
  #define TODDAY_TODDAY10_MASK          1024U
  #define TODDAY_TODDAY11_MASK          2048U
  #define TODDAY_TODDAY12_MASK          4096U
  #define TODDAY_TODDAY13_MASK          8192U
  #define TODDAY_TODDAY14_MASK          16384U
  #define TODDAY_TODDAY15_MASK          32768U
  #define TODDAY                        (*((volatile word *)0x001FFFC8))


  /*** TODDAL - TOD Days Alarm Register; 0x001FFFC9 ***/
  union {
    word Word;
  } TODDAL_STR;
  
  #define TODDAL_TODDAL0_MASK           1U
  #define TODDAL_TODDAL1_MASK           2U
  #define TODDAL_TODDAL2_MASK           4U
  #define TODDAL_TODDAL3_MASK           8U
  #define TODDAL_TODDAL4_MASK           16U
  #define TODDAL_TODDAL5_MASK           32U
  #define TODDAL_TODDAL6_MASK           64U
  #define TODDAL_TODDAL7_MASK           128U
  #define TODDAL_TODDAL8_MASK           256U
  #define TODDAL_TODDAL9_MASK           512U
  #define TODDAL_TODDAL10_MASK          1024U
  #define TODDAL_TODDAL11_MASK          2048U
  #define TODDAL_TODDAL12_MASK          4096U
  #define TODDAL_TODDAL13_MASK          8192U
  #define TODDAL_TODDAL14_MASK          16384U
  #define TODDAL_TODDAL15_MASK          32768U
  #define TODDAL                        (*((volatile word *)0x001FFFC9))


  word Reserved0[6];                   /* Reserved (unused) registers */

} TOD_PRPH;

/******************************************
*** Peripheral COP
*******************************************/
typedef volatile struct {
  /*** COPCTL - COP Control Register; 0x001FFFD0 ***/
  union {
    word Word;
  } COPCTL_STR;
  
  #define COPCTL_CWP_MASK               1U
  #define COPCTL_CEN_MASK               2U
  #define COPCTL_CWEN_MASK              4U
  #define COPCTL_CSEN_MASK              8U
  #define COPCTL_BYPS_MASK              16U
  #define COPCTL                        (*((volatile word *)0x001FFFD0))


  /*** COPTO - Timeout Register; 0x001FFFD1 ***/
  union {
    word Word;
  } COPTO_STR;
  
  #define COPTO_TIMEOUT0_MASK           1U
  #define COPTO_TIMEOUT1_MASK           2U
  #define COPTO_TIMEOUT2_MASK           4U
  #define COPTO_TIMEOUT3_MASK           8U
  #define COPTO_TIMEOUT4_MASK           16U
  #define COPTO_TIMEOUT5_MASK           32U
  #define COPTO_TIMEOUT6_MASK           64U
  #define COPTO_TIMEOUT7_MASK           128U
  #define COPTO_TIMEOUT8_MASK           256U
  #define COPTO_TIMEOUT9_MASK           512U
  #define COPTO_TIMEOUT10_MASK          1024U
  #define COPTO_TIMEOUT11_MASK          2048U
  #define COPTO_TIMEOUT12_MASK          4096U
  #define COPTO_TIMEOUT13_MASK          8192U
  #define COPTO_TIMEOUT14_MASK          16384U
  #define COPTO_TIMEOUT15_MASK          32768U
  #define COPTO                         (*((volatile word *)0x001FFFD1))


  /*** COPCTR - Counter Register; 0x001FFFD2 ***/
  union {
    word Word;
  } COPCTR_STR;
  
  #define COPCTR                        (*((volatile word *)0x001FFFD2))


  word Reserved0[5];                   /* Reserved (unused) registers */

} COP_PRPH;

/******************************************
*** Peripheral HI8
*******************************************/
typedef volatile struct {
  /*** HCR - HI8 Control Register; 0x001FFFD8 ***/
  union {
    word Word;
  } HCR_STR;
  
  #define HCR_HRIE_MASK                 1U
  #define HCR_HTIE_MASK                 2U
  #define HCR_HCIE_MASK                 4U
  #define HCR_HF2_MASK                  8U
  #define HCR_HF3_MASK                  16U
  #define HCR_RDMAEN_MASK               32U
  #define HCR_TDMAEN_MASK               64U
  #define HCR_HDDS_MASK                 128U
  #define HCR_HRMS_MASK                 256U
  #define HCR_HF_2_MASK                 24U
  #define HCR_HF_2_BITNUM               3U
  #define HCR                           (*((volatile word *)0x001FFFD8))


  /*** HSR - HI8 Status Register; 0x001FFFD9 ***/
  union {
    word Word;
  } HSR_STR;
  
  #define HSR_HRDF_MASK                 1U
  #define HSR_HTDE_MASK                 2U
  #define HSR_HCP_MASK                  4U
  #define HSR_HF0_MASK                  8U
  #define HSR_HF1_MASK                  16U
  #define HSR_HDMA_MASK                 32U
  #define HSR_HF_MASK                   24U
  #define HSR_HF_BITNUM                 3U
  #define HSR                           (*((volatile word *)0x001FFFD9))


  /*** HTX_HRX - HI8 Transmit Data, Receive Data Register; 0x001FFFDA ***/
  union {
    word Word;
  } HTX_HRX_STR;
  
  #define HTX_HRX_LOW_BYTE0_MASK        1U
  #define HTX_HRX_LOW_BYTE1_MASK        2U
  #define HTX_HRX_LOW_BYTE2_MASK        4U
  #define HTX_HRX_LOW_BYTE3_MASK        8U
  #define HTX_HRX_LOW_BYTE4_MASK        16U
  #define HTX_HRX_LOW_BYTE5_MASK        32U
  #define HTX_HRX_LOW_BYTE6_MASK        64U
  #define HTX_HRX_LOW_BYTE7_MASK        128U
  #define HTX_HRX_HIGH_BYTE0_MASK       256U
  #define HTX_HRX_HIGH_BYTE1_MASK       512U
  #define HTX_HRX_HIGH_BYTE2_MASK       1024U
  #define HTX_HRX_HIGH_BYTE3_MASK       2048U
  #define HTX_HRX_HIGH_BYTE4_MASK       4096U
  #define HTX_HRX_HIGH_BYTE5_MASK       8192U
  #define HTX_HRX_HIGH_BYTE6_MASK       16384U
  #define HTX_HRX_HIGH_BYTE7_MASK       32768U
  #define HTX_HRX_LOW_BYTE_MASK         255U
  #define HTX_HRX_LOW_BYTE_BITNUM       0U
  #define HTX_HRX_HIGH_BYTE_MASK        65280U
  #define HTX_HRX_HIGH_BYTE_BITNUM      8U
  #define HTX_HRX                       (*((volatile word *)0x001FFFDA))


  word Reserved0[5];                   /* Reserved (unused) registers */

} HI8_PRPH;

/******************************************
*** Peripheral SCI0
*******************************************/
typedef volatile struct {
  /*** SCI_0_BR - SCI 0 Baud Rate Register; 0x001FFFE0 ***/
  union {
    word Word;
  } SCI_0_BR_STR;
  
  #define SCI_0_BR_SBR0_MASK            1U
  #define SCI_0_BR_SBR1_MASK            2U
  #define SCI_0_BR_SBR2_MASK            4U
  #define SCI_0_BR_SBR3_MASK            8U
  #define SCI_0_BR_SBR4_MASK            16U
  #define SCI_0_BR_SBR5_MASK            32U
  #define SCI_0_BR_SBR6_MASK            64U
  #define SCI_0_BR_SBR7_MASK            128U
  #define SCI_0_BR_SBR8_MASK            256U
  #define SCI_0_BR_SBR9_MASK            512U
  #define SCI_0_BR_SBR10_MASK           1024U
  #define SCI_0_BR_SBR11_MASK           2048U
  #define SCI_0_BR_SBR12_MASK           4096U
  #define SCI_0_BR_SBR_MASK             8191U
  #define SCI_0_BR_SBR_BITNUM           0U
  #define SCI_0_BR                      (*((volatile word *)0x001FFFE0))


  /*** SCI_0_CR - SCI 0 Control Register; 0x001FFFE1 ***/
  union {
    word Word;
  } SCI_0_CR_STR;
  
  #define SCI_0_CR_SBK_MASK             1U
  #define SCI_0_CR_RWU_MASK             2U
  #define SCI_0_CR_RE_MASK              4U
  #define SCI_0_CR_TE_MASK              8U
  #define SCI_0_CR_REIE_MASK            16U
  #define SCI_0_CR_RFIE_MASK            32U
  #define SCI_0_CR_TIIE_MASK            64U
  #define SCI_0_CR_TEIE_MASK            128U
  #define SCI_0_CR_PT_MASK              256U
  #define SCI_0_CR_PE_MASK              512U
  #define SCI_0_CR_POL_MASK             1024U
  #define SCI_0_CR_WAKE_MASK            2048U
  #define SCI_0_CR_M_MASK               4096U
  #define SCI_0_CR_RSRC_MASK            8192U
  #define SCI_0_CR_SWAI_MASK            16384U
  #define SCI_0_CR_LOOP_MASK            32768U
  #define SCI_0_CR                      (*((volatile word *)0x001FFFE1))


  /*** SCI_0_CR2 - SCI 0 Control Register 2; 0x001FFFE2 ***/
  union {
    word Word;
  } SCI_0_CR2_STR;
  
  #define SCI_0_CR2_RDE_MASK            1U
  #define SCI_0_CR2_TDE_MASK            2U
  #define SCI_0_CR2_RIIE_MASK           4U
  #define SCI_0_CR2                     (*((volatile word *)0x001FFFE2))


  /*** SCI_0_SR - SCI 0 Status Register; 0x001FFFE3 ***/
  union {
    word Word;
  } SCI_0_SR_STR;
  
  #define SCI_0_SR_RAF_MASK             1U
  #define SCI_0_SR_PF_MASK              256U
  #define SCI_0_SR_FE_MASK              512U
  #define SCI_0_SR_NF_MASK              1024U
  #define SCI_0_SR_OR_MASK              2048U
  #define SCI_0_SR_RIDLE_MASK           4096U
  #define SCI_0_SR_RDRF_MASK            8192U
  #define SCI_0_SR_TIDLE_MASK           16384U
  #define SCI_0_SR_TDRE_MASK            32768U
  #define SCI_0_SR                      (*((volatile word *)0x001FFFE3))


  /*** SCI_0_DR - SCI 0 Data Register; 0x001FFFE4 ***/
  union {
    word Word;
  } SCI_0_DR_STR;
  
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA0_MASK 1U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA1_MASK 2U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA2_MASK 4U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA3_MASK 8U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA4_MASK 16U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA5_MASK 32U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA6_MASK 64U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA7_MASK 128U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA8_MASK 256U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA_MASK 511U
  #define SCI_0_DR_RECEIVE_TRANSMIT_DATA_BITNUM 0U
  #define SCI_0_DR                      (*((volatile word *)0x001FFFE4))


  word Reserved0[3];                   /* Reserved (unused) registers */

} SCI0_PRPH;

/******************************************
*** Peripheral SPI
*******************************************/
typedef volatile struct {
  /*** SPSCR - SPI Status and Control Register; 0x001FFFE8 ***/
  union {
    word Word;
  } SPSCR_STR;
  
  #define SPSCR_SPTE_MASK               1U
  #define SPSCR_MODF_MASK               2U
  #define SPSCR_OVRF_MASK               4U
  #define SPSCR_SPRF_MASK               8U
  #define SPSCR_SPTIE_MASK              16U
  #define SPSCR_SPE_MASK                32U
  #define SPSCR_CPHA_MASK               64U
  #define SPSCR_CPOL_MASK               128U
  #define SPSCR_SPMSTR_MASK             256U
  #define SPSCR_SPRIE_MASK              512U
  #define SPSCR_MODFEN_MASK             1024U
  #define SPSCR_ERRIE_MASK              2048U
  #define SPSCR_DSO_MASK                4096U
  #define SPSCR_SPR0_MASK               8192U
  #define SPSCR_SPR1_MASK               16384U
  #define SPSCR_SPR2_MASK               32768U
  #define SPSCR_SPR_MASK                57344U
  #define SPSCR_SPR_BITNUM              13U
  #define SPSCR                         (*((volatile word *)0x001FFFE8))


  /*** SPDSCR - SPI Data Size and Control Register; 0x001FFFE9 ***/
  union {
    word Word;
  } SPDSCR_STR;
  
  #define SPDSCR_TDS0_MASK              1U
  #define SPDSCR_TDS1_MASK              2U
  #define SPDSCR_TDS2_MASK              4U
  #define SPDSCR_TDS3_MASK              8U
  #define SPDSCR_RDMAEN_MASK            8192U
  #define SPDSCR_TDMAEN_MASK            16384U
  #define SPDSCR_WOM_MASK               32768U
  #define SPDSCR_TDS_MASK               15U
  #define SPDSCR_TDS_BITNUM             0U
  #define SPDSCR                        (*((volatile word *)0x001FFFE9))


  /*** SPDRR - SPI Data Receive Register; 0x001FFFEA ***/
  union {
    word Word;
  } SPDRR_STR;
  
  #define SPDRR                         (*((volatile word *)0x001FFFEA))


  /*** SPDTR - SPI Data Transmit Register; 0x001FFFEB ***/
  union {
    word Word;
  } SPDTR_STR;
  
  #define SPDTR                         (*((volatile word *)0x001FFFEB))


} SPI_PRPH;




#endif
/* __IO_Map_H */

/*
** ###################################################################
**
**     This file was created by Processor Expert 3.00 [04.35]
**     for the Freescale 56800 series of microcontrollers.
**
** ###################################################################
*/
