{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683052422883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683052422884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 00:03:42 2023 " "Processing started: Wed May 03 00:03:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683052422884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052422884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX51 -c MUX51 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX51 -c MUX51" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052422884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683052423553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683052423553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux51.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux51-Structer5 " "Found design unit 1: mux51-Structer5" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683052436842 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux51 " "Found entity 1: mux51" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683052436842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-Structer4 " "Found design unit 1: mux_4_1-Structer4" {  } { { "MUX41.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX41.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683052436842 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "MUX41.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX41.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683052436842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-Structer " "Found design unit 1: mux_4_1-Structer" {  } { { "MUX21.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683052436842 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "MUX21.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX21.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683052436842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX51 " "Elaborating entity \"MUX51\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683052436906 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I0 MUX51.vhd(18) " "VHDL Process Statement warning at MUX51.vhd(18): signal \"I0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683052436935 "|MUX51"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I1 MUX51.vhd(20) " "VHDL Process Statement warning at MUX51.vhd(20): signal \"I1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683052436941 "|MUX51"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I2 MUX51.vhd(22) " "VHDL Process Statement warning at MUX51.vhd(22): signal \"I2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683052436941 "|MUX51"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I3 MUX51.vhd(24) " "VHDL Process Statement warning at MUX51.vhd(24): signal \"I3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683052436941 "|MUX51"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I4 MUX51.vhd(26) " "VHDL Process Statement warning at MUX51.vhd(26): signal \"I4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683052436941 "|MUX51"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_out MUX51.vhd(15) " "VHDL Process Statement warning at MUX51.vhd(15): inferring latch(es) for signal or variable \"mux_out\", which holds its previous value in one or more paths through the process" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683052436941 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[0\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[0\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436953 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[1\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[1\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436953 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[2\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[2\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[3\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[3\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[4\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[4\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[5\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[5\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[6\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[6\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[7\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[7\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[8\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[8\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[9\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[9\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[10\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[10\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[11\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[11\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[12\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[12\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[13\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[13\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[14\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[14\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[15\] MUX51.vhd(15) " "Inferred latch for \"mux_out\[15\]\" at MUX51.vhd(15)" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052436963 "|MUX51"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[0\]\$latch " "Latch mux_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[1\]\$latch " "Latch mux_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[2\]\$latch " "Latch mux_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[3\]\$latch " "Latch mux_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[4\]\$latch " "Latch mux_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[5\]\$latch " "Latch mux_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[6\]\$latch " "Latch mux_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[7\]\$latch " "Latch mux_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[8\]\$latch " "Latch mux_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[9\]\$latch " "Latch mux_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[10\]\$latch " "Latch mux_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[11\]\$latch " "Latch mux_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[12\]\$latch " "Latch mux_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[13\]\$latch " "Latch mux_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[14\]\$latch " "Latch mux_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_out\[15\]\$latch " "Latch mux_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683052438026 ""}  } { { "MUX51.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/MUXes/MUX51.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683052438026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683052438195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683052439307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683052439307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683052439631 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683052439631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683052439631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683052439631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683052439659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 00:03:59 2023 " "Processing ended: Wed May 03 00:03:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683052439659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683052439659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683052439659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683052439659 ""}
