
*** Running vivado
    with args -log RV32I.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source RV32I.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.219 ; gain = 0.000
Command: synth_design -top RV32I -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13008
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1132.969 ; gain = 26.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/instr_mem.v:10]
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (1#1) [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/instr_mem.v:10]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/control_unit.v:3]
	Parameter STATE_IF_INIT bound to: 5'b00000 
	Parameter STATE_ID_RTYPE bound to: 5'b00001 
	Parameter STATE_ID_ITYPE bound to: 5'b00010 
	Parameter STATE_ID_BTYPE bound to: 5'b00011 
	Parameter STATE_ID_STYPE bound to: 5'b00100 
	Parameter STATE_ID_JTYPE bound to: 5'b00101 
	Parameter STATE_ID_LUI bound to: 5'b00110 
	Parameter STATE_ID_AUIPC bound to: 5'b11110 
	Parameter STATE_EX_ADD bound to: 5'b00111 
	Parameter STATE_EX_SUB bound to: 5'b01000 
	Parameter STATE_EX_SLL bound to: 5'b01001 
	Parameter STATE_EX_SLT bound to: 5'b01010 
	Parameter STATE_EX_SLTU bound to: 5'b01011 
	Parameter STATE_EX_XOR bound to: 5'b01100 
	Parameter STATE_EX_SRL bound to: 5'b01101 
	Parameter STATE_EX_SRA bound to: 5'b01110 
	Parameter STATE_EX_OR bound to: 5'b01111 
	Parameter STATE_EX_AND bound to: 5'b10000 
	Parameter STATE_MEM_LB bound to: 5'b10001 
	Parameter STATE_MEM_LH bound to: 5'b10010 
	Parameter STATE_MEM_LW bound to: 5'b10011 
	Parameter STATE_MEM_LBU bound to: 5'b10100 
	Parameter STATE_MEM_LHU bound to: 5'b10101 
	Parameter STATE_MEM_SB bound to: 5'b10110 
	Parameter STATE_MEM_SH bound to: 5'b10111 
	Parameter STATE_MEM_SW bound to: 5'b11000 
	Parameter STATE_WB_GEN bound to: 5'b11001 
	Parameter STATE_WB_LOAD bound to: 5'b11010 
	Parameter STATE_WB_JALR bound to: 5'b11011 
	Parameter STATE_WB_BNT bound to: 5'b11100 
	Parameter STATE_WB_BT bound to: 5'b11101 
	Parameter STATE_UNUSED_1 bound to: 5'b11111 
INFO: [Synth 8-226] default block is never used [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/control_unit.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/control_unit.v:409]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/imm_gen.v:3]
	Parameter U_type bound to: 3'b000 
	Parameter J_type bound to: 3'b001 
	Parameter B_type bound to: 3'b010 
	Parameter I_type_notSE bound to: 3'b011 
	Parameter I_type_SE bound to: 3'b100 
	Parameter S_type bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/imm_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (3#1) [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/imm_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/reg_file.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (4#1) [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/reg_file.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/data_mem.v:10]
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (6#1) [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/data_mem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (7#1) [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/RV32I.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.777 ; gain = 89.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.777 ; gain = 89.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.777 ; gain = 89.559
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1195.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RV32I_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RV32I_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1311.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1311.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_curr_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STATE_IF_INIT |  0000000000000000000000000000001 |                            00000
          STATE_ID_RTYPE |  0000000000000000000000000000010 |                            00001
          STATE_ID_STYPE |  0000000000000000000000000000100 |                            00100
          STATE_ID_JTYPE |  0000000000000000000000000001000 |                            00101
          STATE_ID_BTYPE |  0000000000000000000000000010000 |                            00011
            STATE_EX_SUB |  0000000000000000000000000100000 |                            01000
            STATE_ID_LUI |  0000000000000000000000001000000 |                            00110
          STATE_ID_AUIPC |  0000000000000000000000010000000 |                            11110
          STATE_ID_ITYPE |  0000000000000000000000100000000 |                            00010
            STATE_EX_ADD |  0000000000000000000001000000000 |                            00111
            STATE_MEM_LB |  0000000000000000000010000000000 |                            10001
            STATE_MEM_LH |  0000000000000000000100000000000 |                            10010
            STATE_MEM_LW |  0000000000000000001000000000000 |                            10011
           STATE_MEM_LBU |  0000000000000000010000000000000 |                            10100
           STATE_MEM_LHU |  0000000000000000100000000000000 |                            10101
           STATE_WB_LOAD |  0000000000000001000000000000000 |                            11010
            STATE_MEM_SB |  0000000000000010000000000000000 |                            10110
            STATE_MEM_SH |  0000000000000100000000000000000 |                            10111
            STATE_MEM_SW |  0000000000001000000000000000000 |                            11000
           STATE_WB_JALR |  0000000000010000000000000000000 |                            11011
            STATE_EX_SLL |  0000000000100000000000000000000 |                            01001
            STATE_EX_SLT |  0000000001000000000000000000000 |                            01010
           STATE_EX_SLTU |  0000000010000000000000000000000 |                            01011
             STATE_WB_BT |  0000000100000000000000000000000 |                            11101
            STATE_WB_BNT |  0000001000000000000000000000000 |                            11100
            STATE_EX_XOR |  0000010000000000000000000000000 |                            01100
            STATE_EX_SRL |  0000100000000000000000000000000 |                            01101
            STATE_EX_SRA |  0001000000000000000000000000000 |                            01110
             STATE_EX_OR |  0010000000000000000000000000000 |                            01111
            STATE_EX_AND |  0100000000000000000000000000000 |                            10000
            STATE_WB_GEN |  1000000000000000000000000000000 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_curr_reg' using encoding 'one-hot' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/sources_1/new/imm_gen.v:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	  75 Input   31 Bit        Muxes := 1     
	  31 Input    5 Bit        Muxes := 1     
	  31 Input    4 Bit        Muxes := 1     
	  31 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 36    
	  31 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
warning: Removed RAM nolabel_line15/memory_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |    66|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |FDRE   |   131|
|7     |FDSE   |     1|
|8     |IBUF   |     2|
|9     |OBUF   |    69|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1311.766 ; gain = 205.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1311.766 ; gain = 89.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1311.766 ; gain = 205.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1320.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1320.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 1320.902 ; gain = 214.684
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/RISC-V_Local/RISC-V_Local.runs/synth_1/RV32I.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RV32I_utilization_synth.rpt -pb RV32I_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 00:20:52 2023...
