{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634130899893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634130899901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 15:14:59 2021 " "Processing started: Wed Oct 13 15:14:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634130899901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634130899901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634130899901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1634130902225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kurskod/tsiu03 systemkonstruktion/tsiu03-vhdl-gang/code/volume and balance/volume_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kurskod/tsiu03 systemkonstruktion/tsiu03-vhdl-gang/code/volume and balance/volume_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Volume_Control-Volume " "Found design unit 1: Volume_Control-Volume" {  } { { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130903119 ""} { "Info" "ISGN_ENTITY_NAME" "1 Volume_Control " "Found entity 1: Volume_Control" {  } { { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130903119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130903119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kurskod/tsiu03 systemkonstruktion/tsiu03-vhdl-gang/code/volume and balance/balance_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kurskod/tsiu03 systemkonstruktion/tsiu03-vhdl-gang/code/volume and balance/balance_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Balance_Control-rtl " "Found design unit 1: Balance_Control-rtl" {  } { { "../../Volume and Balance/Balance_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Balance_Control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130903239 ""} { "Info" "ISGN_ENTITY_NAME" "1 Balance_Control " "Found entity 1: Balance_Control" {  } { { "../../Volume and Balance/Balance_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Balance_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130903239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130903239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snddriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file snddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SndDriver-bdf_type " "Found design unit 1: SndDriver-bdf_type" {  } { { "SndDriver.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SndDriver.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130903331 ""} { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "SndDriver.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SndDriver.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130903331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130903331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130903428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130903428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130903525 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130903525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130903525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634130906591 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Volume_Control inst7 " "Block or symbol \"Volume_Control\" of instance \"inst7\" overlaps another block or symbol" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 688 248 472 800 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1634130906602 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "hsync " "Pin \"hsync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 64 1208 1384 80 "hsync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906602 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vsync " "Pin \"vsync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 80 1208 1384 96 "vsync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906603 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_clk " "Pin \"vga_clk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 128 1208 1384 144 "vga_clk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906603 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_blank " "Pin \"vga_blank\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 96 1208 1384 112 "vga_blank" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906603 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_sync " "Pin \"vga_sync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 112 1208 1384 128 "vga_sync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX0\[0..6\] " "Pin \"HEX0\[0..6\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[0..8\] " "Pin \"LEDG\[0..8\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR\[0..17\] " "Pin \"LEDR\[0..17\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_b\[7..0\] " "Pin \"vga_b\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_g\[7..0\] " "Pin \"vga_g\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_r\[7..0\] " "Pin \"vga_r\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_CLK " "Pin \"PS2_CLK\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 368 -184 -16 384 "PS2_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_DAT " "Pin \"PS2_DAT\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 -184 -16 400 "PS2_DAT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 256 -184 -16 272 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 272 -184 -16 288 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 288 -184 -16 304 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634130906604 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sram_control.vhd 2 1 " "Using design file sram_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_control-rtl " "Found design unit 1: SRAM_control-rtl" {  } { { "sram_control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/sram_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130906772 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "sram_control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/sram_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130906772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634130906772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_control SRAM_control:inst3 " "Elaborating entity \"SRAM_control\" for hierarchy \"SRAM_control:inst3\"" {  } { { "Proj.bdf" "inst3" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 296 824 1144 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130906828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SndDriver SndDriver:inst " "Elaborating entity \"SndDriver\" for hierarchy \"SndDriver:inst\"" {  } { { "Proj.bdf" "inst" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 496 952 1144 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130906903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.vhd 2 1 " "Using design file ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "ctrl.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130907076 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/ctrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130907076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634130907076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl SndDriver:inst\|ctrl:b2v_inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"SndDriver:inst\|ctrl:b2v_inst_ctrl\"" {  } { { "snddriver.vhd" "b2v_inst_ctrl" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/snddriver.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130907123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "channel_mod.vhd 2 1 " "Using design file channel_mod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_mod-rtl " "Found design unit 1: channel_mod-rtl" {  } { { "channel_mod.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/channel_mod.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130907342 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_mod " "Found entity 1: channel_mod" {  } { { "channel_mod.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130907342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634130907342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_mod SndDriver:inst\|channel_mod:b2v_inst_left " "Elaborating entity \"channel_mod\" for hierarchy \"SndDriver:inst\|channel_mod:b2v_inst_left\"" {  } { { "snddriver.vhd" "b2v_inst_left" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/snddriver.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130907394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Balance_Control Balance_Control:inst8 " "Elaborating entity \"Balance_Control\" for hierarchy \"Balance_Control:inst8\"" {  } { { "Proj.bdf" "inst8" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 672 640 864 816 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130907522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Volume_Control Volume_Control:inst7 " "Elaborating entity \"Volume_Control\" for hierarchy \"Volume_Control:inst7\"" {  } { { "Proj.bdf" "inst7" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 688 248 472 800 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130907710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst4 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst4\"" {  } { { "Proj.bdf" "inst4" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 736 -304 -160 816 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130907976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130908170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130908185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130908200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130908200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130908200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130908200 ""}  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634130908200 ""}
{ "Warning" "WSGN_SEARCH_FILE" "echo_gen.vhd 2 1 " "Using design file echo_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECHO_GEN-rtl " "Found design unit 1: ECHO_GEN-rtl" {  } { { "echo_gen.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130908381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECHO_GEN " "Found entity 1: ECHO_GEN" {  } { { "echo_gen.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130908381 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634130908381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECHO_GEN ECHO_GEN:inst2 " "Elaborating entity \"ECHO_GEN\" for hierarchy \"ECHO_GEN:inst2\"" {  } { { "Proj.bdf" "inst2" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 328 320 608 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130908432 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_mux.vhd 2 1 " "Using design file my_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_mux-rtl " "Found design unit 1: my_mux-rtl" {  } { { "my_mux.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/my_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130909074 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/my_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130909074 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634130909074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux my_mux:inst1 " "Elaborating entity \"my_mux\" for hierarchy \"my_mux:inst1\"" {  } { { "Proj.bdf" "inst1" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 696 1264 1424 808 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130909132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "group_no.vhd 2 1 " "Using design file group_no.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-RTL " "Found design unit 1: group_no-RTL" {  } { { "group_no.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130909311 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130909311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634130909311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no group_no:inst5 " "Elaborating entity \"group_no\" for hierarchy \"group_no:inst5\"" {  } { { "Proj.bdf" "inst5" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -40 1032 1128 40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130909366 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Balance_Control:inst8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Balance_Control:inst8\|Mult0\"" {  } { { "../../Volume and Balance/Balance_Control.vhd" "Mult0" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Balance_Control.vhd" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130911447 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Volume_Control:inst7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Volume_Control:inst7\|Mult0\"" {  } { { "../../Volume and Balance/Volume_Control.vhd" "Mult0" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130911447 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ECHO_GEN:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ECHO_GEN:inst2\|Mult0\"" {  } { { "ieee/numeric_std.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130911447 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ECHO_GEN:inst2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ECHO_GEN:inst2\|Mult1\"" {  } { { "echo_gen.vhd" "Mult1" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 239 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130911447 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1634130911447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Balance_Control:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Balance_Control:inst8\|lpm_mult:Mult0\"" {  } { { "../../Volume and Balance/Balance_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Balance_Control.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130911817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Balance_Control:inst8\|lpm_mult:Mult0 " "Instantiated megafunction \"Balance_Control:inst8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130911818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130911818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130911818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130911818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130911818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130911818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130911818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130911818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130911818 ""}  } { { "../../Volume and Balance/Balance_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Balance_Control.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634130911818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130912037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130912037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Volume_Control:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\"" {  } { { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Volume_Control:inst7\|lpm_mult:Mult0 " "Instantiated megafunction \"Volume_Control:inst7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912262 ""}  } { { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634130912262 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core Volume_Control:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Volume_Control:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130912854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Volume_Control:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130913152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/db/add_sub_bkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130913408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130913408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Volume_Control:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130913523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/db/add_sub_h9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130913736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130913736 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Volume_Control:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130913847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Volume_Control:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130913888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130914115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130914115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Volume_Control:inst7\|lpm_mult:Mult0\|altshift:external_latency_ffs Volume_Control:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Volume_Control:inst7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../../Volume and Balance/Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECHO_GEN:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst2\|lpm_mult:Mult0\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130914427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECHO_GEN:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"ECHO_GEN:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914428 ""}  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634130914428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECHO_GEN:inst2\|lpm_mult:Mult0\|multcore:mult_core ECHO_GEN:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ECHO_GEN:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914458 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECHO_GEN:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ECHO_GEN:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ECHO_GEN:inst2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914491 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECHO_GEN:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ECHO_GEN:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ECHO_GEN:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634130914768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634130914768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECHO_GEN:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs ECHO_GEN:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ECHO_GEN:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634130914886 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 64 1208 1384 80 "hsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 80 1208 1384 96 "vsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_clk GND " "Pin \"vga_clk\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 128 1208 1384 144 "vga_clk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank GND " "Pin \"vga_blank\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 96 1208 1384 112 "vga_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 112 1208 1384 128 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 336 1208 1384 352 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 352 1208 1384 368 "sram_oe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 416 1208 1384 432 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 1208 1384 448 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|sram_ub"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[7\] GND " "Pin \"vga_b\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[6\] GND " "Pin \"vga_b\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[5\] GND " "Pin \"vga_b\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[4\] GND " "Pin \"vga_b\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[7\] GND " "Pin \"vga_g\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[6\] GND " "Pin \"vga_g\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[5\] GND " "Pin \"vga_g\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[4\] GND " "Pin \"vga_g\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[7\] GND " "Pin \"vga_r\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[6\] GND " "Pin \"vga_r\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[5\] GND " "Pin \"vga_r\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[4\] GND " "Pin \"vga_r\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634130917201 "|Proj|vga_r[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634130917201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1634130917472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634130921999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130921999 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 368 -184 -16 384 "PS2_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130922931 "|Proj|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 -184 -16 400 "PS2_DAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130922931 "|Proj|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 256 -184 -16 272 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130922931 "|Proj|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 272 -184 -16 288 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130922931 "|Proj|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "Proj.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 288 -184 -16 304 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634130922931 "|Proj|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1634130922931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1158 " "Implemented 1158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634130922974 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634130922974 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1634130922974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1007 " "Implemented 1007 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634130922974 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1634130922974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634130922974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634130923247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 15:15:23 2021 " "Processing ended: Wed Oct 13 15:15:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634130923247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634130923247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634130923247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634130923247 ""}
