
coremark.exe:     file format elf32-lily


Disassembly of section .text:

010000a0 <_start>:
 10000a0:	ff 70 00 80 	         SETR.32 (.XD) 		;0x0
 10000a4:	08 6c 00 00 	         MOV.K.32 (.XM) X0,#1024		;0x400
 10000a8:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 10000ac:	04 6e 10 00 	         MOV.KH.32 (.XM) X1,#512		;0x200
 10000b0:	00 60 00 40 	         ADD.32 (.XA) X0,X0,X1
 10000b4:	19 60 20 02 	         ADD.32 (.XA) X2,X1,#4
 10000b8:	44 71 40 04 	||       MOV.RC.32 (.XD) SP,X2
 10000bc:	44 71 60 02 	         MOV.RC.32 (.XD) SKB,X1
 10000c0:	44 71 70 00 	         MOV.RC.32 (.XD) SKT,X0
 10000c4:	00 6c f0 01 	         MOV.K.32 (.XM) G7,#0		;0x0
 10000c8:	00 6e f0 41 	         MOV.KH.32 (.XM) G7,#32		;0x20
 10000cc:	00 7a a0 9b 	||       CALL.32 (.XD) @(1001440 <main>(vliw-4))  ;0x9ba

010000d0 <dead_loop>:
 10000d0:	00 78 00 00 	         B.32 (.XD) @(10000d0 <dead_loop>(vliw-0))  ;0x0
	...

010000e0 <calc_func>:
 10000e0:	ff 65 f0 41 	         ADDK.32 (.XA) G7,#-96		;0xffa0
 10000e4:	50 7b 20 3f 	||       ST.W.32 (.XD) *+G7[#0],X18
 10000e8:	50 7b 30 7f 	         ST.W.32 (.XD) *+G7[#1],X19
 10000ec:	50 7b 40 ff 	         ST.W.32 (.XD) *+G7[#3],X20
 10000f0:	50 7b 50 bf 	         ST.W.32 (.XD) *+G7[#2],X21
 10000f4:	00 7d 20 15 	         LD.H.S.32 (.XD) X18,*X10
 10000f8:	29 62 00 e4 	         ASR.32 (.XA) X0,X18,#7
 10000fc:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1000100:	fa 6b 40 54 	||       MOV.R.32 (.XM) X4,X10
 1000104:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1000108:	fa 6b 50 57 	         MOV.R.32 (.XM) X21,X11
 100010c:	00 78 a4 00 	|| [X0]  B.32 (.XD) @(1000120 <.BB2_calc_func+0x10>(vliw-4))  ;0xa

01000110 <.BB2_calc_func>:
 1000110:	00 6c 40 fe 	         MOV.K.32 (.XM) X4,#127		;0x7f
 1000114:	61 63 40 24 	         AND.32 (.XA) X4,X18,X4
 1000118:	fb 6b 40 48 	||       SXT2.32 (.XM) X4,X4
 100011c:	00 78 80 08 	||       B.32 (.XD) @(100022c <.BB15_calc_func>(vliw-8))  ;0x88
 1000120:	69 63 50 e4 	         AND.32 (.XA) X5,X18,#7
 1000124:	51 7b 40 3e 	||       ST.W.32 (.XD) *+G7[#4],X4
 1000128:	fb 6b 50 4a 	         SXT2.32 (.XM) X5,X5
 100012c:	00 6c 30 71 	         MOV.K.32 (.XM) X19,#56		;0x38
 1000130:	88 70 80 0b 	||       CMPE.32 (.XD) G0,X5,#0
 1000134:	04 60 30 d7 	         ADD.32 (.XA) X19,X11,X19
 1000138:	00 78 c1 02 	|| [G0]  B.32 (.XD) @(1000190 <.BB8_calc_func+0x8>(vliw-4))  ;0x2c

0100013c <.BB4_calc_func>:
 100013c:	88 70 90 4b 	         CMPE.32 (.XD) G1,X5,#1
 1000140:	00 78 62 00 	   [G1]  B.32 (.XD) @(100014c <.BB5_calc_func+0x8>(vliw-0))  ;0x6

01000144 <.BB5_calc_func>:
 1000144:	fa 6b 40 65 	         MOV.R.32 (.XM) X20,X18
 1000148:	00 78 40 05 	||       B.32 (.XD) @(10001f0 <.BB12_calc_func+0x4>(vliw-4))  ;0x54
 100014c:	00 6c a0 50 	         MOV.K.32 (.XM) X10,#40		;0x28
 1000150:	02 60 a0 96 	         ADD.32 (.XA) X10,X11,X10
 1000154:	28 62 b0 e4 	         ASR.32 (.XA) X11,X18,#3
 1000158:	6b 63 b0 d6 	         AND.32 (.XA) X11,X11,#15
 100015c:	09 62 a0 17 	         ASL.32 (.XA) G2,X11,#4
 1000160:	80 7d c0 26 	||       LD.H.U.32 (.XD) X12,*X19
 1000164:	86 63 b0 96 	         OR.32 (.XA) X11,X11,G2
 1000168:	fb 6b b0 56 	||       SXT2.32 (.XM) X11,X11
 100016c:	00 7a a0 d5 	||       CALL.32 (.XD) @(1001c20 <core_bench_matrix>(vliw-8))  ;0xd5a

01000170 <.BB7_calc_func>:
 1000170:	00 6c 40 78 	         MOV.K.32 (.XM) X4,#60		;0x3c
 1000174:	01 60 40 2a 	         ADD.32 (.XA) X4,X21,X4
 1000178:	80 7d 00 08 	||       LD.H.U.32 (.XD) X0,*X4
 100017c:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000180:	fa 6b 40 79 	         MOV.R.32 (.XM) X20,G4
 1000184:	00 78 4c 00 	|| [!X0] B.32 (.XD) @(100018c <.BB8_calc_func+0x4>(vliw-4))  ;0x4

01000188 <.BB8_calc_func>:
 1000188:	80 7f c0 09 	         ST.H.32 (.XD) *X4,G4
 100018c:	00 78 20 03 	         B.32 (.XD) @(10001f0 <.BB12_calc_func+0x4>(vliw-0))  ;0x32
 1000190:	80 7d f0 26 	         LD.H.U.32 (.XD) X15,*X19
 1000194:	28 62 c0 e5 	         ASR.32 (.XA) G4,X18,#3
 1000198:	50 7d d0 6a 	||       LD.H.S.32 (.XD) X13,*+X21[#1]
 100019c:	6b 63 c0 f9 	         AND.32 (.XA) G4,G4,#15
 10001a0:	00 7d c0 2a 	||       LD.H.S.32 (.XD) X12,*X21
 10001a4:	09 62 00 38 	         ASL.32 (.XA) X0,G4,#4
 10001a8:	80 63 c0 39 	         OR.32 (.XA) G4,G4,X0
 10001ac:	00 6c 00 42 	||       MOV.K.32 (.XM) X0,#33		;0x21
 10001b0:	51 7e a0 96 	||       LD.W.32 (.XD) X10,*+X11[#6]
 10001b4:	fb 6b c0 79 	         SXT2.32 (.XM) G4,G4
 10001b8:	00 70 00 38 	||       CMPG.S.32 (.XD) X0,G4,X0
 10001bc:	00 6c d0 45 	         MOV.K.32 (.XM) G5,#34		;0x22
 10001c0:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10001c4:	51 7e b0 56 	||       LD.W.32 (.XD) X11,*+X11[#5]
 10001c8:	fa 6b e4 7a 	   [X0]  MOV.R.32 (.XM) X14,G5
 10001cc:	fa 6b ec 78 	   [!X0] MOV.R.32 (.XM) X14,G4
 10001d0:	01 7a 80 f3 	||       CALL.32 (.XD) @(1004040 <core_bench_state>(vliw-4))  ;0x1f38

010001d4 <.BB11_calc_func>:
 10001d4:	00 6c 40 7c 	         MOV.K.32 (.XM) X4,#62		;0x3e
 10001d8:	01 60 40 2a 	         ADD.32 (.XA) X4,X21,X4
 10001dc:	80 7d 00 08 	||       LD.H.U.32 (.XD) X0,*X4
 10001e0:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10001e4:	fa 6b 40 79 	         MOV.R.32 (.XM) X20,G4
 10001e8:	00 78 4c 00 	|| [!X0] B.32 (.XD) @(10001f0 <.BB12_calc_func+0x4>(vliw-4))  ;0x4

010001ec <.BB12_calc_func>:
 10001ec:	80 7f c0 09 	         ST.H.32 (.XD) *X4,G4
 10001f0:	80 7d b0 26 	         LD.H.U.32 (.XD) X11,*X19
 10001f4:	51 7e 50 3f 	         LD.W.32 (.XD) X21,*+G7[#4]
 10001f8:	fb 6b a0 a8 	         ZXT2.32 (.XM) X10,X20
 10001fc:	02 7a 20 7d 	||       CALL.32 (.XD) @(10051a0 <crcu16>(vliw-4))  ;0x27d2

01000200 <.BB14_calc_func>:
 1000200:	fe 6d 00 00 	         MOV.K.32 (.XM) X0,#-256		;0xff00
 1000204:	00 6c 40 fe 	         MOV.K.32 (.XM) X4,#127		;0x7f
 1000208:	61 63 40 28 	         AND.32 (.XA) X4,X20,X4
 100020c:	ff 6f 00 fe 	||       MOV.KH.32 (.XM) X0,#-1		;0xffff
 1000210:	60 63 00 24 	         AND.32 (.XA) X0,X18,X0
 1000214:	fb 6b 40 48 	||       SXT2.32 (.XM) X4,X4
 1000218:	01 6c 10 00 	         MOV.K.32 (.XM) X1,#128		;0x80
 100021c:	80 63 00 08 	         OR.32 (.XA) X0,X4,X0
 1000220:	80 7f c0 27 	||       ST.H.32 (.XD) *X19,G4
 1000224:	80 63 00 40 	         OR.32 (.XA) X0,X0,X1
 1000228:	80 7f 00 2a 	||       ST.H.32 (.XD) *X21,X0

0100022c <.BB15_calc_func>:
 100022c:	50 7e 20 3f 	         LD.W.32 (.XD) X18,*+G7[#0]
 1000230:	50 7e 30 7f 	         LD.W.32 (.XD) X19,*+G7[#1]
 1000234:	50 7e 40 ff 	         LD.W.32 (.XD) X20,*+G7[#3]
 1000238:	50 7e 50 bf 	         LD.W.32 (.XD) X21,*+G7[#2]
 100023c:	00 64 f0 c1 	         ADDK.32 (.XA) G7,#96		;0x60
 1000240:	fa 6b c0 49 	||       MOV.R.32 (.XM) G4,X4
 1000244:	e0 5e       	||       RET.16 (.XD) 
	...

01000260 <cmp_complex>:
 1000260:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1000264:	50 7b 30 3f 	||       ST.W.32 (.XD) *+G7[#0],X19
 1000268:	fa 6b 30 57 	         MOV.R.32 (.XM) X19,X11
 100026c:	fa 6b b0 58 	         MOV.R.32 (.XM) X11,X12
 1000270:	50 7b b0 be 	||       ST.W.32 (.XD) *+G7[#2],X11
 1000274:	ff 7a 60 f3 	         CALL.32 (.XD) @(10000e0 <calc_func>(vliw-0))  ;0xfff36

01000278 <.BB2_cmp_complex>:
 1000278:	50 7b c0 7f 	         ST.W.32 (.XD) *+G7[#1],G4
 100027c:	50 7e b0 be 	         LD.W.32 (.XD) X11,*+G7[#2]
 1000280:	fa 6b a0 66 	         MOV.R.32 (.XM) X10,X19
 1000284:	ff 7a e0 f2 	||       CALL.32 (.XD) @(10000e0 <calc_func>(vliw-4))  ;0xfff2e

01000288 <.BB3_cmp_complex>:
 1000288:	50 7e d0 7f 	         LD.W.32 (.XD) G5,*+G7[#1]
 100028c:	50 7e 30 3f 	         LD.W.32 (.XD) X19,*+G7[#0]
 1000290:	fb 6b c0 79 	         SXT2.32 (.XM) G4,G4
 1000294:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1000298:	fb 6b d0 7b 	||       SXT2.32 (.XM) G5,G5
 100029c:	07 61 c0 3b 	         SUB.32 (.XA) G4,G5,G4
 10002a0:	e0 5e       	||       RET.16 (.XD) 
	...

010002c0 <cmp_idx>:
 10002c0:	88 70 00 18 	         CMPE.32 (.XD) X0,X12,#0
 10002c4:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 10002c8:	00 78 fc 02 	|| [!X0] B.32 (.XD) @(1000326 <.BB2_cmp_idx+0x5a>(vliw-4))  ;0x2f

010002cc <.BB2_cmp_idx>:
 10002cc:	00 7d 10 14 	         LD.H.S.32 (.XD) X1,*X10
 10002d0:	fe 6d 00 00 	         MOV.K.32 (.XM) X0,#-256		;0xff00
 10002d4:	ff 6f 00 fe 	         MOV.KH.32 (.XM) X0,#-1		;0xffff
 10002d8:	60 63 00 02 	         AND.32 (.XA) X0,X1,X0
 10002dc:	01 6c 20 fe 	||       MOV.K.32 (.XM) X2,#255		;0xff
 10002e0:	2a 62 10 02 	         ASR.32 (.XA) X1,X1,#8
 10002e4:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 10002e8:	80 63 00 40 	         OR.32 (.XA) X0,X0,X1
 10002ec:	80 7f 00 14 	||       ST.H.32 (.XD) *X10,X0
 10002f0:	00 7d 10 16 	         LD.H.S.32 (.XD) X1,*X11
 10002f4:	fe 6d 00 00 	         MOV.K.32 (.XM) X0,#-256		;0xff00
 10002f8:	ff 6f 00 fe 	         MOV.KH.32 (.XM) X0,#-1		;0xffff
 10002fc:	60 63 00 02 	         AND.32 (.XA) X0,X1,X0
 1000300:	01 6c 20 fe 	||       MOV.K.32 (.XM) X2,#255		;0xff
 1000304:	2a 62 10 02 	         ASR.32 (.XA) X1,X1,#8
 1000308:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 100030c:	50 7d d0 57 	||       LD.H.S.32 (.XD) G5,*+X11[#1]
 1000310:	80 63 00 40 	         OR.32 (.XA) X0,X0,X1
 1000314:	80 7f 00 16 	||       ST.H.32 (.XD) *X11,X0
 1000318:	50 7d c0 55 	         LD.H.S.32 (.XD) G4,*+X10[#1]
 100031c:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000320:	07 61 c0 79 	         SUB.32 (.XA) G4,G4,G5
 1000324:	e0 5e       	||       RET.16 (.XD) 
 1000326:	50 7d 00 56 	         LD.H.S.32 (.XD) X0,*+X11[#1]
 100032a:	50 7d c0 55 	         LD.H.S.32 (.XD) G4,*+X10[#1]
 100032e:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000332:	00 61 c0 39 	         SUB.32 (.XA) G4,G4,X0
 1000336:	e0 5e       	||       RET.16 (.XD) 
	...

01000340 <copy_info>:
 1000340:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1000344:	00 7d 10 16 	||       LD.H.S.32 (.XD) X1,*X11
 1000348:	80 7f 10 14 	         ST.H.32 (.XD) *X10,X1
 100034c:	50 7d 00 56 	         LD.H.S.32 (.XD) X0,*+X11[#1]
 1000350:	d0 7f 00 54 	         ST.H.32 (.XD) *+X10[#1],X0
 1000354:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000358:	e0 5e       	||       RET.16 (.XD) 
 100035a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100035c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01000360 <core_bench_list>:
 1000360:	fe 65 f0 a1 	         ADDK.32 (.XA) G7,#-176		;0xff50
 1000364:	53 7b 20 ff 	||       ST.W.32 (.XD) *+G7[#15],X18
 1000368:	53 7b 30 7f 	         ST.W.32 (.XD) *+G7[#13],X19
 100036c:	53 7b 50 bf 	         ST.W.32 (.XD) *+G7[#14],X21
 1000370:	52 7b 40 bf 	         ST.W.32 (.XD) *+G7[#10],X20
 1000374:	53 7b 60 3f 	         ST.W.32 (.XD) *+G7[#12],X22
 1000378:	52 7b 70 ff 	         ST.W.32 (.XD) *+G7[#11],X23
 100037c:	50 7d f0 94 	         LD.H.S.32 (.XD) X15,*+X10[#2]
 1000380:	52 7e 40 54 	         LD.W.32 (.XD) X4,*+X10[#9]
 1000384:	fa 6b 60 56 	         MOV.R.32 (.XM) X6,X11
 1000388:	08 70 00 1e 	||       CMPG.S.32 (.XD) X0,X15,#0
 100038c:	fa 6b 50 54 	         MOV.R.32 (.XM) X5,X10
 1000390:	00 78 8c 0e 	|| [!X0] B.32 (.XD) @(1000560 <.BB29_core_bench_list+0xc>(vliw-4))  ;0xe8

01000394 <.BB2_core_bench_list>:
 1000394:	00 6c d0 00 	         MOV.K.32 (.XM) X13,#0		;0x0
 1000398:	00 6c 10 01 	         MOV.K.32 (.XM) X17,#0		;0x0
 100039c:	54 7b 50 3e 	||       ST.W.32 (.XD) *+G7[#16],X5
 10003a0:	00 6c 00 01 	         MOV.K.32 (.XM) X16,#0		;0x0
 10003a4:	48 70 80 17 	||       CMPL.S.32 (.XD) G0,X11,#0
 10003a8:	55 7b 60 fe 	         ST.W.32 (.XD) *+G7[#23],X6
 10003ac:	18 60 80 71 	         ADD.32 (.XA) G0,G0,#1
 10003b0:	00 6c 90 00 	||       MOV.K.32 (.XM) X9,#0		;0x0
 10003b4:	55 7b 80 7f 	||       ST.W.32 (.XD) *+G7[#21],G0

010003b8 <.BB3_core_bench_list>:
 10003b8:	55 7e a0 fe 	         LD.W.32 (.XD) X10,*+G7[#23]
 10003bc:	55 7e 90 7f 	         LD.W.32 (.XD) G1,*+G7[#21]
 10003c0:	fa 6b 60 48 	         MOV.R.32 (.XM) X6,X4
 10003c4:	88 70 50 08 	||       CMPE.32 (.XD) X5,X4,#0
 10003c8:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 10003cc:	01 6c 70 fe 	||       MOV.K.32 (.XM) X7,#255		;0xff
 10003d0:	61 63 70 d2 	         AND.32 (.XA) X7,X9,X7
 10003d4:	88 70 90 33 	||       CMPE.32 (.XD) G1,G1,#0
 10003d8:	fa 6b e0 4e 	         MOV.R.32 (.XM) X14,X7
 10003dc:	00 78 c2 02 	|| [G1]  B.32 (.XD) @(1000434 <.BB8_core_bench_list+0x30>(vliw-4))  ;0x2c

010003e0 <.BB5_core_bench_list>:
 10003e0:	88 70 a0 0b 	         CMPE.32 (.XD) G2,X5,#0
 10003e4:	00 78 a3 01 	   [G2]  B.32 (.XD) @(1000418 <.BB8_core_bench_list+0x14>(vliw-0))  ;0x1a

010003e8 <.BB6_core_bench_list>:
 10003e8:	50 7e 00 48 	         LD.W.32 (.XD) X0,*+X4[#1]
 10003ec:	50 7d 00 40 	         LD.H.S.32 (.XD) X0,*+X0[#1]
 10003f0:	82 70 00 80 	         CMPE.32 (.XD) X0,X0,X10
 10003f4:	00 78 24 01 	   [X0]  B.32 (.XD) @(1000418 <.BB8_core_bench_list+0x14>(vliw-0))  ;0x12
 10003f8:	00 7e 40 08 	         LD.W.32 (.XD) X4,*X4
 10003fc:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000400:	00 78 a4 00 	   [X0]  B.32 (.XD) @(1000414 <.BB8_core_bench_list+0x10>(vliw-0))  ;0xa

01000404 <.BB8_core_bench_list>:
 1000404:	50 7e 00 48 	         LD.W.32 (.XD) X0,*+X4[#1]
 1000408:	50 7d 00 40 	         LD.H.S.32 (.XD) X0,*+X0[#1]
 100040c:	82 70 00 80 	         CMPE.32 (.XD) X0,X0,X10
 1000410:	ff 78 4c ff 	   [!X0] B.32 (.XD) @(10003f8 <.BB6_core_bench_list+0x10>(vliw-0))  ;0xffff4
 1000414:	00 78 20 00 	         B.32 (.XD) @(1000418 <.BB8_core_bench_list+0x14>(vliw-0))  ;0x2
 1000418:	18 60 a0 54 	         ADD.32 (.XA) X10,X10,#1
 100041c:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 1000420:	48 70 d0 15 	||       CMPL.S.32 (.XD) G5,X10,#0
 1000424:	18 60 d0 7b 	         ADD.32 (.XA) G5,G5,#1
 1000428:	55 7b d0 7f 	||       ST.W.32 (.XD) *+G7[#21],G5
 100042c:	fa 6b 80 48 	         MOV.R.32 (.XM) X8,X4
 1000430:	00 78 a0 02 	||       B.32 (.XD) @(1000484 <.BB14_core_bench_list+0x20>(vliw-4))  ;0x2a
 1000434:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1000438:	00 78 44 02 	   [X0]  B.32 (.XD) @(1000480 <.BB14_core_bench_list+0x1c>(vliw-0))  ;0x24

0100043c <.BB12_core_bench_list>:
 100043c:	50 7e 00 48 	         LD.W.32 (.XD) X0,*+X4[#1]
 1000440:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1000444:	01 6c 10 fe 	         MOV.K.32 (.XM) X1,#255		;0xff
 1000448:	fb 6b 80 4e 	         SXT2.32 (.XM) X8,X7
 100044c:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 1000450:	80 70 00 10 	||       CMPE.32 (.XD) X0,X8,X0
 1000454:	00 78 64 01 	   [X0]  B.32 (.XD) @(1000480 <.BB14_core_bench_list+0x1c>(vliw-0))  ;0x16
 1000458:	00 7e 40 08 	         LD.W.32 (.XD) X4,*X4
 100045c:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000460:	00 78 e4 00 	   [X0]  B.32 (.XD) @(100047c <.BB14_core_bench_list+0x18>(vliw-0))  ;0xe

01000464 <.BB14_core_bench_list>:
 1000464:	50 7e 00 48 	         LD.W.32 (.XD) X0,*+X4[#1]
 1000468:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 100046c:	01 6c 10 fe 	         MOV.K.32 (.XM) X1,#255		;0xff
 1000470:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 1000474:	80 70 00 10 	||       CMPE.32 (.XD) X0,X8,X0
 1000478:	ff 78 0c ff 	   [!X0] B.32 (.XD) @(1000458 <.BB12_core_bench_list+0x1c>(vliw-0))  ;0xffff0
 100047c:	00 78 20 00 	         B.32 (.XD) @(1000480 <.BB14_core_bench_list+0x1c>(vliw-0))  ;0x2
 1000480:	fa 6b 80 48 	         MOV.R.32 (.XM) X8,X4
 1000484:	88 70 00 0a 	||       CMPE.32 (.XD) X0,X5,#0
 1000488:	00 78 44 02 	   [X0]  B.32 (.XD) @(10004d0 <.BB128_core_bench_list+0x4>(vliw-0))  ;0x24

0100048c <.BB18_core_bench_list>:
 100048c:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0

01000490 <.BB127_core_bench_list>:
 1000490:	00 7e 50 0c 	||       LD.W.32 (.XD) X5,*X6
 1000494:	00 7b 40 0c 	         ST.W.32 (.XD) *X6,X4
 1000498:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 100049c:	fa 6b 40 4c 	         MOV.R.32 (.XM) X4,X6
 10004a0:	00 78 64 01 	|| [X0]  B.32 (.XD) @(10004cc <.BB128_core_bench_list>(vliw-4))  ;0x16

010004a4 <.BB130_core_bench_list>:
 10004a4:	00 7e 70 0a 	         LD.W.32 (.XD) X7,*X5
 10004a8:	00 7b 60 0a 	         ST.W.32 (.XD) *X5,X6
 10004ac:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 10004b0:	fa 6b 40 4a 	         MOV.R.32 (.XM) X4,X5
 10004b4:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(10004cc <.BB128_core_bench_list>(vliw-4))  ;0xc
 10004b8:	00 7e 60 0e 	         LD.W.32 (.XD) X6,*X7
 10004bc:	00 7b 50 0e 	         ST.W.32 (.XD) *X7,X5
 10004c0:	88 70 00 0c 	         CMPE.32 (.XD) X0,X6,#0
 10004c4:	fa 6b 40 4e 	         MOV.R.32 (.XM) X4,X7
 10004c8:	ff 78 4c fe 	|| [!X0] B.32 (.XD) @(1000490 <.BB127_core_bench_list>(vliw-4))  ;0xfffe4

010004cc <.BB128_core_bench_list>:
 10004cc:	00 78 40 00 	         B.32 (.XD) @(10004d4 <.BB128_core_bench_list+0x8>(vliw-0))  ;0x4
 10004d0:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 10004d4:	88 70 00 10 	||       CMPE.32 (.XD) X0,X8,#0
 10004d8:	fa 6b 60 48 	         MOV.R.32 (.XM) X6,X4
 10004dc:	00 78 2c 01 	|| [!X0] B.32 (.XD) @(1000500 <.BB23_core_bench_list+0x20>(vliw-4))  ;0x12

010004e0 <.BB23_core_bench_list>:
 10004e0:	00 7e 00 0c 	         LD.W.32 (.XD) X0,*X6
 10004e4:	50 7e 00 40 	         LD.W.32 (.XD) X0,*+X0[#1]
 10004e8:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 10004ec:	18 60 00 61 	         ADD.32 (.XA) X16,X16,#1
 10004f0:	2a 62 00 00 	         ASR.32 (.XA) X0,X0,#8
 10004f4:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10004f8:	00 60 d0 1a 	         ADD.32 (.XA) X13,X13,X0
 10004fc:	00 78 40 02 	||       B.32 (.XD) @(1000544 <.BB27_core_bench_list+0x14>(vliw-4))  ;0x24
 1000500:	50 7e 50 50 	         LD.W.32 (.XD) X5,*+X8[#1]
 1000504:	00 7d 50 0a 	         LD.H.S.32 (.XD) X5,*X5
 1000508:	68 63 00 4a 	         AND.32 (.XA) X0,X5,#1
 100050c:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1000510:	18 60 10 63 	         ADD.32 (.XA) X17,X17,#1
 1000514:	00 78 84 00 	|| [X0]  B.32 (.XD) @(1000524 <.BB25_core_bench_list+0xc>(vliw-4))  ;0x8

01000518 <.BB25_core_bench_list>:
 1000518:	2a 62 00 4a 	         ASR.32 (.XA) X0,X5,#9
 100051c:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1000520:	00 60 d0 1a 	         ADD.32 (.XA) X13,X13,X0
 1000524:	00 7e 50 10 	||       LD.W.32 (.XD) X5,*X8
 1000528:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 100052c:	00 78 c4 00 	   [X0]  B.32 (.XD) @(1000544 <.BB27_core_bench_list+0x14>(vliw-0))  ;0xc

01000530 <.BB27_core_bench_list>:
 1000530:	00 7e 00 0a 	         LD.W.32 (.XD) X0,*X5
 1000534:	00 7b 00 10 	         ST.W.32 (.XD) *X8,X0
 1000538:	00 7e 00 0c 	         LD.W.32 (.XD) X0,*X6
 100053c:	00 7b 00 0a 	         ST.W.32 (.XD) *X5,X0
 1000540:	00 7b 50 0c 	         ST.W.32 (.XD) *X6,X5
 1000544:	18 60 90 52 	         ADD.32 (.XA) X9,X9,#1
 1000548:	fb 6b 90 52 	||       SXT2.32 (.XM) X9,X9
 100054c:	82 70 00 5e 	||       CMPE.32 (.XD) X0,X15,X9
 1000550:	ff 78 6c f3 	   [!X0] B.32 (.XD) @(10003bc <.BB3_core_bench_list+0x4>(vliw-0))  ;0xfff36

01000554 <.BB29_core_bench_list>:
 1000554:	55 7b a0 fe 	         ST.W.32 (.XD) *+G7[#23],X10
 1000558:	d0 7f e0 3e 	         ST.H.32 (.XD) *+G7[#0],X14
 100055c:	00 78 20 01 	         B.32 (.XD) @(1000580 <.BB29_core_bench_list+0x2c>(vliw-0))  ;0x12
 1000560:	00 6c d0 00 	         MOV.K.32 (.XM) X13,#0		;0x0
 1000564:	54 7b 50 3e 	||       ST.W.32 (.XD) *+G7[#16],X5
 1000568:	00 6c 10 01 	         MOV.K.32 (.XM) X17,#0		;0x0
 100056c:	48 70 00 16 	||       CMPL.S.32 (.XD) X0,X11,#0
 1000570:	55 7b 60 fe 	         ST.W.32 (.XD) *+G7[#23],X6
 1000574:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1000578:	00 6c 00 01 	||       MOV.K.32 (.XM) X16,#0		;0x0
 100057c:	55 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#21],X0
 1000580:	08 62 10 a2 	         ASL.32 (.XA) X1,X17,#2
 1000584:	04 61 10 02 	         SUB.32 (.XA) X1,X1,X16
 1000588:	00 60 10 5a 	         ADD.32 (.XA) X1,X13,X1
 100058c:	08 70 00 16 	||       CMPG.S.32 (.XD) X0,X11,#0
 1000590:	fb 6b 10 82 	         ZXT2.32 (.XM) X1,X1
 1000594:	52 7b 10 7e 	||       ST.W.32 (.XD) *+G7[#9],X1
 1000598:	00 78 0c 0f 	   [!X0] B.32 (.XD) @(1000778 <.BB63_core_bench_list+0x40>(vliw-0))  ;0xf0

0100059c <.BB32_core_bench_list>:
 100059c:	00 6c 00 02 	         MOV.K.32 (.XM) X0,#1		;0x1
 10005a0:	fa 6b 70 48 	         MOV.R.32 (.XM) X7,X4
 10005a4:	51 7b 00 be 	||       ST.W.32 (.XD) *+G7[#6],X0
 10005a8:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 10005ac:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 10005b0:	55 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#20],X1
 10005b4:	fa 6b 70 4f 	         MOV.R.32 (.XM) X23,X7
 10005b8:	00 78 44 0d 	|| [X0]  B.32 (.XD) @(1000760 <.BB63_core_bench_list+0x28>(vliw-4))  ;0xd4

010005bc <.BB34_core_bench_list>:
 10005bc:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 10005c0:	18 60 60 40 	         ADD.32 (.XA) X6,X0,#1
 10005c4:	08 70 00 00 	||       CMPG.S.32 (.XD) X0,X0,#0
 10005c8:	00 6c 20 01 	         MOV.K.32 (.XM) X18,#0		;0x0
 10005cc:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10005d0:	00 6c 70 00 	||       MOV.K.32 (.XM) X7,#0		;0x0
 10005d4:	54 7b 00 be 	||       ST.W.32 (.XD) *+G7[#18],X0
 10005d8:	54 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#18]
 10005dc:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10005e0:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10005e4:	fa 6b 30 6f 	         MOV.R.32 (.XM) X19,X23
 10005e8:	00 78 44 01 	|| [X0]  B.32 (.XD) @(1000610 <.BB39_core_bench_list+0x10>(vliw-4))  ;0x14

010005ec <.BB36_core_bench_list>:
 10005ec:	00 6c 40 02 	         MOV.K.32 (.XM) X4,#1		;0x1

010005f0 <.BB37_core_bench_list>:
 10005f0:	00 7e 30 27 	||       LD.W.32 (.XD) X19,*X19
 10005f4:	88 70 00 26 	         CMPE.32 (.XD) X0,X19,#0
 10005f8:	fa 6b 40 49 	         MOV.R.32 (.XM) X20,X4
 10005fc:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(1000614 <.BB39_core_bench_list+0x14>(vliw-4))  ;0xc

01000600 <.BB39_core_bench_list>:
 1000600:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000604:	81 70 00 88 	||       CMPE.32 (.XD) X0,X4,X6
 1000608:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 100060c:	ff 78 2c ff 	|| [!X0] B.32 (.XD) @(10005f0 <.BB37_core_bench_list>(vliw-4))  ;0xffff2
 1000610:	fa 6b 40 4b 	         MOV.R.32 (.XM) X20,X5
 1000614:	08 70 60 29 	||       CMPG.S.32 (.XD) X22,X20,#0
 1000618:	51 7e 50 bf 	         LD.W.32 (.XD) X21,*+G7[#6]
 100061c:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 1000620:	88 70 00 2c 	||       CMPE.32 (.XD) X0,X22,#0
 1000624:	00 78 0c 01 	   [!X0] B.32 (.XD) @(1000644 <.BB43_core_bench_list+0x8>(vliw-0))  ;0x10

01000628 <.BB42_core_bench_list>:
 1000628:	54 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#18]
 100062c:	88 70 40 26 	         CMPE.32 (.XD) X4,X19,#0
 1000630:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000634:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000638:	00 78 44 07 	|| [X0]  B.32 (.XD) @(1000720 <.BB59_core_bench_list+0x10>(vliw-4))  ;0x74

0100063c <.BB43_core_bench_list>:
 100063c:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000640:	00 78 04 07 	   [X0]  B.32 (.XD) @(1000720 <.BB59_core_bench_list+0x10>(vliw-0))  ;0x70
 1000644:	88 70 00 28 	         CMPE.32 (.XD) X0,X20,#0
 1000648:	00 78 ac 00 	   [!X0] B.32 (.XD) @(100065c <.BB45_core_bench_list+0x10>(vliw-0))  ;0xa

0100064c <.BB45_core_bench_list>:
 100064c:	fa 6b 40 66 	         MOV.R.32 (.XM) X4,X19
 1000650:	00 7e 30 27 	||       LD.W.32 (.XD) X19,*X19
 1000654:	18 61 50 6b 	         SUB.32 (.XA) X21,X21,#1
 1000658:	00 78 00 04 	||       B.32 (.XD) @(10006d8 <.BB51_core_bench_list+0x28>(vliw-4))  ;0x40
 100065c:	88 70 00 2a 	         CMPE.32 (.XD) X0,X21,#0
 1000660:	00 78 64 00 	   [X0]  B.32 (.XD) @(100066c <.BB47_core_bench_list+0x8>(vliw-0))  ;0x6

01000664 <.BB47_core_bench_list>:
 1000664:	88 70 00 26 	         CMPE.32 (.XD) X0,X19,#0
 1000668:	00 78 0c 01 	   [!X0] B.32 (.XD) @(1000688 <.BB47_core_bench_list+0x24>(vliw-0))  ;0x10
 100066c:	fa 6b 40 6e 	         MOV.R.32 (.XM) X4,X23
 1000670:	00 7e 70 2f 	||       LD.W.32 (.XD) X23,*X23
 1000674:	18 61 60 69 	         SUB.32 (.XA) X22,X20,#1
 1000678:	fa 6b 40 6d 	||       MOV.R.32 (.XM) X20,X22
 100067c:	08 70 60 2d 	||       CMPG.S.32 (.XD) X22,X22,#0
 1000680:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 1000684:	00 78 a0 02 	||       B.32 (.XD) @(10006d8 <.BB51_core_bench_list+0x28>(vliw-4))  ;0x2a
 1000688:	54 7e c0 3e 	         LD.W.32 (.XD) X12,*+G7[#16]
 100068c:	56 7b 60 3e 	         ST.W.32 (.XD) *+G7[#24],X6
 1000690:	51 7b 70 7e 	         ST.W.32 (.XD) *+G7[#5],X7
 1000694:	50 7e a0 6e 	         LD.W.32 (.XD) X10,*+X23[#1]
 1000698:	50 7e b0 66 	         LD.W.32 (.XD) X11,*+X19[#1]
 100069c:	ff 7a 20 de 	         CALL.32 (.XD) @(1000260 <cmp_complex>(vliw-0))  ;0xffde2

010006a0 <.BB50_core_bench_list>:
 10006a0:	51 7e 70 7e 	         LD.W.32 (.XD) X7,*+G7[#5]
 10006a4:	56 7e 60 3e 	         LD.W.32 (.XD) X6,*+G7[#24]
 10006a8:	08 70 00 38 	         CMPG.S.32 (.XD) X0,G4,#0
 10006ac:	00 78 04 01 	   [X0]  B.32 (.XD) @(10006cc <.BB51_core_bench_list+0x1c>(vliw-0))  ;0x10

010006b0 <.BB51_core_bench_list>:
 10006b0:	fa 6b 40 6e 	         MOV.R.32 (.XM) X4,X23
 10006b4:	00 7e 70 2f 	||       LD.W.32 (.XD) X23,*X23
 10006b8:	18 61 60 69 	         SUB.32 (.XA) X22,X20,#1
 10006bc:	fa 6b 40 6d 	||       MOV.R.32 (.XM) X20,X22
 10006c0:	08 70 60 2d 	||       CMPG.S.32 (.XD) X22,X22,#0
 10006c4:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 10006c8:	00 78 80 00 	||       B.32 (.XD) @(10006d8 <.BB51_core_bench_list+0x28>(vliw-4))  ;0x8
 10006cc:	18 61 50 6b 	         SUB.32 (.XA) X21,X21,#1
 10006d0:	fa 6b 40 66 	||       MOV.R.32 (.XM) X4,X19
 10006d4:	00 7e 30 27 	||       LD.W.32 (.XD) X19,*X19
 10006d8:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 10006dc:	00 78 64 00 	   [X0]  B.32 (.XD) @(10006e8 <.BB54_core_bench_list+0x8>(vliw-0))  ;0x6

010006e0 <.BB54_core_bench_list>:
 10006e0:	00 7b 40 24 	         ST.W.32 (.XD) *X18,X4
 10006e4:	00 78 40 00 	         B.32 (.XD) @(10006ec <.BB54_core_bench_list+0xc>(vliw-0))  ;0x4
 10006e8:	fa 6b 70 48 	         MOV.R.32 (.XM) X7,X4
 10006ec:	88 70 00 2c 	||       CMPE.32 (.XD) X0,X22,#0
 10006f0:	fa 6b 20 49 	         MOV.R.32 (.XM) X18,X4
 10006f4:	ff 78 8c fa 	|| [!X0] B.32 (.XD) @(1000644 <.BB43_core_bench_list+0x8>(vliw-4))  ;0xfffa8

010006f8 <.BB57_core_bench_list>:
 10006f8:	08 70 00 2a 	         CMPG.S.32 (.XD) X0,X21,#0
 10006fc:	00 78 cc 00 	   [!X0] B.32 (.XD) @(1000714 <.BB59_core_bench_list+0x4>(vliw-0))  ;0xc

01000700 <.BB58_core_bench_list>:
 1000700:	88 70 40 26 	         CMPE.32 (.XD) X4,X19,#0
 1000704:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000708:	88 70 00 08 	||       CMPE.32 (.XD) X0,X4,#0
 100070c:	ff 78 cc f9 	   [!X0] B.32 (.XD) @(1000644 <.BB43_core_bench_list+0x8>(vliw-0))  ;0xfff9c

01000710 <.BB59_core_bench_list>:
 1000710:	00 78 60 00 	         B.32 (.XD) @(100071c <.BB59_core_bench_list+0xc>(vliw-0))  ;0x6
 1000714:	88 70 40 26 	         CMPE.32 (.XD) X4,X19,#0
 1000718:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 100071c:	00 78 20 00 	||       B.32 (.XD) @(1000720 <.BB59_core_bench_list+0x10>(vliw-4))  ;0x2
 1000720:	55 7e 10 3e 	         LD.W.32 (.XD) X1,*+G7[#20]
 1000724:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000728:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 100072c:	55 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#20],X1
 1000730:	fa 6b 70 67 	         MOV.R.32 (.XM) X23,X19
 1000734:	ff 78 2c f5 	|| [!X0] B.32 (.XD) @(10005d8 <.BB34_core_bench_list+0x1c>(vliw-4))  ;0xfff52

01000738 <.BB63_core_bench_list>:
 1000738:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 100073c:	00 7b 00 24 	||       ST.W.32 (.XD) *X18,X0
 1000740:	55 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#20]
 1000744:	08 70 00 40 	         CMPG.S.32 (.XD) X0,X0,#1
 1000748:	00 78 44 00 	   [X0]  B.32 (.XD) @(1000750 <.BB63_core_bench_list+0x18>(vliw-0))  ;0x4
 100074c:	00 78 40 01 	         B.32 (.XD) @(1000774 <.BB63_core_bench_list+0x3c>(vliw-0))  ;0x14
 1000750:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 1000754:	08 62 00 40 	         ASL.32 (.XA) X0,X0,#1
 1000758:	51 7b 00 be 	||       ST.W.32 (.XD) *+G7[#6],X0
 100075c:	ff 78 60 f2 	         B.32 (.XD) @(10005a8 <.BB32_core_bench_list+0xc>(vliw-0))  ;0xfff26
 1000760:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1000764:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000768:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 100076c:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 1000770:	ff 78 e0 fe 	||       B.32 (.XD) @(100074c <.BB63_core_bench_list+0x14>(vliw-4))  ;0xfffee
 1000774:	fa 6b 40 4e 	         MOV.R.32 (.XM) X4,X7
 1000778:	00 7e 10 08 	||       LD.W.32 (.XD) X1,*X4
 100077c:	00 7e 60 03 	         LD.W.32 (.XD) X22,*X1
 1000780:	19 60 50 2d 	         ADD.32 (.XA) X21,X22,#4
 1000784:	19 60 20 02 	         ADD.32 (.XA) X2,X1,#4
 1000788:	00 7e 30 2a 	||       LD.W.32 (.XD) X3,*X21
 100078c:	00 7e 00 04 	         LD.W.32 (.XD) X0,*X2
 1000790:	00 7b 30 04 	         ST.W.32 (.XD) *X2,X3
 1000794:	00 7b 00 2a 	         ST.W.32 (.XD) *X21,X0
 1000798:	00 7e 20 02 	         LD.W.32 (.XD) X2,*X1
 100079c:	00 7e 20 04 	         LD.W.32 (.XD) X2,*X2
 10007a0:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10007a4:	00 7b 20 02 	||       ST.W.32 (.XD) *X1,X2
 10007a8:	00 7b 00 2c 	         ST.W.32 (.XD) *X22,X0
 10007ac:	55 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#21]
 10007b0:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10007b4:	fa 6b 40 49 	         MOV.R.32 (.XM) X20,X4
 10007b8:	00 78 24 02 	|| [X0]  B.32 (.XD) @(10007fc <.BB72_core_bench_list+0x18>(vliw-4))  ;0x22

010007bc <.BB69_core_bench_list>:
 10007bc:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 10007c0:	00 78 c4 01 	   [X0]  B.32 (.XD) @(10007f8 <.BB72_core_bench_list+0x14>(vliw-0))  ;0x1c

010007c4 <.BB70_core_bench_list>:
 10007c4:	50 7e 00 48 	         LD.W.32 (.XD) X0,*+X4[#1]
 10007c8:	55 7e 50 fe 	         LD.W.32 (.XD) X5,*+G7[#23]
 10007cc:	50 7d 00 40 	         LD.H.S.32 (.XD) X0,*+X0[#1]
 10007d0:	81 70 00 40 	         CMPE.32 (.XD) X0,X0,X5
 10007d4:	00 78 24 01 	   [X0]  B.32 (.XD) @(10007f8 <.BB72_core_bench_list+0x14>(vliw-0))  ;0x12
 10007d8:	00 7e 40 08 	         LD.W.32 (.XD) X4,*X4
 10007dc:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 10007e0:	00 78 a4 00 	   [X0]  B.32 (.XD) @(10007f4 <.BB72_core_bench_list+0x10>(vliw-0))  ;0xa

010007e4 <.BB72_core_bench_list>:
 10007e4:	50 7e 00 48 	         LD.W.32 (.XD) X0,*+X4[#1]
 10007e8:	50 7d 00 40 	         LD.H.S.32 (.XD) X0,*+X0[#1]
 10007ec:	81 70 00 40 	         CMPE.32 (.XD) X0,X0,X5
 10007f0:	ff 78 4c ff 	   [!X0] B.32 (.XD) @(10007d8 <.BB70_core_bench_list+0x14>(vliw-0))  ;0xffff4
 10007f4:	00 78 20 00 	         B.32 (.XD) @(10007f8 <.BB72_core_bench_list+0x14>(vliw-0))  ;0x2
 10007f8:	00 78 80 02 	         B.32 (.XD) @(1000848 <.BB78_core_bench_list+0x1c>(vliw-0))  ;0x28
 10007fc:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000800:	00 78 44 02 	   [X0]  B.32 (.XD) @(1000848 <.BB78_core_bench_list+0x1c>(vliw-0))  ;0x24

01000804 <.BB76_core_bench_list>:
 1000804:	50 7e 00 48 	         LD.W.32 (.XD) X0,*+X4[#1]
 1000808:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 100080c:	50 7d e0 3e 	         LD.H.S.32 (.XD) X14,*+G7[#0]
 1000810:	01 6c 10 fe 	         MOV.K.32 (.XM) X1,#255		;0xff
 1000814:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 1000818:	80 70 00 1c 	||       CMPE.32 (.XD) X0,X14,X0
 100081c:	00 78 64 01 	   [X0]  B.32 (.XD) @(1000848 <.BB78_core_bench_list+0x1c>(vliw-0))  ;0x16
 1000820:	00 7e 40 08 	         LD.W.32 (.XD) X4,*X4
 1000824:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000828:	00 78 e4 00 	   [X0]  B.32 (.XD) @(1000844 <.BB78_core_bench_list+0x18>(vliw-0))  ;0xe

0100082c <.BB78_core_bench_list>:
 100082c:	50 7e 00 48 	         LD.W.32 (.XD) X0,*+X4[#1]
 1000830:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1000834:	01 6c 10 fe 	         MOV.K.32 (.XM) X1,#255		;0xff
 1000838:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 100083c:	80 70 00 1c 	||       CMPE.32 (.XD) X0,X14,X0
 1000840:	ff 78 0c ff 	   [!X0] B.32 (.XD) @(1000820 <.BB76_core_bench_list+0x1c>(vliw-0))  ;0xffff0
 1000844:	00 78 20 00 	         B.32 (.XD) @(1000848 <.BB78_core_bench_list+0x1c>(vliw-0))  ;0x2
 1000848:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 100084c:	fa 6b 20 49 	         MOV.R.32 (.XM) X18,X4
 1000850:	00 78 4c 00 	|| [!X0] B.32 (.XD) @(1000858 <.BB82_core_bench_list+0x4>(vliw-4))  ;0x4

01000854 <.BB82_core_bench_list>:
 1000854:	00 7e 20 29 	         LD.W.32 (.XD) X18,*X20
 1000858:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 100085c:	00 78 84 01 	   [X0]  B.32 (.XD) @(100088c <.BB86_core_bench_list+0x14>(vliw-0))  ;0x18

01000860 <.BB84_core_bench_list>:
 1000860:	19 60 30 29 	         ADD.32 (.XA) X19,X20,#4
 1000864:	52 7e 40 7e 	||       LD.W.32 (.XD) X4,*+G7[#9]
 1000868:	00 7e a0 26 	         LD.W.32 (.XD) X10,*X19
 100086c:	00 7d a0 14 	         LD.H.S.32 (.XD) X10,*X10
 1000870:	fa 6b b0 48 	         MOV.R.32 (.XM) X11,X4
 1000874:	02 7a 60 5b 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x25b6

01000878 <.BB86_core_bench_list>:
 1000878:	00 7e 20 25 	         LD.W.32 (.XD) X18,*X18
 100087c:	fb 6b 40 b8 	         ZXT2.32 (.XM) X4,G4
 1000880:	52 7b 40 7e 	||       ST.W.32 (.XD) *+G7[#9],X4
 1000884:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 1000888:	ff 78 0c ff 	   [!X0] B.32 (.XD) @(1000868 <.BB84_core_bench_list+0x8>(vliw-0))  ;0xffff0
 100088c:	00 7e 00 28 	         LD.W.32 (.XD) X0,*X20
 1000890:	19 60 20 00 	         ADD.32 (.XA) X2,X0,#4
 1000894:	00 7e 10 04 	||       LD.W.32 (.XD) X1,*X2
 1000898:	00 7e 30 2a 	         LD.W.32 (.XD) X3,*X21
 100089c:	00 7b 10 2a 	         ST.W.32 (.XD) *X21,X1
 10008a0:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 10008a4:	00 7b 30 04 	         ST.W.32 (.XD) *X2,X3
 10008a8:	00 6c 20 02 	         MOV.K.32 (.XM) X2,#1		;0x1
 10008ac:	54 7b 20 7e 	||       ST.W.32 (.XD) *+G7[#17],X2
 10008b0:	00 7b 10 2c 	         ST.W.32 (.XD) *X22,X1
 10008b4:	fa 6b 70 68 	         MOV.R.32 (.XM) X7,X20
 10008b8:	00 7b 60 01 	||       ST.W.32 (.XD) *X0,X22
 10008bc:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 10008c0:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 10008c4:	55 7b 10 be 	||       ST.W.32 (.XD) *+G7[#22],X1
 10008c8:	fa 6b 70 4f 	         MOV.R.32 (.XM) X23,X7
 10008cc:	00 78 44 0d 	|| [X0]  B.32 (.XD) @(1000a74 <.BB118_core_bench_list+0x28>(vliw-4))  ;0xd4

010008d0 <.BB89_core_bench_list>:
 10008d0:	54 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#17]
 10008d4:	18 60 60 40 	         ADD.32 (.XA) X6,X0,#1
 10008d8:	08 70 00 00 	||       CMPG.S.32 (.XD) X0,X0,#0
 10008dc:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 10008e0:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10008e4:	00 6c 20 01 	||       MOV.K.32 (.XM) X18,#0		;0x0
 10008e8:	54 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#19],X0
 10008ec:	54 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#19]
 10008f0:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10008f4:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10008f8:	fa 6b 30 6f 	         MOV.R.32 (.XM) X19,X23
 10008fc:	00 78 44 01 	|| [X0]  B.32 (.XD) @(1000924 <.BB94_core_bench_list+0x10>(vliw-4))  ;0x14

01000900 <.BB91_core_bench_list>:
 1000900:	00 6c 40 02 	         MOV.K.32 (.XM) X4,#1		;0x1

01000904 <.BB92_core_bench_list>:
 1000904:	00 7e 30 27 	||       LD.W.32 (.XD) X19,*X19
 1000908:	88 70 00 26 	         CMPE.32 (.XD) X0,X19,#0
 100090c:	fa 6b 40 49 	         MOV.R.32 (.XM) X20,X4
 1000910:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(1000928 <.BB94_core_bench_list+0x14>(vliw-4))  ;0xc

01000914 <.BB94_core_bench_list>:
 1000914:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000918:	81 70 00 88 	||       CMPE.32 (.XD) X0,X4,X6
 100091c:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1000920:	ff 78 2c ff 	|| [!X0] B.32 (.XD) @(1000904 <.BB92_core_bench_list>(vliw-4))  ;0xffff2
 1000924:	fa 6b 40 4b 	         MOV.R.32 (.XM) X20,X5
 1000928:	08 70 60 29 	||       CMPG.S.32 (.XD) X22,X20,#0
 100092c:	54 7e 50 7f 	         LD.W.32 (.XD) X21,*+G7[#17]
 1000930:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 1000934:	88 70 00 2c 	||       CMPE.32 (.XD) X0,X22,#0
 1000938:	00 78 0c 01 	   [!X0] B.32 (.XD) @(1000958 <.BB98_core_bench_list+0x8>(vliw-0))  ;0x10

0100093c <.BB97_core_bench_list>:
 100093c:	54 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#19]
 1000940:	88 70 40 26 	         CMPE.32 (.XD) X4,X19,#0
 1000944:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000948:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 100094c:	00 78 44 07 	|| [X0]  B.32 (.XD) @(1000a34 <.BB114_core_bench_list+0x10>(vliw-4))  ;0x74

01000950 <.BB98_core_bench_list>:
 1000950:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000954:	00 78 04 07 	   [X0]  B.32 (.XD) @(1000a34 <.BB114_core_bench_list+0x10>(vliw-0))  ;0x70
 1000958:	88 70 00 28 	         CMPE.32 (.XD) X0,X20,#0
 100095c:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1000970 <.BB100_core_bench_list+0x10>(vliw-0))  ;0xa

01000960 <.BB100_core_bench_list>:
 1000960:	fa 6b 40 66 	         MOV.R.32 (.XM) X4,X19
 1000964:	00 7e 30 27 	||       LD.W.32 (.XD) X19,*X19
 1000968:	18 61 50 6b 	         SUB.32 (.XA) X21,X21,#1
 100096c:	00 78 00 04 	||       B.32 (.XD) @(10009ec <.BB106_core_bench_list+0x28>(vliw-4))  ;0x40
 1000970:	88 70 00 2a 	         CMPE.32 (.XD) X0,X21,#0
 1000974:	00 78 64 00 	   [X0]  B.32 (.XD) @(1000980 <.BB102_core_bench_list+0x8>(vliw-0))  ;0x6

01000978 <.BB102_core_bench_list>:
 1000978:	88 70 00 26 	         CMPE.32 (.XD) X0,X19,#0
 100097c:	00 78 0c 01 	   [!X0] B.32 (.XD) @(100099c <.BB102_core_bench_list+0x24>(vliw-0))  ;0x10
 1000980:	fa 6b 40 6e 	         MOV.R.32 (.XM) X4,X23
 1000984:	00 7e 70 2f 	||       LD.W.32 (.XD) X23,*X23
 1000988:	18 61 60 69 	         SUB.32 (.XA) X22,X20,#1
 100098c:	fa 6b 40 6d 	||       MOV.R.32 (.XM) X20,X22
 1000990:	08 70 60 2d 	||       CMPG.S.32 (.XD) X22,X22,#0
 1000994:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 1000998:	00 78 a0 02 	||       B.32 (.XD) @(10009ec <.BB106_core_bench_list+0x28>(vliw-4))  ;0x2a
 100099c:	56 7b 60 7e 	         ST.W.32 (.XD) *+G7[#25],X6
 10009a0:	52 7b 70 3e 	         ST.W.32 (.XD) *+G7[#8],X7
 10009a4:	50 7e b0 66 	         LD.W.32 (.XD) X11,*+X19[#1]
 10009a8:	50 7e a0 6e 	         LD.W.32 (.XD) X10,*+X23[#1]
 10009ac:	00 6c c0 00 	         MOV.K.32 (.XM) X12,#0		;0x0
 10009b0:	ff 7a 80 c8 	||       CALL.32 (.XD) @(10002c0 <cmp_idx>(vliw-4))  ;0xffc88

010009b4 <.BB105_core_bench_list>:
 10009b4:	52 7e 70 3e 	         LD.W.32 (.XD) X7,*+G7[#8]
 10009b8:	56 7e 60 7e 	         LD.W.32 (.XD) X6,*+G7[#25]
 10009bc:	08 70 00 38 	         CMPG.S.32 (.XD) X0,G4,#0
 10009c0:	00 78 04 01 	   [X0]  B.32 (.XD) @(10009e0 <.BB106_core_bench_list+0x1c>(vliw-0))  ;0x10

010009c4 <.BB106_core_bench_list>:
 10009c4:	fa 6b 40 6e 	         MOV.R.32 (.XM) X4,X23
 10009c8:	00 7e 70 2f 	||       LD.W.32 (.XD) X23,*X23
 10009cc:	18 61 60 69 	         SUB.32 (.XA) X22,X20,#1
 10009d0:	fa 6b 40 6d 	||       MOV.R.32 (.XM) X20,X22
 10009d4:	08 70 60 2d 	||       CMPG.S.32 (.XD) X22,X22,#0
 10009d8:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 10009dc:	00 78 80 00 	||       B.32 (.XD) @(10009ec <.BB106_core_bench_list+0x28>(vliw-4))  ;0x8
 10009e0:	18 61 50 6b 	         SUB.32 (.XA) X21,X21,#1
 10009e4:	fa 6b 40 66 	||       MOV.R.32 (.XM) X4,X19
 10009e8:	00 7e 30 27 	||       LD.W.32 (.XD) X19,*X19
 10009ec:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 10009f0:	00 78 64 00 	   [X0]  B.32 (.XD) @(10009fc <.BB109_core_bench_list+0x8>(vliw-0))  ;0x6

010009f4 <.BB109_core_bench_list>:
 10009f4:	00 7b 40 24 	         ST.W.32 (.XD) *X18,X4
 10009f8:	00 78 40 00 	         B.32 (.XD) @(1000a00 <.BB109_core_bench_list+0xc>(vliw-0))  ;0x4
 10009fc:	fa 6b 70 48 	         MOV.R.32 (.XM) X7,X4
 1000a00:	88 70 00 2c 	||       CMPE.32 (.XD) X0,X22,#0
 1000a04:	fa 6b 20 49 	         MOV.R.32 (.XM) X18,X4
 1000a08:	ff 78 8c fa 	|| [!X0] B.32 (.XD) @(1000958 <.BB98_core_bench_list+0x8>(vliw-4))  ;0xfffa8

01000a0c <.BB112_core_bench_list>:
 1000a0c:	08 70 00 2a 	         CMPG.S.32 (.XD) X0,X21,#0
 1000a10:	00 78 cc 00 	   [!X0] B.32 (.XD) @(1000a28 <.BB114_core_bench_list+0x4>(vliw-0))  ;0xc

01000a14 <.BB113_core_bench_list>:
 1000a14:	88 70 40 26 	         CMPE.32 (.XD) X4,X19,#0
 1000a18:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000a1c:	88 70 00 08 	||       CMPE.32 (.XD) X0,X4,#0
 1000a20:	ff 78 cc f9 	   [!X0] B.32 (.XD) @(1000958 <.BB98_core_bench_list+0x8>(vliw-0))  ;0xfff9c

01000a24 <.BB114_core_bench_list>:
 1000a24:	00 78 60 00 	         B.32 (.XD) @(1000a30 <.BB114_core_bench_list+0xc>(vliw-0))  ;0x6
 1000a28:	88 70 40 26 	         CMPE.32 (.XD) X4,X19,#0
 1000a2c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000a30:	00 78 20 00 	||       B.32 (.XD) @(1000a34 <.BB114_core_bench_list+0x10>(vliw-4))  ;0x2
 1000a34:	55 7e 10 be 	         LD.W.32 (.XD) X1,*+G7[#22]
 1000a38:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000a3c:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1000a40:	55 7b 10 be 	||       ST.W.32 (.XD) *+G7[#22],X1
 1000a44:	fa 6b 70 67 	         MOV.R.32 (.XM) X23,X19
 1000a48:	ff 78 2c f5 	|| [!X0] B.32 (.XD) @(10008ec <.BB89_core_bench_list+0x1c>(vliw-4))  ;0xfff52

01000a4c <.BB118_core_bench_list>:
 1000a4c:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000a50:	00 7b 00 24 	||       ST.W.32 (.XD) *X18,X0
 1000a54:	55 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#22]
 1000a58:	08 70 00 40 	         CMPG.S.32 (.XD) X0,X0,#1
 1000a5c:	00 78 44 00 	   [X0]  B.32 (.XD) @(1000a64 <.BB118_core_bench_list+0x18>(vliw-0))  ;0x4
 1000a60:	00 78 40 01 	         B.32 (.XD) @(1000a88 <.BB118_core_bench_list+0x3c>(vliw-0))  ;0x14
 1000a64:	54 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#17]
 1000a68:	08 62 00 40 	         ASL.32 (.XA) X0,X0,#1
 1000a6c:	54 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#17],X0
 1000a70:	ff 78 60 f2 	         B.32 (.XD) @(10008bc <.BB86_core_bench_list+0x44>(vliw-0))  ;0xfff26
 1000a74:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1000a78:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000a7c:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1000a80:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 1000a84:	ff 78 e0 fe 	||       B.32 (.XD) @(1000a60 <.BB118_core_bench_list+0x14>(vliw-4))  ;0xfffee
 1000a88:	00 7e 20 0f 	         LD.W.32 (.XD) X18,*X7
 1000a8c:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 1000a90:	00 78 84 01 	   [X0]  B.32 (.XD) @(1000ac0 <.BB125_core_bench_list+0x14>(vliw-0))  ;0x18

01000a94 <.BB123_core_bench_list>:
 1000a94:	19 60 30 0f 	         ADD.32 (.XA) X19,X7,#4
 1000a98:	52 7e 40 7e 	||       LD.W.32 (.XD) X4,*+G7[#9]
 1000a9c:	00 7e a0 26 	         LD.W.32 (.XD) X10,*X19
 1000aa0:	00 7d a0 14 	         LD.H.S.32 (.XD) X10,*X10
 1000aa4:	fa 6b b0 48 	         MOV.R.32 (.XM) X11,X4
 1000aa8:	02 7a c0 49 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x249c

01000aac <.BB125_core_bench_list>:
 1000aac:	00 7e 20 25 	         LD.W.32 (.XD) X18,*X18
 1000ab0:	fb 6b 40 b8 	         ZXT2.32 (.XM) X4,G4
 1000ab4:	52 7b 40 7e 	||       ST.W.32 (.XD) *+G7[#9],X4
 1000ab8:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 1000abc:	ff 78 0c ff 	   [!X0] B.32 (.XD) @(1000a9c <.BB123_core_bench_list+0x8>(vliw-0))  ;0xffff0
 1000ac0:	52 7e c0 7f 	         LD.W.32 (.XD) G4,*+G7[#9]
 1000ac4:	53 7e 20 ff 	         LD.W.32 (.XD) X18,*+G7[#15]
 1000ac8:	53 7e 30 7f 	         LD.W.32 (.XD) X19,*+G7[#13]
 1000acc:	52 7e 40 bf 	         LD.W.32 (.XD) X20,*+G7[#10]
 1000ad0:	53 7e 50 bf 	         LD.W.32 (.XD) X21,*+G7[#14]
 1000ad4:	53 7e 60 3f 	         LD.W.32 (.XD) X22,*+G7[#12]
 1000ad8:	52 7e 70 ff 	         LD.W.32 (.XD) X23,*+G7[#11]
 1000adc:	01 64 f0 61 	         ADDK.32 (.XA) G7,#176		;0xb0
 1000ae0:	e0 5e       	||       RET.16 (.XD) 
	...

01000b00 <core_list_init>:
 1000b00:	1a 60 00 17 	         ADD.32 (.XA) X16,X11,#8
 1000b04:	fa 6b c0 57 	||       MOV.R.32 (.XM) G4,X11
 1000b08:	1a 60 f0 20 	         ADD.32 (.XA) X15,X16,#8
 1000b0c:	fa 6b 60 5e 	||       MOV.R.32 (.XM) X6,X15
 1000b10:	ff 65 f0 01 	         ADDK.32 (.XA) G7,#-128		;0xff80
 1000b14:	51 7b 20 bf 	||       ST.W.32 (.XD) *+G7[#6],X18
 1000b18:	00 6c 20 69 	         MOV.K.32 (.XM) X18,#52		;0x34
 1000b1c:	51 7b 30 7f 	||       ST.W.32 (.XD) *+G7[#5],X19
 1000b20:	00 6c 30 69 	         MOV.K.32 (.XM) X19,#52		;0x34
 1000b24:	00 6c 40 28 	         MOV.K.32 (.XM) X4,#20		;0x14
 1000b28:	69 6a 40 14 	         DIV.U.32 (.XM) X4,X10,X4
 1000b2c:	08 62 90 88 	         ASL.32 (.XA) X9,X4,#2
 1000b30:	52 7b 50 3f 	||       ST.W.32 (.XD) *+G7[#8],X21
 1000b34:	01 6d 50 01 	         MOV.K.32 (.XM) X21,#-32640		;0x8080
 1000b38:	51 7b 40 3f 	||       ST.W.32 (.XD) *+G7[#4],X20
 1000b3c:	19 60 40 17 	         ADD.32 (.XA) X20,X11,#4
 1000b40:	ff 6f 50 ff 	||       MOV.KH.32 (.XM) X21,#-1		;0xffff
 1000b44:	08 62 70 c8 	         ASL.32 (.XA) X7,X4,#3
 1000b48:	02 60 d0 ce 	         ADD.32 (.XA) X13,X7,X11
 1000b4c:	50 7b 60 ff 	||       ST.W.32 (.XD) *+G7[#3],X22
 1000b50:	1c 61 80 1a 	         SUB.32 (.XA) X8,X13,#16
 1000b54:	51 7b 70 ff 	||       ST.W.32 (.XD) *+G7[#7],X23
 1000b58:	00 6c 70 01 	         MOV.K.32 (.XM) X23,#0		;0x0
 1000b5c:	00 7b 80 28 	||       ST.W.32 (.XD) *X20,X8
 1000b60:	00 6c 60 01 	         MOV.K.32 (.XM) X22,#0		;0x0
 1000b64:	00 7b 70 17 	||       ST.W.32 (.XD) *X11,X23
 1000b68:	04 60 70 0e 	         ADD.32 (.XA) X7,X7,X16
 1000b6c:	d9 7f 60 db 	||       ST.H.32 (.XD) *-X13[#7],X22
 1000b70:	1e 61 00 0e 	         SUB.32 (.XA) X0,X7,#24
 1000b74:	00 7e 40 29 	||       LD.W.32 (.XD) X20,*X20
 1000b78:	1d 61 10 0f 	         SUB.32 (.XA) X17,X7,#20
 1000b7c:	60 70 00 1e 	||       CMPL.U.32 (.XD) X0,X15,X0
 1000b80:	fa 6b e0 62 	         MOV.R.32 (.XM) X14,X17
 1000b84:	14 7b b0 fe 	||       ST.W.32 (.XD) *+G7[X19],X11
 1000b88:	fa 6b 50 60 	         MOV.R.32 (.XM) X5,X16
 1000b8c:	14 7b 00 bf 	||       ST.W.32 (.XD) *+G7[X18],X16
 1000b90:	03 60 d0 52 	         ADD.32 (.XA) X13,X9,X13
 1000b94:	80 7f 50 29 	||       ST.H.32 (.XD) *X20,X21
 1000b98:	1e 61 d0 1a 	         SUB.32 (.XA) X13,X13,#24
 1000b9c:	00 78 44 00 	|| [X0]  B.32 (.XD) @(1000ba4 <.BB2_core_list_init+0x4>(vliw-4))  ;0x4

01000ba0 <.BB2_core_list_init>:
 1000ba0:	00 78 a0 02 	         B.32 (.XD) @(1000bf4 <.BB4_core_list_init+0x38>(vliw-0))  ;0x2a
 1000ba4:	1c 61 a0 0e 	         SUB.32 (.XA) X10,X7,#16
 1000ba8:	ff 6d d0 c1 	||       MOV.K.32 (.XM) G5,#-32		;0xffe0
 1000bac:	01 60 00 d2 	         ADD.32 (.XA) X0,X9,X7
 1000bb0:	07 60 00 40 	         ADD.32 (.XA) X0,X0,G5
 1000bb4:	60 70 00 14 	||       CMPL.U.32 (.XD) X0,X10,X0
 1000bb8:	00 78 44 00 	   [X0]  B.32 (.XD) @(1000bc0 <.BB4_core_list_init+0x4>(vliw-0))  ;0x4

01000bbc <.BB4_core_list_init>:
 1000bbc:	00 78 c0 01 	         B.32 (.XD) @(1000bf4 <.BB4_core_list_init+0x38>(vliw-0))  ;0x1c
 1000bc0:	00 6c 10 68 	         MOV.K.32 (.XM) X1,#52		;0x34
 1000bc4:	00 7e 00 16 	||       LD.W.32 (.XD) X0,*X11
 1000bc8:	58 7b 10 5f 	         ST.W.32 (.XD) *-X15[#1],X17
 1000bcc:	fa 6b 50 5e 	         MOV.R.32 (.XM) X5,X15
 1000bd0:	10 7b f0 7e 	||       ST.W.32 (.XD) *+G7[X1],X15
 1000bd4:	fa 6b e0 54 	         MOV.R.32 (.XM) X14,X10
 1000bd8:	00 7b 00 17 	||       ST.W.32 (.XD) *X11,X16
 1000bdc:	00 7b 00 20 	         ST.W.32 (.XD) *X16,X0
 1000be0:	ff 6c 00 fe 	         MOV.K.32 (.XM) X0,#32767		;0x7fff
 1000be4:	da 7f 00 4e 	||       ST.H.32 (.XD) *-X7[#9],X0
 1000be8:	ff 6d 00 fe 	         MOV.K.32 (.XM) X0,#-1		;0xffff
 1000bec:	1a 60 60 1e 	         ADD.32 (.XA) X6,X15,#8
 1000bf0:	80 7f 00 22 	||       ST.H.32 (.XD) *X17,X0
 1000bf4:	18 61 70 88 	         SUB.32 (.XA) X7,X4,#2
 1000bf8:	28 70 00 0e 	||       CMPG.U.32 (.XD) X0,X7,#0
 1000bfc:	00 78 ec 04 	   [!X0] B.32 (.XD) @(1000c98 <.BB59_core_list_init>(vliw-0))  ;0x4e

01000c00 <.BB7_core_list_init>:
 1000c00:	48 70 00 4e 	         CMPL.S.32 (.XD) X0,X7,#1
 1000c04:	00 78 a4 04 	   [X0]  B.32 (.XD) @(1000c98 <.BB59_core_list_init>(vliw-0))  ;0x4a

01000c08 <.BB8_core_list_init>:
 1000c08:	19 60 90 1c 	         ADD.32 (.XA) X9,X14,#4
 1000c0c:	19 61 a0 0a 	         SUB.32 (.XA) X10,X5,#4
 1000c10:	1a 61 f0 0a 	         SUB.32 (.XA) X15,X5,#8
 1000c14:	00 6c 40 00 	||       MOV.K.32 (.XM) X4,#0		;0x0

01000c18 <.BB58_core_list_init>:
 1000c18:	62 70 00 0c 	||       CMPL.U.32 (.XD) X0,X6,X8
 1000c1c:	00 78 44 00 	   [X0]  B.32 (.XD) @(1000c24 <.BB11_core_list_init+0x4>(vliw-0))  ;0x4

01000c20 <.BB11_core_list_init>:
 1000c20:	00 78 60 03 	         B.32 (.XD) @(1000c8c <.BB13_core_list_init+0x60>(vliw-0))  ;0x36
 1000c24:	63 70 00 52 	         CMPL.U.32 (.XD) X0,X9,X13
 1000c28:	00 78 44 00 	   [X0]  B.32 (.XD) @(1000c30 <.BB13_core_list_init+0x4>(vliw-0))  ;0x4

01000c2c <.BB13_core_list_init>:
 1000c2c:	00 78 00 03 	         B.32 (.XD) @(1000c8c <.BB13_core_list_init+0x60>(vliw-0))  ;0x30
 1000c30:	19 60 90 12 	         ADD.32 (.XA) X9,X9,#4
 1000c34:	1a 60 60 0c 	         ADD.32 (.XA) X6,X6,#8
 1000c38:	ff 6c 30 fe 	||       MOV.K.32 (.XM) X3,#32767		;0x7fff
 1000c3c:	1a 60 a0 14 	         ADD.32 (.XA) X10,X10,#8
 1000c40:	1a 60 50 0a 	         ADD.32 (.XA) X5,X5,#8
 1000c44:	00 6c 00 68 	||       MOV.K.32 (.XM) X0,#52		;0x34
 1000c48:	69 63 10 c8 	         AND.32 (.XA) X1,X4,#7
 1000c4c:	00 7e 20 38 	||       LD.W.32 (.XD) X2,*G4
 1000c50:	1a 60 f0 1e 	         ADD.32 (.XA) X15,X15,#8
 1000c54:	10 7b 50 3e 	||       ST.W.32 (.XD) *+G7[X0],X5
 1000c58:	a1 63 b0 18 	         XOR.32 (.XA) X11,X12,X4
 1000c5c:	fa 6b 00 5c 	||       MOV.R.32 (.XM) X0,X14
 1000c60:	6b 63 b0 d6 	         AND.32 (.XA) X11,X11,#15
 1000c64:	08 62 b0 d6 	         ASL.32 (.XA) X11,X11,#3
 1000c68:	00 7b 20 1e 	||       ST.W.32 (.XD) *X15,X2
 1000c6c:	82 63 10 c2 	         OR.32 (.XA) X1,X1,X11
 1000c70:	00 7b f0 38 	||       ST.W.32 (.XD) *G4,X15
 1000c74:	0a 62 20 02 	         ASL.32 (.XA) X2,X1,#8
 1000c78:	00 7b e0 14 	||       ST.W.32 (.XD) *X10,X14
 1000c7c:	80 63 10 82 	         OR.32 (.XA) X1,X1,X2
 1000c80:	d0 7f 30 5c 	||       ST.H.32 (.XD) *+X14[#1],X3
 1000c84:	19 60 e0 1c 	         ADD.32 (.XA) X14,X14,#4
 1000c88:	80 7f 10 00 	||       ST.H.32 (.XD) *X0,X1
 1000c8c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000c90:	81 70 00 c8 	||       CMPE.32 (.XD) X0,X4,X7
 1000c94:	ff 78 2c fc 	   [!X0] B.32 (.XD) @(1000c18 <.BB58_core_list_init>(vliw-0))  ;0xfffc2

01000c98 <.BB59_core_list_init>:
 1000c98:	00 7e 50 38 	         LD.W.32 (.XD) X5,*G4
 1000c9c:	00 7e 00 0a 	         LD.W.32 (.XD) X0,*X5
 1000ca0:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000ca4:	00 78 04 03 	   [X0]  B.32 (.XD) @(1000d04 <.BB19_core_list_init+0x3c>(vliw-0))  ;0x30

01000ca8 <.BB17_core_list_init>:
 1000ca8:	00 6c 60 04 	         MOV.K.32 (.XM) X6,#2		;0x2
 1000cac:	00 6c 40 02 	         MOV.K.32 (.XM) X4,#1		;0x1
 1000cb0:	00 6c 80 0a 	         MOV.K.32 (.XM) X8,#5		;0x5
 1000cb4:	6a 6a 80 0e 	         DIV.U.32 (.XM) X8,X7,X8
 1000cb8:	50 7e 70 4a 	||       LD.W.32 (.XD) X7,*+X5[#1]
 1000cbc:	62 70 00 08 	         CMPL.U.32 (.XD) X0,X4,X8
 1000cc0:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1000cc4:	00 78 6c 00 	|| [!X0] B.32 (.XD) @(1000cd0 <.BB19_core_list_init+0x8>(vliw-4))  ;0x6

01000cc8 <.BB19_core_list_init>:
 1000cc8:	80 7f 40 0e 	         ST.H.32 (.XD) *X7,X4
 1000ccc:	00 78 00 01 	         B.32 (.XD) @(1000cec <.BB19_core_list_init+0x24>(vliw-0))  ;0x10
 1000cd0:	a1 63 00 18 	         XOR.32 (.XA) X0,X12,X4
 1000cd4:	69 63 10 cc 	         AND.32 (.XA) X1,X6,#7
 1000cd8:	0a 62 10 02 	         ASL.32 (.XA) X1,X1,#8
 1000cdc:	80 63 00 40 	         OR.32 (.XA) X0,X0,X1
 1000ce0:	7f 6c 10 fe 	||       MOV.K.32 (.XM) X1,#16383		;0x3fff
 1000ce4:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 1000ce8:	80 7f 00 0e 	||       ST.H.32 (.XD) *X7,X0
 1000cec:	00 7e 50 0a 	         LD.W.32 (.XD) X5,*X5
 1000cf0:	00 7e 00 0a 	         LD.W.32 (.XD) X0,*X5
 1000cf4:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000cf8:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1000cfc:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1000d00:	ff 78 cc fd 	|| [!X0] B.32 (.XD) @(1000cb8 <.BB17_core_list_init+0x10>(vliw-4))  ;0xfffdc
 1000d04:	00 6c 00 02 	         MOV.K.32 (.XM) X0,#1		;0x1
 1000d08:	fa 6b 70 78 	         MOV.R.32 (.XM) X7,G4
 1000d0c:	50 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#1],X0
 1000d10:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 1000d14:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1000d18:	52 7b 10 be 	||       ST.W.32 (.XD) *+G7[#10],X1
 1000d1c:	fa 6b 70 4f 	         MOV.R.32 (.XM) X23,X7
 1000d20:	00 78 44 0d 	|| [X0]  B.32 (.XD) @(1000ec8 <.BB53_core_list_init+0x28>(vliw-4))  ;0xd4

01000d24 <.BB24_core_list_init>:
 1000d24:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1000d28:	18 60 60 40 	         ADD.32 (.XA) X6,X0,#1
 1000d2c:	08 70 00 00 	||       CMPG.S.32 (.XD) X0,X0,#0
 1000d30:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 1000d34:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1000d38:	00 6c 40 01 	||       MOV.K.32 (.XM) X20,#0		;0x0
 1000d3c:	52 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#9],X0
 1000d40:	52 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#9]
 1000d44:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1000d48:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1000d4c:	fa 6b 20 6f 	         MOV.R.32 (.XM) X18,X23
 1000d50:	00 78 44 01 	|| [X0]  B.32 (.XD) @(1000d78 <.BB29_core_list_init+0x10>(vliw-4))  ;0x14

01000d54 <.BB26_core_list_init>:
 1000d54:	00 6c 40 02 	         MOV.K.32 (.XM) X4,#1		;0x1

01000d58 <.BB27_core_list_init>:
 1000d58:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 1000d5c:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 1000d60:	fa 6b 30 49 	         MOV.R.32 (.XM) X19,X4
 1000d64:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(1000d7c <.BB29_core_list_init+0x14>(vliw-4))  ;0xc

01000d68 <.BB29_core_list_init>:
 1000d68:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000d6c:	81 70 00 88 	||       CMPE.32 (.XD) X0,X4,X6
 1000d70:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1000d74:	ff 78 2c ff 	|| [!X0] B.32 (.XD) @(1000d58 <.BB27_core_list_init>(vliw-4))  ;0xffff2
 1000d78:	fa 6b 30 4b 	         MOV.R.32 (.XM) X19,X5
 1000d7c:	08 70 60 27 	||       CMPG.S.32 (.XD) X22,X19,#0
 1000d80:	50 7e 50 7f 	         LD.W.32 (.XD) X21,*+G7[#1]
 1000d84:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 1000d88:	88 70 00 2c 	||       CMPE.32 (.XD) X0,X22,#0
 1000d8c:	00 78 0c 01 	   [!X0] B.32 (.XD) @(1000dac <.BB33_core_list_init+0x8>(vliw-0))  ;0x10

01000d90 <.BB32_core_list_init>:
 1000d90:	52 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#9]
 1000d94:	88 70 40 24 	         CMPE.32 (.XD) X4,X18,#0
 1000d98:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000d9c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000da0:	00 78 44 07 	|| [X0]  B.32 (.XD) @(1000e88 <.BB49_core_list_init+0x10>(vliw-4))  ;0x74

01000da4 <.BB33_core_list_init>:
 1000da4:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000da8:	00 78 04 07 	   [X0]  B.32 (.XD) @(1000e88 <.BB49_core_list_init+0x10>(vliw-0))  ;0x70
 1000dac:	88 70 00 26 	         CMPE.32 (.XD) X0,X19,#0
 1000db0:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1000dc4 <.BB35_core_list_init+0x10>(vliw-0))  ;0xa

01000db4 <.BB35_core_list_init>:
 1000db4:	fa 6b 40 64 	         MOV.R.32 (.XM) X4,X18
 1000db8:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 1000dbc:	18 61 50 6b 	         SUB.32 (.XA) X21,X21,#1
 1000dc0:	00 78 00 04 	||       B.32 (.XD) @(1000e40 <.BB41_core_list_init+0x28>(vliw-4))  ;0x40
 1000dc4:	88 70 00 2a 	         CMPE.32 (.XD) X0,X21,#0
 1000dc8:	00 78 64 00 	   [X0]  B.32 (.XD) @(1000dd4 <.BB37_core_list_init+0x8>(vliw-0))  ;0x6

01000dcc <.BB37_core_list_init>:
 1000dcc:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 1000dd0:	00 78 0c 01 	   [!X0] B.32 (.XD) @(1000df0 <.BB37_core_list_init+0x24>(vliw-0))  ;0x10
 1000dd4:	fa 6b 40 6e 	         MOV.R.32 (.XM) X4,X23
 1000dd8:	00 7e 70 2f 	||       LD.W.32 (.XD) X23,*X23
 1000ddc:	18 61 60 67 	         SUB.32 (.XA) X22,X19,#1
 1000de0:	fa 6b 30 6d 	||       MOV.R.32 (.XM) X19,X22
 1000de4:	08 70 60 2d 	||       CMPG.S.32 (.XD) X22,X22,#0
 1000de8:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 1000dec:	00 78 a0 02 	||       B.32 (.XD) @(1000e40 <.BB41_core_list_init+0x28>(vliw-4))  ;0x2a
 1000df0:	52 7b 60 fe 	         ST.W.32 (.XD) *+G7[#11],X6
 1000df4:	50 7b 70 3e 	         ST.W.32 (.XD) *+G7[#0],X7
 1000df8:	50 7e b0 64 	         LD.W.32 (.XD) X11,*+X18[#1]
 1000dfc:	50 7e a0 6e 	         LD.W.32 (.XD) X10,*+X23[#1]
 1000e00:	00 6c c0 00 	         MOV.K.32 (.XM) X12,#0		;0x0
 1000e04:	ff 7a e0 a5 	||       CALL.32 (.XD) @(10002c0 <cmp_idx>(vliw-4))  ;0xffa5e

01000e08 <.BB40_core_list_init>:
 1000e08:	50 7e 70 3e 	         LD.W.32 (.XD) X7,*+G7[#0]
 1000e0c:	52 7e 60 fe 	         LD.W.32 (.XD) X6,*+G7[#11]
 1000e10:	08 70 00 38 	         CMPG.S.32 (.XD) X0,G4,#0
 1000e14:	00 78 04 01 	   [X0]  B.32 (.XD) @(1000e34 <.BB41_core_list_init+0x1c>(vliw-0))  ;0x10

01000e18 <.BB41_core_list_init>:
 1000e18:	fa 6b 40 6e 	         MOV.R.32 (.XM) X4,X23
 1000e1c:	00 7e 70 2f 	||       LD.W.32 (.XD) X23,*X23
 1000e20:	18 61 60 67 	         SUB.32 (.XA) X22,X19,#1
 1000e24:	fa 6b 30 6d 	||       MOV.R.32 (.XM) X19,X22
 1000e28:	08 70 60 2d 	||       CMPG.S.32 (.XD) X22,X22,#0
 1000e2c:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 1000e30:	00 78 80 00 	||       B.32 (.XD) @(1000e40 <.BB41_core_list_init+0x28>(vliw-4))  ;0x8
 1000e34:	18 61 50 6b 	         SUB.32 (.XA) X21,X21,#1
 1000e38:	fa 6b 40 64 	||       MOV.R.32 (.XM) X4,X18
 1000e3c:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 1000e40:	88 70 00 28 	         CMPE.32 (.XD) X0,X20,#0
 1000e44:	00 78 64 00 	   [X0]  B.32 (.XD) @(1000e50 <.BB44_core_list_init+0x8>(vliw-0))  ;0x6

01000e48 <.BB44_core_list_init>:
 1000e48:	00 7b 40 28 	         ST.W.32 (.XD) *X20,X4
 1000e4c:	00 78 40 00 	         B.32 (.XD) @(1000e54 <.BB44_core_list_init+0xc>(vliw-0))  ;0x4
 1000e50:	fa 6b 70 48 	         MOV.R.32 (.XM) X7,X4
 1000e54:	88 70 00 2c 	||       CMPE.32 (.XD) X0,X22,#0
 1000e58:	fa 6b 40 49 	         MOV.R.32 (.XM) X20,X4
 1000e5c:	ff 78 8c fa 	|| [!X0] B.32 (.XD) @(1000dac <.BB33_core_list_init+0x8>(vliw-4))  ;0xfffa8

01000e60 <.BB47_core_list_init>:
 1000e60:	08 70 00 2a 	         CMPG.S.32 (.XD) X0,X21,#0
 1000e64:	00 78 cc 00 	   [!X0] B.32 (.XD) @(1000e7c <.BB49_core_list_init+0x4>(vliw-0))  ;0xc

01000e68 <.BB48_core_list_init>:
 1000e68:	88 70 40 24 	         CMPE.32 (.XD) X4,X18,#0
 1000e6c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000e70:	88 70 00 08 	||       CMPE.32 (.XD) X0,X4,#0
 1000e74:	ff 78 cc f9 	   [!X0] B.32 (.XD) @(1000dac <.BB33_core_list_init+0x8>(vliw-0))  ;0xfff9c

01000e78 <.BB49_core_list_init>:
 1000e78:	00 78 60 00 	         B.32 (.XD) @(1000e84 <.BB49_core_list_init+0xc>(vliw-0))  ;0x6
 1000e7c:	88 70 40 24 	         CMPE.32 (.XD) X4,X18,#0
 1000e80:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000e84:	00 78 20 00 	||       B.32 (.XD) @(1000e88 <.BB49_core_list_init+0x10>(vliw-4))  ;0x2
 1000e88:	52 7e 10 be 	         LD.W.32 (.XD) X1,*+G7[#10]
 1000e8c:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000e90:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1000e94:	52 7b 10 be 	||       ST.W.32 (.XD) *+G7[#10],X1
 1000e98:	fa 6b 70 65 	         MOV.R.32 (.XM) X23,X18
 1000e9c:	ff 78 2c f5 	|| [!X0] B.32 (.XD) @(1000d40 <.BB24_core_list_init+0x1c>(vliw-4))  ;0xfff52

01000ea0 <.BB53_core_list_init>:
 1000ea0:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000ea4:	00 7b 00 28 	||       ST.W.32 (.XD) *X20,X0
 1000ea8:	52 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#10]
 1000eac:	08 70 00 40 	         CMPG.S.32 (.XD) X0,X0,#1
 1000eb0:	00 78 44 00 	   [X0]  B.32 (.XD) @(1000eb8 <.BB53_core_list_init+0x18>(vliw-0))  ;0x4
 1000eb4:	00 78 40 01 	         B.32 (.XD) @(1000edc <.BB53_core_list_init+0x3c>(vliw-0))  ;0x14
 1000eb8:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1000ebc:	08 62 00 40 	         ASL.32 (.XA) X0,X0,#1
 1000ec0:	50 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#1],X0
 1000ec4:	ff 78 60 f2 	         B.32 (.XD) @(1000d10 <.BB19_core_list_init+0x48>(vliw-0))  ;0xfff26
 1000ec8:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1000ecc:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000ed0:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1000ed4:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 1000ed8:	ff 78 e0 fe 	||       B.32 (.XD) @(1000eb4 <.BB53_core_list_init+0x14>(vliw-4))  ;0xfffee
 1000edc:	51 7e 20 bf 	         LD.W.32 (.XD) X18,*+G7[#6]
 1000ee0:	51 7e 30 7f 	         LD.W.32 (.XD) X19,*+G7[#5]
 1000ee4:	51 7e 40 3f 	         LD.W.32 (.XD) X20,*+G7[#4]
 1000ee8:	52 7e 50 3f 	         LD.W.32 (.XD) X21,*+G7[#8]
 1000eec:	50 7e 60 ff 	         LD.W.32 (.XD) X22,*+G7[#3]
 1000ef0:	51 7e 70 ff 	         LD.W.32 (.XD) X23,*+G7[#7]
 1000ef4:	01 64 f0 01 	         ADDK.32 (.XA) G7,#128		;0x80
 1000ef8:	fa 6b c0 4f 	||       MOV.R.32 (.XM) G4,X7
 1000efc:	e0 5e       	||       RET.16 (.XD) 
	...

01000f00 <core_list_insert_new>:
 1000f00:	00 7e c0 19 	         LD.W.32 (.XD) G4,*X12
 1000f04:	1a 60 40 38 	         ADD.32 (.XA) X4,G4,#8
 1000f08:	63 70 00 88 	||       CMPL.U.32 (.XD) X0,X4,X14
 1000f0c:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1000f10:	00 78 64 00 	|| [X0]  B.32 (.XD) @(1000f1c <.BB2_core_list_insert_new+0x8>(vliw-4))  ;0x6

01000f14 <.BB2_core_list_insert_new>:
 1000f14:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1000f18:	00 78 c0 02 	||       B.32 (.XD) @(1000f70 <.BB6_core_list_insert_new>(vliw-4))  ;0x2c
 1000f1c:	00 7e 00 1a 	         LD.W.32 (.XD) X0,*X13
 1000f20:	19 60 00 00 	         ADD.32 (.XA) X0,X0,#4
 1000f24:	20 70 00 1e 	||       CMPG.U.32 (.XD) X0,X15,X0
 1000f28:	00 78 64 00 	   [X0]  B.32 (.XD) @(1000f34 <.BB4_core_list_insert_new+0x8>(vliw-0))  ;0x6

01000f2c <.BB4_core_list_insert_new>:
 1000f2c:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1000f30:	00 78 00 02 	||       B.32 (.XD) @(1000f70 <.BB6_core_list_insert_new>(vliw-4))  ;0x20
 1000f34:	00 7b 40 18 	         ST.W.32 (.XD) *X12,X4
 1000f38:	00 7e 00 14 	         LD.W.32 (.XD) X0,*X10
 1000f3c:	00 7b 00 38 	         ST.W.32 (.XD) *G4,X0
 1000f40:	00 7b c0 15 	         ST.W.32 (.XD) *X10,G4
 1000f44:	00 7e 00 1a 	         LD.W.32 (.XD) X0,*X13
 1000f48:	19 60 d0 39 	         ADD.32 (.XA) G5,G4,#4
 1000f4c:	00 7b 00 3a 	||       ST.W.32 (.XD) *G5,X0
 1000f50:	00 7e 00 1a 	         LD.W.32 (.XD) X0,*X13
 1000f54:	19 60 00 00 	         ADD.32 (.XA) X0,X0,#4
 1000f58:	00 7b 00 1a 	||       ST.W.32 (.XD) *X13,X0
 1000f5c:	00 7d 00 16 	         LD.H.S.32 (.XD) X0,*X11
 1000f60:	00 7e d0 3b 	         LD.W.32 (.XD) G5,*G5
 1000f64:	80 7f 00 3a 	         ST.H.32 (.XD) *G5,X0
 1000f68:	50 7d 00 56 	         LD.H.S.32 (.XD) X0,*+X11[#1]
 1000f6c:	d0 7f 00 7a 	         ST.H.32 (.XD) *+G5[#1],X0

01000f70 <.BB6_core_list_insert_new>:
 1000f70:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000f74:	e0 5e       	||       RET.16 (.XD) 
	...

01000f80 <core_list_remove>:
 1000f80:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1000f84:	00 7e c0 15 	||       LD.W.32 (.XD) G4,*X10
 1000f88:	19 60 00 38 	         ADD.32 (.XA) X0,G4,#4
 1000f8c:	19 60 20 14 	         ADD.32 (.XA) X2,X10,#4
 1000f90:	00 7e 30 00 	||       LD.W.32 (.XD) X3,*X0
 1000f94:	00 7e 10 04 	         LD.W.32 (.XD) X1,*X2
 1000f98:	00 7b 30 04 	         ST.W.32 (.XD) *X2,X3
 1000f9c:	00 7b 10 00 	         ST.W.32 (.XD) *X0,X1
 1000fa0:	00 7e 00 14 	         LD.W.32 (.XD) X0,*X10
 1000fa4:	00 7e 00 00 	         LD.W.32 (.XD) X0,*X0
 1000fa8:	00 6c d0 01 	         MOV.K.32 (.XM) G5,#0		;0x0
 1000fac:	00 7b 00 14 	||       ST.W.32 (.XD) *X10,X0
 1000fb0:	00 7b d0 39 	         ST.W.32 (.XD) *G4,G5
 1000fb4:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000fb8:	e0 5e       	||       RET.16 (.XD) 
 1000fba:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1000fbc:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01000fc0 <core_list_undo_remove>:
 1000fc0:	19 60 00 16 	         ADD.32 (.XA) X0,X11,#4
 1000fc4:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1000fc8:	00 7e 30 00 	||       LD.W.32 (.XD) X3,*X0
 1000fcc:	19 60 20 14 	         ADD.32 (.XA) X2,X10,#4
 1000fd0:	00 7e 10 04 	||       LD.W.32 (.XD) X1,*X2
 1000fd4:	00 7b 30 04 	         ST.W.32 (.XD) *X2,X3
 1000fd8:	00 7e d0 17 	         LD.W.32 (.XD) G5,*X11
 1000fdc:	00 7b 10 00 	         ST.W.32 (.XD) *X0,X1
 1000fe0:	00 7b d0 15 	         ST.W.32 (.XD) *X10,G5
 1000fe4:	fa 6b c0 55 	         MOV.R.32 (.XM) G4,X10
 1000fe8:	00 7b a0 16 	||       ST.W.32 (.XD) *X11,X10
 1000fec:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000ff0:	e0 5e       	||       RET.16 (.XD) 
	...

01001000 <core_list_find>:
 1001000:	50 7d 40 56 	         LD.H.S.32 (.XD) X4,*+X11[#1]
 1001004:	fa 6b c0 55 	         MOV.R.32 (.XM) G4,X10
 1001008:	88 70 50 14 	||       CMPE.32 (.XD) X5,X10,#0
 100100c:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1001010:	48 70 00 08 	||       CMPL.S.32 (.XD) X0,X4,#0
 1001014:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1001018:	00 78 04 02 	|| [X0]  B.32 (.XD) @(1001058 <.BB5_core_list_find+0x18>(vliw-4))  ;0x20

0100101c <.BB2_core_list_find>:
 100101c:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1001020:	00 78 a4 01 	   [X0]  B.32 (.XD) @(1001054 <.BB5_core_list_find+0x14>(vliw-0))  ;0x1a

01001024 <.BB3_core_list_find>:
 1001024:	50 7e 00 54 	         LD.W.32 (.XD) X0,*+X10[#1]
 1001028:	50 7d 00 40 	         LD.H.S.32 (.XD) X0,*+X0[#1]
 100102c:	81 70 00 00 	         CMPE.32 (.XD) X0,X0,X4
 1001030:	00 78 24 01 	   [X0]  B.32 (.XD) @(1001054 <.BB5_core_list_find+0x14>(vliw-0))  ;0x12
 1001034:	00 7e c0 39 	         LD.W.32 (.XD) G4,*G4
 1001038:	88 70 00 38 	         CMPE.32 (.XD) X0,G4,#0
 100103c:	00 78 a4 00 	   [X0]  B.32 (.XD) @(1001050 <.BB5_core_list_find+0x10>(vliw-0))  ;0xa

01001040 <.BB5_core_list_find>:
 1001040:	50 7e 00 78 	         LD.W.32 (.XD) X0,*+G4[#1]
 1001044:	50 7d 00 40 	         LD.H.S.32 (.XD) X0,*+X0[#1]
 1001048:	81 70 00 00 	         CMPE.32 (.XD) X0,X0,X4
 100104c:	ff 78 4c ff 	   [!X0] B.32 (.XD) @(1001034 <.BB3_core_list_find+0x10>(vliw-0))  ;0xffff4
 1001050:	00 78 20 00 	         B.32 (.XD) @(1001054 <.BB5_core_list_find+0x14>(vliw-0))  ;0x2
 1001054:	00 78 80 02 	         B.32 (.XD) @(10010a4 <.BB14_core_list_find>(vliw-0))  ;0x28
 1001058:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 100105c:	00 78 44 02 	   [X0]  B.32 (.XD) @(10010a4 <.BB14_core_list_find>(vliw-0))  ;0x24

01001060 <.BB9_core_list_find>:
 1001060:	50 7e 00 54 	         LD.W.32 (.XD) X0,*+X10[#1]
 1001064:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1001068:	00 7d 40 16 	         LD.H.S.32 (.XD) X4,*X11
 100106c:	01 6c d0 ff 	         MOV.K.32 (.XM) G5,#255		;0xff
 1001070:	67 63 00 40 	         AND.32 (.XA) X0,X0,G5
 1001074:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1001078:	00 78 64 01 	   [X0]  B.32 (.XD) @(10010a4 <.BB14_core_list_find>(vliw-0))  ;0x16
 100107c:	00 7e c0 39 	         LD.W.32 (.XD) G4,*G4
 1001080:	88 70 00 38 	         CMPE.32 (.XD) X0,G4,#0
 1001084:	00 78 e4 00 	   [X0]  B.32 (.XD) @(10010a0 <.BB11_core_list_find+0x18>(vliw-0))  ;0xe

01001088 <.BB11_core_list_find>:
 1001088:	50 7e 00 78 	         LD.W.32 (.XD) X0,*+G4[#1]
 100108c:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1001090:	01 6c 10 fe 	         MOV.K.32 (.XM) X1,#255		;0xff
 1001094:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 1001098:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 100109c:	ff 78 0c ff 	   [!X0] B.32 (.XD) @(100107c <.BB9_core_list_find+0x1c>(vliw-0))  ;0xffff0
 10010a0:	00 78 20 00 	         B.32 (.XD) @(10010a4 <.BB14_core_list_find>(vliw-0))  ;0x2

010010a4 <.BB14_core_list_find>:
 10010a4:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 10010a8:	e0 5e       	||       RET.16 (.XD) 
	...

010010c0 <core_list_reverse>:
 10010c0:	88 70 00 14 	         CMPE.32 (.XD) X0,X10,#0
 10010c4:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10010c8:	00 78 44 02 	|| [X0]  B.32 (.XD) @(1001110 <.BB4_core_list_reverse+0x4>(vliw-4))  ;0x24

010010cc <.BB2_core_list_reverse>:
 10010cc:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0

010010d0 <.BB7_core_list_reverse>:
 10010d0:	00 7e 40 14 	||       LD.W.32 (.XD) X4,*X10
 10010d4:	00 7b c0 15 	         ST.W.32 (.XD) *X10,G4
 10010d8:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 10010dc:	fa 6b c0 55 	         MOV.R.32 (.XM) G4,X10
 10010e0:	00 78 64 01 	|| [X0]  B.32 (.XD) @(100110c <.BB4_core_list_reverse>(vliw-4))  ;0x16

010010e4 <.BB10_core_list_reverse>:
 10010e4:	00 7e 50 08 	         LD.W.32 (.XD) X5,*X4
 10010e8:	00 7b a0 08 	         ST.W.32 (.XD) *X4,X10
 10010ec:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 10010f0:	fa 6b c0 49 	         MOV.R.32 (.XM) G4,X4
 10010f4:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(100110c <.BB4_core_list_reverse>(vliw-4))  ;0xc
 10010f8:	00 7e a0 0a 	         LD.W.32 (.XD) X10,*X5
 10010fc:	00 7b 40 0a 	         ST.W.32 (.XD) *X5,X4
 1001100:	88 70 00 14 	         CMPE.32 (.XD) X0,X10,#0
 1001104:	fa 6b c0 4b 	         MOV.R.32 (.XM) G4,X5
 1001108:	ff 78 4c fe 	|| [!X0] B.32 (.XD) @(10010d0 <.BB7_core_list_reverse>(vliw-4))  ;0xfffe4

0100110c <.BB4_core_list_reverse>:
 100110c:	00 78 40 00 	         B.32 (.XD) @(1001114 <.BB4_core_list_reverse+0x8>(vliw-0))  ;0x4
 1001110:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1001114:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1001118:	e0 5e       	||       RET.16 (.XD) 
 100111a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100111c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01001120 <core_list_mergesort>:
 1001120:	fe 65 f0 e1 	         ADDK.32 (.XA) G7,#-144		;0xff70
 1001124:	52 7b 20 3f 	||       ST.W.32 (.XD) *+G7[#8],X18
 1001128:	51 7b 30 7f 	         ST.W.32 (.XD) *+G7[#5],X19
 100112c:	51 7b 40 3f 	         ST.W.32 (.XD) *+G7[#4],X20
 1001130:	00 6c 00 02 	         MOV.K.32 (.XM) X0,#1		;0x1
 1001134:	50 7b 60 ff 	||       ST.W.32 (.XD) *+G7[#3],X22
 1001138:	50 7b 00 3e 	         ST.W.32 (.XD) *+G7[#0],X0
 100113c:	51 7b 50 ff 	         ST.W.32 (.XD) *+G7[#7],X21
 1001140:	51 7b 70 bf 	         ST.W.32 (.XD) *+G7[#6],X23
 1001144:	52 7b b0 7e 	         ST.W.32 (.XD) *+G7[#9],X11
 1001148:	fa 6b 70 55 	         MOV.R.32 (.XM) X23,X10
 100114c:	52 7b c0 be 	||       ST.W.32 (.XD) *+G7[#10],X12
 1001150:	88 70 80 2f 	         CMPE.32 (.XD) G0,X23,#0
 1001154:	00 6c 90 01 	         MOV.K.32 (.XM) G1,#0		;0x0
 1001158:	53 7b 90 3f 	||       ST.W.32 (.XD) *+G7[#12],G1
 100115c:	fa 6b 60 6e 	         MOV.R.32 (.XM) X6,X23
 1001160:	00 78 81 0d 	|| [G0]  B.32 (.XD) @(1001310 <.BB32_core_list_mergesort+0x28>(vliw-4))  ;0xd8

01001164 <.BB3_core_list_mergesort>:
 1001164:	50 7e a0 3f 	         LD.W.32 (.XD) G2,*+G7[#0]
 1001168:	18 60 70 74 	         ADD.32 (.XA) X7,G2,#1
 100116c:	08 70 a0 35 	||       CMPG.S.32 (.XD) G2,G2,#0
 1001170:	00 6c 70 01 	         MOV.K.32 (.XM) X23,#0		;0x0
 1001174:	68 63 a0 75 	         AND.32 (.XA) G2,G2,#1
 1001178:	00 6c 40 01 	||       MOV.K.32 (.XM) X20,#0		;0x0
 100117c:	52 7b a0 ff 	||       ST.W.32 (.XD) *+G7[#11],G2
 1001180:	52 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#11]
 1001184:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1001188:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 100118c:	fa 6b 20 4d 	         MOV.R.32 (.XM) X18,X6
 1001190:	00 78 44 01 	|| [X0]  B.32 (.XD) @(10011b8 <.BB8_core_list_mergesort+0x10>(vliw-4))  ;0x14

01001194 <.BB5_core_list_mergesort>:
 1001194:	00 6c 40 02 	         MOV.K.32 (.XM) X4,#1		;0x1

01001198 <.BB6_core_list_mergesort>:
 1001198:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 100119c:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 10011a0:	fa 6b 30 49 	         MOV.R.32 (.XM) X19,X4
 10011a4:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(10011bc <.BB8_core_list_mergesort+0x14>(vliw-4))  ;0xc

010011a8 <.BB8_core_list_mergesort>:
 10011a8:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 10011ac:	81 70 00 c8 	||       CMPE.32 (.XD) X0,X4,X7
 10011b0:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 10011b4:	ff 78 2c ff 	|| [!X0] B.32 (.XD) @(1001198 <.BB6_core_list_mergesort>(vliw-4))  ;0xffff2
 10011b8:	fa 6b 30 4b 	         MOV.R.32 (.XM) X19,X5
 10011bc:	08 70 60 27 	||       CMPG.S.32 (.XD) X22,X19,#0
 10011c0:	50 7e 50 3f 	         LD.W.32 (.XD) X21,*+G7[#0]
 10011c4:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 10011c8:	88 70 00 2c 	||       CMPE.32 (.XD) X0,X22,#0
 10011cc:	00 78 0c 01 	   [!X0] B.32 (.XD) @(10011ec <.BB12_core_list_mergesort+0x8>(vliw-0))  ;0x10

010011d0 <.BB11_core_list_mergesort>:
 10011d0:	52 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#11]
 10011d4:	88 70 40 24 	         CMPE.32 (.XD) X4,X18,#0
 10011d8:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10011dc:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 10011e0:	00 78 84 07 	|| [X0]  B.32 (.XD) @(10012d0 <.BB28_core_list_mergesort+0x10>(vliw-4))  ;0x78

010011e4 <.BB12_core_list_mergesort>:
 10011e4:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 10011e8:	00 78 44 07 	   [X0]  B.32 (.XD) @(10012d0 <.BB28_core_list_mergesort+0x10>(vliw-0))  ;0x74
 10011ec:	88 70 00 26 	         CMPE.32 (.XD) X0,X19,#0
 10011f0:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1001204 <.BB14_core_list_mergesort+0x10>(vliw-0))  ;0xa

010011f4 <.BB14_core_list_mergesort>:
 10011f4:	fa 6b 40 64 	         MOV.R.32 (.XM) X4,X18
 10011f8:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 10011fc:	18 61 50 6b 	         SUB.32 (.XA) X21,X21,#1
 1001200:	00 78 40 04 	||       B.32 (.XD) @(1001288 <.BB20_core_list_mergesort+0x28>(vliw-4))  ;0x44
 1001204:	88 70 00 2a 	         CMPE.32 (.XD) X0,X21,#0
 1001208:	00 78 64 00 	   [X0]  B.32 (.XD) @(1001214 <.BB16_core_list_mergesort+0x8>(vliw-0))  ;0x6

0100120c <.BB16_core_list_mergesort>:
 100120c:	88 70 00 24 	         CMPE.32 (.XD) X0,X18,#0
 1001210:	00 78 0c 01 	   [!X0] B.32 (.XD) @(1001230 <.BB16_core_list_mergesort+0x24>(vliw-0))  ;0x10
 1001214:	fa 6b 40 4c 	         MOV.R.32 (.XM) X4,X6
 1001218:	00 7e 60 0c 	||       LD.W.32 (.XD) X6,*X6
 100121c:	18 61 60 67 	         SUB.32 (.XA) X22,X19,#1
 1001220:	fa 6b 30 6d 	||       MOV.R.32 (.XM) X19,X22
 1001224:	08 70 60 2d 	||       CMPG.S.32 (.XD) X22,X22,#0
 1001228:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 100122c:	00 78 e0 02 	||       B.32 (.XD) @(1001288 <.BB20_core_list_mergesort+0x28>(vliw-4))  ;0x2e
 1001230:	53 7b 70 7e 	         ST.W.32 (.XD) *+G7[#13],X7
 1001234:	50 7b 60 be 	         ST.W.32 (.XD) *+G7[#2],X6
 1001238:	50 7e a0 be 	         LD.W.32 (.XD) X10,*+G7[#2]
 100123c:	52 7e c0 7f 	         LD.W.32 (.XD) G4,*+G7[#9]
 1001240:	52 7e c0 be 	         LD.W.32 (.XD) X12,*+G7[#10]
 1001244:	50 7e b0 64 	         LD.W.32 (.XD) X11,*+X18[#1]
 1001248:	50 7e a0 54 	         LD.W.32 (.XD) X10,*+X10[#1]
 100124c:	fa 70 00 b8 	         CALL.32 (.XD) G4

01001250 <.BB19_core_list_mergesort>:
 1001250:	53 7e 70 7e 	         LD.W.32 (.XD) X7,*+G7[#13]
 1001254:	50 7e 60 be 	         LD.W.32 (.XD) X6,*+G7[#2]
 1001258:	08 70 00 38 	         CMPG.S.32 (.XD) X0,G4,#0
 100125c:	00 78 04 01 	   [X0]  B.32 (.XD) @(100127c <.BB20_core_list_mergesort+0x1c>(vliw-0))  ;0x10

01001260 <.BB20_core_list_mergesort>:
 1001260:	fa 6b 40 4c 	         MOV.R.32 (.XM) X4,X6
 1001264:	00 7e 60 0c 	||       LD.W.32 (.XD) X6,*X6
 1001268:	18 61 60 67 	         SUB.32 (.XA) X22,X19,#1
 100126c:	fa 6b 30 6d 	||       MOV.R.32 (.XM) X19,X22
 1001270:	08 70 60 2d 	||       CMPG.S.32 (.XD) X22,X22,#0
 1001274:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 1001278:	00 78 80 00 	||       B.32 (.XD) @(1001288 <.BB20_core_list_mergesort+0x28>(vliw-4))  ;0x8
 100127c:	18 61 50 6b 	         SUB.32 (.XA) X21,X21,#1
 1001280:	fa 6b 40 64 	||       MOV.R.32 (.XM) X4,X18
 1001284:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 1001288:	88 70 00 28 	         CMPE.32 (.XD) X0,X20,#0
 100128c:	00 78 64 00 	   [X0]  B.32 (.XD) @(1001298 <.BB23_core_list_mergesort+0x8>(vliw-0))  ;0x6

01001290 <.BB23_core_list_mergesort>:
 1001290:	00 7b 40 28 	         ST.W.32 (.XD) *X20,X4
 1001294:	00 78 40 00 	         B.32 (.XD) @(100129c <.BB23_core_list_mergesort+0xc>(vliw-0))  ;0x4
 1001298:	fa 6b 70 49 	         MOV.R.32 (.XM) X23,X4
 100129c:	88 70 00 2c 	||       CMPE.32 (.XD) X0,X22,#0
 10012a0:	fa 6b 40 49 	         MOV.R.32 (.XM) X20,X4
 10012a4:	ff 78 4c fa 	|| [!X0] B.32 (.XD) @(10011ec <.BB12_core_list_mergesort+0x8>(vliw-4))  ;0xfffa4

010012a8 <.BB26_core_list_mergesort>:
 10012a8:	08 70 00 2a 	         CMPG.S.32 (.XD) X0,X21,#0
 10012ac:	00 78 cc 00 	   [!X0] B.32 (.XD) @(10012c4 <.BB28_core_list_mergesort+0x4>(vliw-0))  ;0xc

010012b0 <.BB27_core_list_mergesort>:
 10012b0:	88 70 40 24 	         CMPE.32 (.XD) X4,X18,#0
 10012b4:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 10012b8:	88 70 00 08 	||       CMPE.32 (.XD) X0,X4,#0
 10012bc:	ff 78 8c f9 	   [!X0] B.32 (.XD) @(10011ec <.BB12_core_list_mergesort+0x8>(vliw-0))  ;0xfff98

010012c0 <.BB28_core_list_mergesort>:
 10012c0:	00 78 60 00 	         B.32 (.XD) @(10012cc <.BB28_core_list_mergesort+0xc>(vliw-0))  ;0x6
 10012c4:	88 70 40 24 	         CMPE.32 (.XD) X4,X18,#0
 10012c8:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 10012cc:	00 78 20 00 	||       B.32 (.XD) @(10012d0 <.BB28_core_list_mergesort+0x10>(vliw-4))  ;0x2
 10012d0:	53 7e d0 3f 	         LD.W.32 (.XD) G5,*+G7[#12]
 10012d4:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 10012d8:	18 60 d0 7b 	         ADD.32 (.XA) G5,G5,#1
 10012dc:	53 7b d0 3f 	||       ST.W.32 (.XD) *+G7[#12],G5
 10012e0:	fa 6b 60 64 	         MOV.R.32 (.XM) X6,X18
 10012e4:	ff 78 ec f4 	|| [!X0] B.32 (.XD) @(1001180 <.BB3_core_list_mergesort+0x1c>(vliw-4))  ;0xfff4e

010012e8 <.BB32_core_list_mergesort>:
 10012e8:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10012ec:	00 7b 00 28 	||       ST.W.32 (.XD) *X20,X0
 10012f0:	53 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#12]
 10012f4:	08 70 00 40 	         CMPG.S.32 (.XD) X0,X0,#1
 10012f8:	00 78 44 00 	   [X0]  B.32 (.XD) @(1001300 <.BB32_core_list_mergesort+0x18>(vliw-0))  ;0x4
 10012fc:	00 78 40 01 	         B.32 (.XD) @(1001324 <.BB36_core_list_mergesort>(vliw-0))  ;0x14
 1001300:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 1001304:	08 62 00 40 	         ASL.32 (.XA) X0,X0,#1
 1001308:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 100130c:	ff 78 20 f2 	         B.32 (.XD) @(1001150 <core_list_mergesort+0x30>(vliw-0))  ;0xfff22
 1001310:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1001314:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1001318:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 100131c:	00 6c 70 01 	         MOV.K.32 (.XM) X23,#0		;0x0
 1001320:	ff 78 e0 fe 	||       B.32 (.XD) @(10012fc <.BB32_core_list_mergesort+0x14>(vliw-4))  ;0xfffee

01001324 <.BB36_core_list_mergesort>:
 1001324:	52 7e 20 3f 	         LD.W.32 (.XD) X18,*+G7[#8]
 1001328:	51 7e 30 7f 	         LD.W.32 (.XD) X19,*+G7[#5]
 100132c:	51 7e 40 3f 	         LD.W.32 (.XD) X20,*+G7[#4]
 1001330:	51 7e 50 ff 	         LD.W.32 (.XD) X21,*+G7[#7]
 1001334:	50 7e 60 ff 	         LD.W.32 (.XD) X22,*+G7[#3]
 1001338:	fa 6b c0 6f 	         MOV.R.32 (.XM) G4,X23
 100133c:	51 7e 70 bf 	||       LD.W.32 (.XD) X23,*+G7[#6]
 1001340:	01 64 f0 21 	         ADDK.32 (.XA) G7,#144		;0x90
 1001344:	e0 5e       	||       RET.16 (.XD) 
	...

01001360 <iterate>:
 1001360:	ff 65 f0 41 	         ADDK.32 (.XA) G7,#-96		;0xffa0
 1001364:	50 7b 20 ff 	||       ST.W.32 (.XD) *+G7[#3],X18
 1001368:	00 6c 30 00 	         MOV.K.32 (.XM) X3,#0		;0x0
 100136c:	50 7b 30 bf 	||       ST.W.32 (.XD) *+G7[#2],X19
 1001370:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 1001374:	50 7b 40 7f 	||       ST.W.32 (.XD) *+G7[#1],X20
 1001378:	00 6c 20 71 	         MOV.K.32 (.XM) X18,#56		;0x38
 100137c:	50 7b 60 3f 	||       ST.W.32 (.XD) *+G7[#0],X22
 1001380:	04 60 20 95 	         ADD.32 (.XA) X18,X10,X18
 1001384:	51 7b 50 3f 	||       ST.W.32 (.XD) *+G7[#4],X21
 1001388:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 100138c:	80 7f 80 25 	||       ST.H.32 (.XD) *X18,G0
 1001390:	00 6c 20 00 	         MOV.K.32 (.XM) X2,#0		;0x0
 1001394:	51 7e 50 d5 	||       LD.W.32 (.XD) X21,*+X10[#7]
 1001398:	00 6c 60 75 	         MOV.K.32 (.XM) X22,#58		;0x3a
 100139c:	d7 7f 20 94 	||       ST.H.32 (.XD) *+X10[#30],X2
 10013a0:	05 60 60 95 	         ADD.32 (.XA) X22,X10,X22
 10013a4:	d7 7f 10 d4 	||       ST.H.32 (.XD) *+X10[#31],X1
 10013a8:	80 7f 30 2c 	         ST.H.32 (.XD) *X22,X3
 10013ac:	28 70 00 2a 	         CMPG.U.32 (.XD) X0,X21,#0
 10013b0:	fa 6b 40 55 	         MOV.R.32 (.XM) X20,X10
 10013b4:	00 78 2c 03 	|| [!X0] B.32 (.XD) @(1001418 <.BB10_iterate+0x10>(vliw-4))  ;0x32

010013b8 <.BB2_iterate>:
 10013b8:	48 70 90 6b 	         CMPL.S.32 (.XD) G1,X21,#1
 10013bc:	00 78 e2 02 	   [G1]  B.32 (.XD) @(1001418 <.BB10_iterate+0x10>(vliw-0))  ;0x2e

010013c0 <.BB3_iterate>:
 10013c0:	00 6c 30 01 	         MOV.K.32 (.XM) X19,#0		;0x0
 10013c4:	00 6c b0 02 	         MOV.K.32 (.XM) X11,#1		;0x1
 10013c8:	fa 6b a0 68 	         MOV.R.32 (.XM) X10,X20
 10013cc:	ff 7a a0 7c 	||       CALL.32 (.XD) @(1000360 <core_bench_list>(vliw-4))  ;0xff7ca

010013d0 <.BB6_iterate>:
 10013d0:	80 7d b0 24 	         LD.H.U.32 (.XD) X11,*X18
 10013d4:	fb 6b a0 b8 	         ZXT2.32 (.XM) X10,G4
 10013d8:	01 7a 40 ee 	||       CALL.32 (.XD) @(10051a0 <crcu16>(vliw-4))  ;0x1ee4

010013dc <.BB7_iterate>:
 10013dc:	fa 6b a0 68 	         MOV.R.32 (.XM) X10,X20
 10013e0:	80 7f c0 25 	||       ST.H.32 (.XD) *X18,G4
 10013e4:	ff 6d b0 fe 	         MOV.K.32 (.XM) X11,#-1		;0xffff
 10013e8:	ff 6f b0 fe 	         MOV.KH.32 (.XM) X11,#-1		;0xffff
 10013ec:	ff 7a a0 7b 	||       CALL.32 (.XD) @(1000360 <core_bench_list>(vliw-4))  ;0xff7ba

010013f0 <.BB8_iterate>:
 10013f0:	80 7d b0 24 	         LD.H.U.32 (.XD) X11,*X18
 10013f4:	fb 6b a0 b8 	         ZXT2.32 (.XM) X10,G4
 10013f8:	01 7a 40 ed 	||       CALL.32 (.XD) @(10051a0 <crcu16>(vliw-4))  ;0x1ed4

010013fc <.BB9_iterate>:
 10013fc:	80 7f c0 25 	         ST.H.32 (.XD) *X18,G4
 1001400:	88 70 a0 27 	         CMPE.32 (.XD) G2,X19,#0
 1001404:	00 78 4b 00 	   [!G2] B.32 (.XD) @(100140c <.BB10_iterate+0x4>(vliw-0))  ;0x4

01001408 <.BB10_iterate>:
 1001408:	80 7f c0 2d 	         ST.H.32 (.XD) *X22,G4
 100140c:	18 60 30 67 	         ADD.32 (.XA) X19,X19,#1
 1001410:	85 70 00 66 	||       CMPE.32 (.XD) X0,X19,X21
 1001414:	ff 78 8c fd 	   [!X0] B.32 (.XD) @(10013c4 <.BB3_iterate+0x4>(vliw-0))  ;0xfffd8
 1001418:	50 7e 20 ff 	         LD.W.32 (.XD) X18,*+G7[#3]
 100141c:	50 7e 30 bf 	         LD.W.32 (.XD) X19,*+G7[#2]
 1001420:	50 7e 40 7f 	         LD.W.32 (.XD) X20,*+G7[#1]
 1001424:	51 7e 50 3f 	         LD.W.32 (.XD) X21,*+G7[#4]
 1001428:	50 7e 60 3f 	         LD.W.32 (.XD) X22,*+G7[#0]
 100142c:	00 64 f0 c1 	         ADDK.32 (.XA) G7,#96		;0x60
 1001430:	00 6c c0 01 	||       MOV.K.32 (.XM) G4,#0		;0x0
 1001434:	e0 5e       	||       RET.16 (.XD) 
	...

01001440 <main>:
 1001440:	fa 6b c0 56 	         MOV.R.32 (.XM) X12,X11
 1001444:	10 6c 80 51 	         MOV.K.32 (.XM) G0,#2088		;0x828
 1001448:	10 6c d0 80 	         MOV.K.32 (.XM) X13,#2112		;0x840
 100144c:	10 6c 90 71 	         MOV.K.32 (.XM) G1,#2104		;0x838
 1001450:	10 6c d0 69 	         MOV.K.32 (.XM) G5,#2100		;0x834
 1001454:	ee 65 f0 e1 	         ADDK.32 (.XA) G7,#-2192		;0xf770
 1001458:	17 7b 20 7f 	||       ST.W.32 (.XD) *+G7[G5],X18
 100145c:	00 6c 20 85 	         MOV.K.32 (.XM) X18,#66		;0x42
 1001460:	10 6c c0 61 	         MOV.K.32 (.XM) G4,#2096		;0x830
 1001464:	10 6c a0 59 	         MOV.K.32 (.XM) G2,#2092		;0x82c
 1001468:	17 7b 30 3f 	||       ST.W.32 (.XD) *+G7[G4],X19
 100146c:	00 6c 30 01 	         MOV.K.32 (.XM) X19,#0		;0x0
 1001470:	16 7b 40 bf 	||       ST.W.32 (.XD) *+G7[G2],X20
 1001474:	10 6c 40 81 	         MOV.K.32 (.XM) X20,#2112		;0x840
 1001478:	04 60 30 ff 	         ADD.32 (.XA) X19,G7,X19
 100147c:	04 60 20 a7 	         ADD.32 (.XA) X18,X19,X18
 1001480:	16 7b 50 7f 	||       ST.W.32 (.XD) *+G7[G1],X21
 1001484:	16 7b 60 3f 	         ST.W.32 (.XD) *+G7[G0],X22
 1001488:	05 60 b0 3e 	         ADD.32 (.XA) X11,G7,X20
 100148c:	13 7b a0 7e 	||       ST.W.32 (.XD) *+G7[X13],X10
 1001490:	fa 6b a0 64 	         MOV.R.32 (.XM) X10,X18
 1001494:	02 7a 60 05 	||       CALL.32 (.XD) @(1005540 <portable_init>(vliw-4))  ;0x2056

01001498 <.BB2_main>:
 1001498:	10 6c 00 38 	         MOV.K.32 (.XM) X0,#2076		;0x81c
 100149c:	10 7b 20 3f 	||       ST.W.32 (.XD) *+G7[X0],X18
 10014a0:	00 6c a0 02 	         MOV.K.32 (.XM) X10,#1		;0x1
 10014a4:	01 7a e0 de 	||       CALL.32 (.XD) @(1005080 <get_seed_32>(vliw-4))  ;0x1dee

010014a8 <.BB3_main>:
 10014a8:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 10014ac:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 10014b0:	e8 61 10 40 	         EXT.U.32 (.XA) X1,X0,X1
 10014b4:	08 62 10 02 	         ASL.32 (.XA) X1,X1,#0
 10014b8:	a0 63 00 40 	         XOR.32 (.XA) X0,X0,X1
 10014bc:	00 6c 10 20 	||       MOV.K.32 (.XM) X1,#16		;0x10
 10014c0:	e8 61 10 78 	         EXT.U.32 (.XA) X1,G4,X1
 10014c4:	08 62 10 02 	         ASL.32 (.XA) X1,X1,#0
 10014c8:	80 63 00 40 	         OR.32 (.XA) X0,X0,X1
 10014cc:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 10014d0:	00 6c a0 04 	         MOV.K.32 (.XM) X10,#2		;0x2
 10014d4:	01 7a 60 dd 	||       CALL.32 (.XD) @(1005080 <get_seed_32>(vliw-4))  ;0x1dd6

010014d8 <.BB4_main>:
 10014d8:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 10014dc:	20 6c 10 20 	         MOV.K.32 (.XM) X1,#4112		;0x1010
 10014e0:	e8 61 10 40 	         EXT.U.32 (.XA) X1,X0,X1
 10014e4:	0c 62 10 02 	         ASL.32 (.XA) X1,X1,#16
 10014e8:	a0 63 00 40 	         XOR.32 (.XA) X0,X0,X1
 10014ec:	00 6c 10 20 	||       MOV.K.32 (.XM) X1,#16		;0x10
 10014f0:	e8 61 10 78 	         EXT.U.32 (.XA) X1,G4,X1
 10014f4:	0c 62 10 02 	         ASL.32 (.XA) X1,X1,#16
 10014f8:	80 63 00 40 	         OR.32 (.XA) X0,X0,X1
 10014fc:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 1001500:	00 6c a0 06 	         MOV.K.32 (.XM) X10,#3		;0x3
 1001504:	01 7a e0 db 	||       CALL.32 (.XD) @(1005080 <get_seed_32>(vliw-4))  ;0x1dbe

01001508 <.BB5_main>:
 1001508:	d0 7f c0 bf 	         ST.H.32 (.XD) *+G7[#2],G4
 100150c:	00 6c a0 08 	         MOV.K.32 (.XM) X10,#4		;0x4
 1001510:	01 7a 80 db 	||       CALL.32 (.XD) @(1005080 <get_seed_32>(vliw-4))  ;0x1db8

01001514 <.BB6_main>:
 1001514:	51 7b c0 ff 	         ST.W.32 (.XD) *+G7[#7],G4
 1001518:	00 6c a0 0a 	         MOV.K.32 (.XM) X10,#5		;0x5
 100151c:	01 7a 20 db 	||       CALL.32 (.XD) @(1005080 <get_seed_32>(vliw-4))  ;0x1db2

01001520 <.BB7_main>:
 1001520:	00 6c 10 0e 	         MOV.K.32 (.XM) X1,#7		;0x7
 1001524:	88 70 00 38 	||       CMPE.32 (.XD) X0,G4,#0
 1001528:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100152c:	50 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[#0]
 1001530:	fa 6b b4 42 	   [X0]  MOV.R.32 (.XM) X11,X1
 1001534:	fa 6b bc 78 	   [!X0] MOV.R.32 (.XM) X11,G4
 1001538:	52 7b b0 3e 	||       ST.W.32 (.XD) *+G7[#8],X11
 100153c:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1001540:	00 78 6c 03 	   [!X0] B.32 (.XD) @(10015ac <.BB9_main+0x5c>(vliw-0))  ;0x36

01001544 <.BB8_main>:
 1001544:	50 7d 00 be 	         LD.H.S.32 (.XD) X0,*+G7[#2]
 1001548:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 100154c:	00 78 0c 03 	   [!X0] B.32 (.XD) @(10015ac <.BB9_main+0x5c>(vliw-0))  ;0x30

01001550 <.BB9_main>:
 1001550:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 1001554:	00 6c 20 00 	         MOV.K.32 (.XM) X2,#0		;0x0
 1001558:	e8 61 20 44 	         EXT.U.32 (.XA) X2,X2,X1
 100155c:	08 62 20 04 	         ASL.32 (.XA) X2,X2,#0
 1001560:	00 6c 00 20 	||       MOV.K.32 (.XM) X0,#16		;0x10
 1001564:	e8 61 00 08 	         EXT.U.32 (.XA) X0,X4,X0
 1001568:	08 62 00 00 	         ASL.32 (.XA) X0,X0,#0
 100156c:	00 6c 30 20 	||       MOV.K.32 (.XM) X3,#16		;0x10
 1001570:	a0 63 00 08 	         XOR.32 (.XA) X0,X4,X0
 1001574:	80 63 00 80 	         OR.32 (.XA) X0,X0,X2
 1001578:	00 6c 20 00 	||       MOV.K.32 (.XM) X2,#0		;0x0
 100157c:	e8 61 20 c4 	         EXT.U.32 (.XA) X2,X2,X3
 1001580:	20 6c 10 20 	||       MOV.K.32 (.XM) X1,#4112		;0x1010
 1001584:	0c 62 20 04 	         ASL.32 (.XA) X2,X2,#16
 1001588:	e8 61 10 40 	         EXT.U.32 (.XA) X1,X0,X1
 100158c:	0c 62 10 02 	         ASL.32 (.XA) X1,X1,#16
 1001590:	a0 63 10 40 	         XOR.32 (.XA) X1,X0,X1
 1001594:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 1001598:	80 63 10 82 	         OR.32 (.XA) X1,X1,X2
 100159c:	00 6c 00 cc 	||       MOV.K.32 (.XM) X0,#102		;0x66
 10015a0:	50 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#0],X1
 10015a4:	d0 7f 00 be 	         ST.H.32 (.XD) *+G7[#2],X0
 10015a8:	00 78 a0 03 	         B.32 (.XD) @(100161c <.BB12_main+0x5c>(vliw-0))  ;0x3a
 10015ac:	88 70 00 48 	         CMPE.32 (.XD) X0,X4,#1
 10015b0:	00 78 6c 03 	   [!X0] B.32 (.XD) @(100161c <.BB12_main+0x5c>(vliw-0))  ;0x36

010015b4 <.BB11_main>:
 10015b4:	50 7d 00 be 	         LD.H.S.32 (.XD) X0,*+G7[#2]
 10015b8:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10015bc:	00 78 0c 03 	   [!X0] B.32 (.XD) @(100161c <.BB12_main+0x5c>(vliw-0))  ;0x30

010015c0 <.BB12_main>:
 10015c0:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 10015c4:	68 6c 20 2a 	         MOV.K.32 (.XM) X2,#13333		;0x3415
 10015c8:	e8 61 20 44 	         EXT.U.32 (.XA) X2,X2,X1
 10015cc:	08 62 20 04 	         ASL.32 (.XA) X2,X2,#0
 10015d0:	00 6c 00 20 	||       MOV.K.32 (.XM) X0,#16		;0x10
 10015d4:	e8 61 00 08 	         EXT.U.32 (.XA) X0,X4,X0
 10015d8:	08 62 00 00 	         ASL.32 (.XA) X0,X0,#0
 10015dc:	00 6c 30 20 	||       MOV.K.32 (.XM) X3,#16		;0x10
 10015e0:	a0 63 00 08 	         XOR.32 (.XA) X0,X4,X0
 10015e4:	80 63 00 80 	         OR.32 (.XA) X0,X0,X2
 10015e8:	68 6c 20 2a 	||       MOV.K.32 (.XM) X2,#13333		;0x3415
 10015ec:	e8 61 20 c4 	         EXT.U.32 (.XA) X2,X2,X3
 10015f0:	20 6c 10 20 	||       MOV.K.32 (.XM) X1,#4112		;0x1010
 10015f4:	0c 62 20 04 	         ASL.32 (.XA) X2,X2,#16
 10015f8:	e8 61 10 40 	         EXT.U.32 (.XA) X1,X0,X1
 10015fc:	0c 62 10 02 	         ASL.32 (.XA) X1,X1,#16
 1001600:	a0 63 10 40 	         XOR.32 (.XA) X1,X0,X1
 1001604:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 1001608:	80 63 10 82 	         OR.32 (.XA) X1,X1,X2
 100160c:	00 6c 00 cc 	||       MOV.K.32 (.XM) X0,#102		;0x66
 1001610:	50 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#0],X1
 1001614:	d0 7f 00 be 	         ST.H.32 (.XD) *+G7[#2],X0
 1001618:	00 78 20 00 	         B.32 (.XD) @(100161c <.BB12_main+0x5c>(vliw-0))  ;0x2
 100161c:	1a 60 90 26 	         ADD.32 (.XA) X9,X19,#8
 1001620:	00 6c 10 88 	||       MOV.K.32 (.XM) X1,#68		;0x44
 1001624:	52 7b b0 3e 	||       ST.W.32 (.XD) *+G7[#8],X11
 1001628:	00 60 10 7e 	         ADD.32 (.XA) X1,G7,X1
 100162c:	0f 6c 00 a0 	||       MOV.K.32 (.XM) X0,#2000		;0x7d0
 1001630:	00 7b 10 12 	||       ST.W.32 (.XD) *X9,X1
 1001634:	51 7b 00 a6 	         ST.W.32 (.XD) *+X19[#6],X0
 1001638:	50 7e 20 3e 	         LD.W.32 (.XD) X2,*+G7[#0]
 100163c:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 1001640:	e8 61 10 44 	         EXT.U.32 (.XA) X1,X2,X1
 1001644:	08 62 10 02 	         ASL.32 (.XA) X1,X1,#0
 1001648:	00 6c 00 20 	||       MOV.K.32 (.XM) X0,#16		;0x10
 100164c:	a0 63 10 44 	         XOR.32 (.XA) X1,X2,X1
 1001650:	e0 61 20 04 	         EXT.S.32 (.XA) X2,X2,X0
 1001654:	00 6c 00 20 	||       MOV.K.32 (.XM) X0,#16		;0x10
 1001658:	e8 61 20 04 	         EXT.U.32 (.XA) X2,X2,X0
 100165c:	08 62 20 04 	         ASL.32 (.XA) X2,X2,#0
 1001660:	20 6c 00 20 	||       MOV.K.32 (.XM) X0,#4112		;0x1010
 1001664:	80 63 10 82 	         OR.32 (.XA) X1,X1,X2
 1001668:	50 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#0],X1
 100166c:	e0 61 00 02 	         EXT.S.32 (.XA) X0,X1,X0
 1001670:	d0 7f 00 66 	||       ST.H.32 (.XD) *+X19[#1],X0
 1001674:	50 7d 10 be 	         LD.H.S.32 (.XD) X1,*+G7[#2]
 1001678:	00 6c 50 80 	         MOV.K.32 (.XM) X5,#64		;0x40
 100167c:	01 60 50 66 	         ADD.32 (.XA) X5,X19,X5
 1001680:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 1001684:	d0 7f 10 a6 	||       ST.H.32 (.XD) *+X19[#2],X1
 1001688:	80 7f 00 0a 	         ST.H.32 (.XD) *X5,X0
 100168c:	52 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#8]
 1001690:	00 6c 40 40 	         MOV.K.32 (.XM) X4,#32		;0x20
 1001694:	01 60 40 26 	         ADD.32 (.XA) X4,X19,X4
 1001698:	00 6c 60 00 	||       MOV.K.32 (.XM) X6,#0		;0x0
 100169c:	00 7b 00 08 	||       ST.W.32 (.XD) *X4,X0
 10016a0:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 10016a4:	52 7e 70 3e 	||       LD.W.32 (.XD) X7,*+G7[#8]

010016a8 <.BB92_main>:
 10016a8:	18 60 20 50 	         ADD.32 (.XA) X2,X8,#1
 10016ac:	00 6c 10 02 	||       MOV.K.32 (.XM) X1,#1		;0x1
 10016b0:	18 60 30 44 	         ADD.32 (.XA) X3,X2,#1
 10016b4:	00 62 10 c2 	         ASL.32 (.XA) X1,X1,X3
 10016b8:	00 6c 80 03 	||       MOV.K.32 (.XM) G0,#1		;0x1
 10016bc:	00 62 80 b1 	         ASL.32 (.XA) G0,G0,X2
 10016c0:	00 6c 90 03 	||       MOV.K.32 (.XM) G1,#1		;0x1
 10016c4:	02 62 90 33 	         ASL.32 (.XA) G1,G1,X8
 10016c8:	66 63 90 4f 	         AND.32 (.XA) G1,X7,G1
 10016cc:	18 60 20 4c 	         ADD.32 (.XA) X2,X6,#1
 10016d0:	88 70 90 33 	||       CMPE.32 (.XD) G1,G1,#0
 10016d4:	18 60 90 73 	         ADD.32 (.XA) G1,G1,#1
 10016d8:	66 63 80 0f 	         AND.32 (.XA) G0,X7,G0
 10016dc:	fa 6b 02 44 	|| [G1]  MOV.R.32 (.XM) X0,X2
 10016e0:	88 70 80 31 	||       CMPE.32 (.XD) G0,G0,#0
 10016e4:	fa 6b 0a 4c 	   [!G1] MOV.R.32 (.XM) X0,X6
 10016e8:	18 60 80 71 	         ADD.32 (.XA) G0,G0,#1
 10016ec:	fb 6b 20 80 	||       ZXT2.32 (.XM) X2,X0
 10016f0:	18 60 30 44 	         ADD.32 (.XA) X3,X2,#1
 10016f4:	60 63 10 4e 	         AND.32 (.XA) X1,X7,X1
 10016f8:	fa 6b 01 46 	|| [G0]  MOV.R.32 (.XM) X0,X3
 10016fc:	88 70 10 02 	||       CMPE.32 (.XD) X1,X1,#0
 1001700:	fa 6b 09 44 	   [!G0] MOV.R.32 (.XM) X0,X2
 1001704:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1001708:	fb 6b 20 80 	||       ZXT2.32 (.XM) X2,X0
 100170c:	18 60 30 44 	         ADD.32 (.XA) X3,X2,#1
 1001710:	fa 6b 05 46 	|| [X1]  MOV.R.32 (.XM) X0,X3
 1001714:	fa 6b 0d 44 	   [!X1] MOV.R.32 (.XM) X0,X2
 1001718:	fb 6b 60 80 	         ZXT2.32 (.XM) X6,X0

0100171c <.BB15_main>:
 100171c:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0

01001720 <.BB95_main>:
 1001720:	00 6c 00 88 	         MOV.K.32 (.XM) X0,#68		;0x44
 1001724:	28 68 00 0e 	         MUL.S.L.32 (.XM) X0,X7,X0
 1001728:	00 60 00 26 	         ADD.32 (.XA) X0,X19,X0
 100172c:	1e 60 00 00 	         ADD.32 (.XA) X0,X0,#24
 1001730:	00 7e 10 00 	||       LD.W.32 (.XD) X1,*X0
 1001734:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1001738:	69 6a 10 82 	||       DIV.U.32 (.XM) X1,X1,X6
 100173c:	fb 6b 70 8e 	         ZXT2.32 (.XM) X7,X7
 1001740:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1001744:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 1001748:	00 78 ec 02 	   [!X0] B.32 (.XD) @(10017a4 <.BB17_main>(vliw-0))  ;0x2e

0100174c <.BB98_main>:
 100174c:	00 6c 00 88 	         MOV.K.32 (.XM) X0,#68		;0x44
 1001750:	28 68 00 0e 	         MUL.S.L.32 (.XM) X0,X7,X0
 1001754:	00 60 00 26 	         ADD.32 (.XA) X0,X19,X0
 1001758:	1e 60 00 00 	         ADD.32 (.XA) X0,X0,#24
 100175c:	00 7e 10 00 	||       LD.W.32 (.XD) X1,*X0
 1001760:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1001764:	69 6a 10 82 	||       DIV.U.32 (.XM) X1,X1,X6
 1001768:	fb 6b 70 8e 	         ZXT2.32 (.XM) X7,X7
 100176c:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1001770:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 1001774:	00 78 8c 01 	   [!X0] B.32 (.XD) @(10017a4 <.BB17_main>(vliw-0))  ;0x18
 1001778:	00 6c 00 88 	         MOV.K.32 (.XM) X0,#68		;0x44
 100177c:	28 68 00 0e 	         MUL.S.L.32 (.XM) X0,X7,X0
 1001780:	00 60 00 26 	         ADD.32 (.XA) X0,X19,X0
 1001784:	1e 60 00 00 	         ADD.32 (.XA) X0,X0,#24
 1001788:	00 7e 10 00 	||       LD.W.32 (.XD) X1,*X0
 100178c:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1001790:	69 6a 10 82 	||       DIV.U.32 (.XM) X1,X1,X6
 1001794:	fb 6b 70 8e 	         ZXT2.32 (.XM) X7,X7
 1001798:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 100179c:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 10017a0:	ff 78 04 fc 	   [X0]  B.32 (.XD) @(1001720 <.BB95_main>(vliw-0))  ;0xfffc0

010017a4 <.BB17_main>:
 10017a4:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 10017a8:	1b 60 70 26 	         ADD.32 (.XA) X7,X19,#12
 10017ac:	00 6c 60 00 	||       MOV.K.32 (.XM) X6,#0		;0x0

010017b0 <.BB99_main>:
 10017b0:	52 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[#8]
 10017b4:	00 6c 10 02 	         MOV.K.32 (.XM) X1,#1		;0x1
 10017b8:	01 62 10 82 	         ASL.32 (.XA) X1,X1,X6
 10017bc:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 10017c0:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10017c4:	00 78 04 01 	   [X0]  B.32 (.XD) @(10017e4 <.BB19_main+0x1c>(vliw-0))  ;0x10

010017c8 <.BB19_main>:
 10017c8:	51 7e 10 be 	         LD.W.32 (.XD) X1,*+G7[#6]
 10017cc:	00 7e 00 12 	         LD.W.32 (.XD) X0,*X9
 10017d0:	2a 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X8
 10017d4:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10017d8:	00 60 00 40 	         ADD.32 (.XA) X0,X0,X1
 10017dc:	fb 6b 80 90 	||       ZXT2.32 (.XM) X8,X8
 10017e0:	00 7b 00 0e 	||       ST.W.32 (.XD) *X7,X0
 10017e4:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10017e8:	88 70 00 cc 	||       CMPE.32 (.XD) X0,X6,#3
 10017ec:	19 60 70 0e 	         ADD.32 (.XA) X7,X7,#4
 10017f0:	ff 78 0c fe 	|| [!X0] B.32 (.XD) @(10017b0 <.BB99_main>(vliw-4))  ;0xfffe0

010017f4 <.BB100_main>:
 10017f4:	10 6c 00 40 	         MOV.K.32 (.XM) X0,#2080		;0x820
 10017f8:	10 7b 50 3e 	||       ST.W.32 (.XD) *+G7[X0],X5
 10017fc:	10 6c 00 48 	         MOV.K.32 (.XM) X0,#2084		;0x824
 1001800:	10 7b 40 3e 	||       ST.W.32 (.XD) *+G7[X0],X4

01001804 <.BB21_main>:
 1001804:	00 6c 20 01 	         MOV.K.32 (.XM) X18,#0		;0x0
 1001808:	00 6c 70 88 	         MOV.K.32 (.XM) X7,#68		;0x44
 100180c:	29 68 70 e4 	         MUL.S.L.32 (.XM) X7,X18,X7
 1001810:	00 6c 50 41 	         MOV.K.32 (.XM) X21,#32		;0x20
 1001814:	04 60 40 cf 	         ADD.32 (.XA) X20,X7,X19
 1001818:	05 60 50 69 	         ADD.32 (.XA) X21,X20,X21
 100181c:	00 7e 60 2a 	||       LD.W.32 (.XD) X6,*X21
 1001820:	68 63 00 4c 	         AND.32 (.XA) X0,X6,#1
 1001824:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001828:	00 78 e4 02 	   [X0]  B.32 (.XD) @(1001884 <.BB26_main+0xc>(vliw-0))  ;0x2e

0100182c <.BB23_main>:
 100182c:	00 7d c0 28 	         LD.H.S.32 (.XD) X12,*X20
 1001830:	51 7e a0 be 	         LD.W.32 (.XD) X10,*+G7[#6]
 1001834:	04 60 60 cf 	         ADD.32 (.XA) X22,X7,X19
 1001838:	50 7e b0 ec 	||       LD.W.32 (.XD) X11,*+X22[#3]
 100183c:	ff 7a 20 96 	         CALL.32 (.XD) @(1000b00 <core_list_init>(vliw-0))  ;0xff962

01001840 <.BB24_main>:
 1001840:	52 7b c0 69 	         ST.W.32 (.XD) *+X20[#9],G4
 1001844:	00 7e 60 2a 	         LD.W.32 (.XD) X6,*X21
 1001848:	68 63 00 8c 	         AND.32 (.XA) X0,X6,#2
 100184c:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001850:	00 78 84 01 	   [X0]  B.32 (.XD) @(1001880 <.BB26_main+0x8>(vliw-0))  ;0x18
 1001854:	50 7d 00 68 	         LD.H.S.32 (.XD) X0,*+X20[#1]
 1001858:	00 7d c0 28 	         LD.H.S.32 (.XD) X12,*X20
 100185c:	00 6c d0 50 	         MOV.K.32 (.XM) X13,#40		;0x28
 1001860:	51 7e b0 2c 	||       LD.W.32 (.XD) X11,*+X22[#4]
 1001864:	03 60 d0 68 	         ADD.32 (.XA) X13,X20,X13
 1001868:	51 7e a0 be 	||       LD.W.32 (.XD) X10,*+G7[#6]
 100186c:	0c 62 00 00 	         ASL.32 (.XA) X0,X0,#16
 1001870:	80 63 c0 18 	         OR.32 (.XA) X12,X12,X0
 1001874:	00 7a 60 ca 	||       CALL.32 (.XD) @(10031c0 <core_init_matrix>(vliw-4))  ;0xca6

01001878 <.BB26_main>:
 1001878:	00 7e 60 2a 	         LD.W.32 (.XD) X6,*X21
 100187c:	00 78 e0 00 	         B.32 (.XD) @(1001898 <.BB29_main+0x8>(vliw-0))  ;0xe
 1001880:	00 78 c0 00 	         B.32 (.XD) @(1001898 <.BB29_main+0x8>(vliw-0))  ;0xc
 1001884:	68 63 00 8c 	         AND.32 (.XA) X0,X6,#2
 1001888:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 100188c:	00 78 84 01 	   [X0]  B.32 (.XD) @(10018bc <.BB32_main+0x8>(vliw-0))  ;0x18

01001890 <.BB29_main>:
 1001890:	04 60 60 cf 	         ADD.32 (.XA) X22,X7,X19
 1001894:	ff 78 00 fe 	||       B.32 (.XD) @(1001854 <.BB24_main+0x14>(vliw-4))  ;0xfffe0
 1001898:	69 63 00 0c 	         AND.32 (.XA) X0,X6,#4
 100189c:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10018a0:	00 78 c4 00 	   [X0]  B.32 (.XD) @(10018b8 <.BB32_main+0x4>(vliw-0))  ;0xc
 10018a4:	51 7e c0 6c 	         LD.W.32 (.XD) X12,*+X22[#5]
 10018a8:	00 7d b0 28 	         LD.H.S.32 (.XD) X11,*X20
 10018ac:	51 7e a0 be 	         LD.W.32 (.XD) X10,*+G7[#6]
 10018b0:	01 7a 70 89 	         CALL.32 (.XD) @(10049de <core_init_state>(vliw-0))  ;0x1897

010018b4 <.BB32_main>:
 10018b4:	00 78 e0 00 	         B.32 (.XD) @(10018d0 <.BB35_main+0x8>(vliw-0))  ;0xe
 10018b8:	00 78 c0 00 	         B.32 (.XD) @(10018d0 <.BB35_main+0x8>(vliw-0))  ;0xc
 10018bc:	69 63 00 0c 	         AND.32 (.XA) X0,X6,#4
 10018c0:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10018c4:	00 78 04 01 	   [X0]  B.32 (.XD) @(10018e4 <.BB35_main+0x1c>(vliw-0))  ;0x10

010018c8 <.BB35_main>:
 10018c8:	04 60 60 cf 	         ADD.32 (.XA) X22,X7,X19
 10018cc:	ff 78 c0 fe 	||       B.32 (.XD) @(10018a4 <.BB29_main+0x14>(vliw-4))  ;0xfffec
 10018d0:	18 60 20 65 	         ADD.32 (.XA) X18,X18,#1
 10018d4:	fb 6b 20 a5 	||       ZXT2.32 (.XM) X18,X18
 10018d8:	88 70 00 24 	||       CMPE.32 (.XD) X0,X18,#0
 10018dc:	ff 78 64 f9 	   [X0]  B.32 (.XD) @(1001808 <.BB21_main+0x4>(vliw-0))  ;0xfff96
 10018e0:	00 78 c0 00 	         B.32 (.XD) @(10018f8 <.BB39_main+0x4>(vliw-0))  ;0xc
 10018e4:	18 60 20 65 	         ADD.32 (.XA) X18,X18,#1
 10018e8:	fb 6b 20 a5 	||       ZXT2.32 (.XM) X18,X18
 10018ec:	88 70 00 24 	||       CMPE.32 (.XD) X0,X18,#0
 10018f0:	ff 78 c4 f8 	   [X0]  B.32 (.XD) @(1001808 <.BB21_main+0x4>(vliw-0))  ;0xfff8c

010018f4 <.BB39_main>:
 10018f4:	ff 78 60 ff 	         B.32 (.XD) @(10018e0 <.BB35_main+0x18>(vliw-0))  ;0xffff6
 10018f8:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 10018fc:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1001900:	00 78 ec 02 	   [!X0] B.32 (.XD) @(100195c <.BB48_main+0x18>(vliw-0))  ;0x2e

01001904 <.BB41_main>:
 1001904:	00 6c 00 02 	         MOV.K.32 (.XM) X0,#1		;0x1
 1001908:	51 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#7],X0
 100190c:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 1001910:	00 6c 10 14 	         MOV.K.32 (.XM) X1,#10		;0xa
 1001914:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1001918:	51 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#7],X0
 100191c:	01 7a 20 dd 	         CALL.32 (.XD) @(10054c0 <start_time>(vliw-0))  ;0x1dd2

01001920 <.BB43_main>:
 1001920:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 1001924:	02 60 a0 be 	         ADD.32 (.XA) X10,G7,X10
 1001928:	ff 7a c0 d1 	||       CALL.32 (.XD) @(1001360 <iterate>(vliw-4))  ;0xffd1c

0100192c <.BB44_main>:
 100192c:	01 7a a0 dd 	         CALL.32 (.XD) @(10054e0 <stop_time>(vliw-0))  ;0x1dda

01001930 <.BB45_main>:
 1001930:	01 7a 80 de 	         CALL.32 (.XD) @(1005500 <get_time>(vliw-0))  ;0x1de8

01001934 <.BB46_main>:
 1001934:	fa 6b a0 78 	         MOV.R.32 (.XM) X10,G4
 1001938:	01 7a 40 df 	||       CALL.32 (.XD) @(1005520 <time_in_secs>(vliw-4))  ;0x1df4

0100193c <.BB47_main>:
 100193c:	88 70 00 38 	         CMPE.32 (.XD) X0,G4,#0
 1001940:	ff 78 64 fe 	   [X0]  B.32 (.XD) @(100190c <.BB41_main+0x8>(vliw-0))  ;0xfffe6

01001944 <.BB48_main>:
 1001944:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 1001948:	00 6c 10 14 	         MOV.K.32 (.XM) X1,#10		;0xa
 100194c:	6f 6a 10 02 	         DIV.U.32 (.XM) X1,X1,G4
 1001950:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1001954:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1001958:	51 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#7],X0
 100195c:	01 7a 20 db 	         CALL.32 (.XD) @(10054c0 <start_time>(vliw-0))  ;0x1db2

01001960 <.BB50_main>:
 1001960:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 1001964:	02 60 a0 be 	         ADD.32 (.XA) X10,G7,X10
 1001968:	ff 7a c0 cf 	||       CALL.32 (.XD) @(1001360 <iterate>(vliw-4))  ;0xffcfc

0100196c <.BB51_main>:
 100196c:	01 7a a0 db 	         CALL.32 (.XD) @(10054e0 <stop_time>(vliw-0))  ;0x1dba

01001970 <.BB52_main>:
 1001970:	01 7a 80 dc 	         CALL.32 (.XD) @(1005500 <get_time>(vliw-0))  ;0x1dc8

01001974 <.BB53_main>:
 1001974:	50 7e a0 3e 	         LD.W.32 (.XD) X10,*+G7[#0]
 1001978:	00 6c b0 00 	         MOV.K.32 (.XM) X11,#0		;0x0
 100197c:	fa 6b 40 79 	         MOV.R.32 (.XM) X20,G4
 1001980:	00 6c 00 20 	         MOV.K.32 (.XM) X0,#16		;0x10
 1001984:	e0 61 a0 14 	         EXT.S.32 (.XA) X10,X10,X0
 1001988:	01 7a c0 d2 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x1d2c

0100198c <.BB54_main>:
 100198c:	50 7e a0 3e 	         LD.W.32 (.XD) X10,*+G7[#0]
 1001990:	fb 6b b0 b8 	         ZXT2.32 (.XM) X11,G4
 1001994:	20 6c 00 20 	         MOV.K.32 (.XM) X0,#4112		;0x1010
 1001998:	e0 61 a0 14 	         EXT.S.32 (.XA) X10,X10,X0
 100199c:	01 7a 20 d2 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x1d22

010019a0 <.BB55_main>:
 10019a0:	50 7d a0 be 	         LD.H.S.32 (.XD) X10,*+G7[#2]
 10019a4:	fb 6b b0 b8 	         ZXT2.32 (.XM) X11,G4
 10019a8:	01 7a c0 d1 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x1d1c

010019ac <.BB56_main>:
 10019ac:	53 7d a0 3e 	         LD.H.S.32 (.XD) X10,*+G7[#12]
 10019b0:	fb 6b b0 b8 	         ZXT2.32 (.XM) X11,G4
 10019b4:	01 7a 60 d1 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x1d16

010019b8 <.BB57_main>:
 10019b8:	fb 6b 60 b8 	         ZXT2.32 (.XM) X6,G4
 10019bc:	14 6d 00 04 	         MOV.K.32 (.XM) X0,#-30206		;0x8a02
 10019c0:	00 6e 00 00 	         MOV.KH.32 (.XM) X0,#0		;0x0
 10019c4:	80 70 00 0c 	||       CMPE.32 (.XD) X0,X6,X0
 10019c8:	00 78 04 03 	   [X0]  B.32 (.XD) @(1001a28 <.BB62_main+0x28>(vliw-0))  ;0x30

010019cc <.BB58_main>:
 10019cc:	f6 6c 00 0a 	         MOV.K.32 (.XM) X0,#31493		;0x7b05
 10019d0:	80 70 00 0c 	||       CMPE.32 (.XD) X0,X6,X0
 10019d4:	00 78 64 02 	   [X0]  B.32 (.XD) @(1001a20 <.BB62_main+0x20>(vliw-0))  ;0x26

010019d8 <.BB59_main>:
 10019d8:	9d 6c 00 5e 	         MOV.K.32 (.XM) X0,#20143		;0x4eaf
 10019dc:	80 70 00 0c 	||       CMPE.32 (.XD) X0,X6,X0
 10019e0:	00 78 c4 01 	   [X0]  B.32 (.XD) @(1001a18 <.BB62_main+0x18>(vliw-0))  ;0x1c

010019e4 <.BB60_main>:
 10019e4:	d3 6d 00 ea 	         MOV.K.32 (.XM) X0,#-5643		;0xe9f5
 10019e8:	00 6e 00 00 	         MOV.KH.32 (.XM) X0,#0		;0x0
 10019ec:	80 70 00 0c 	||       CMPE.32 (.XD) X0,X6,X0
 10019f0:	00 78 04 01 	   [X0]  B.32 (.XD) @(1001a10 <.BB62_main+0x10>(vliw-0))  ;0x10

010019f4 <.BB61_main>:
 10019f4:	31 6c 00 e4 	         MOV.K.32 (.XM) X0,#6386		;0x18f2
 10019f8:	80 70 00 0c 	||       CMPE.32 (.XD) X0,X6,X0
 10019fc:	00 78 64 00 	   [X0]  B.32 (.XD) @(1001a08 <.BB62_main+0x8>(vliw-0))  ;0x6

01001a00 <.BB62_main>:
 1001a00:	ff 6d 20 ff 	         MOV.K.32 (.XM) X18,#-1		;0xffff
 1001a04:	00 78 40 0b 	||       B.32 (.XD) @(1001b6c <.BB102_main+0x8>(vliw-4))  ;0xb4
 1001a08:	00 6c b0 08 	         MOV.K.32 (.XM) X11,#4		;0x4
 1001a0c:	00 78 00 01 	||       B.32 (.XD) @(1001a2c <.BB62_main+0x2c>(vliw-4))  ;0x10
 1001a10:	00 6c b0 06 	         MOV.K.32 (.XM) X11,#3		;0x3
 1001a14:	00 78 c0 00 	||       B.32 (.XD) @(1001a2c <.BB62_main+0x2c>(vliw-4))  ;0xc
 1001a18:	00 6c b0 04 	         MOV.K.32 (.XM) X11,#2		;0x2
 1001a1c:	00 78 80 00 	||       B.32 (.XD) @(1001a2c <.BB62_main+0x2c>(vliw-4))  ;0x8
 1001a20:	00 6c b0 02 	         MOV.K.32 (.XM) X11,#1		;0x1
 1001a24:	00 78 40 00 	||       B.32 (.XD) @(1001a2c <.BB62_main+0x2c>(vliw-4))  ;0x4
 1001a28:	00 6c b0 00 	         MOV.K.32 (.XM) X11,#0		;0x0
 1001a2c:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 1001a30:	08 6c 00 d8 	         MOV.K.32 (.XM) X0,#1132		;0x46c
 1001a34:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 1001a38:	10 7e 60 0c 	||       LD.W.32 (.XD) X6,*+X6[X0]
 1001a3c:	28 70 00 0c 	         CMPG.U.32 (.XD) X0,X6,#0
 1001a40:	00 78 4c 09 	   [!X0] B.32 (.XD) @(1001b68 <.BB102_main+0x4>(vliw-0))  ;0x94

01001a44 <.BB69_main>:
 1001a44:	00 6c 20 01 	         MOV.K.32 (.XM) X18,#0		;0x0
 1001a48:	00 6c 00 40 	         MOV.K.32 (.XM) X0,#32		;0x20
 1001a4c:	10 6c 40 48 	         MOV.K.32 (.XM) X4,#2084		;0x824
 1001a50:	10 6c 50 40 	         MOV.K.32 (.XM) X5,#2080		;0x820
 1001a54:	00 6c 70 74 	         MOV.K.32 (.XM) X7,#58		;0x3a
 1001a58:	00 6c 90 78 	         MOV.K.32 (.XM) X9,#60		;0x3c
 1001a5c:	01 60 70 e6 	         ADD.32 (.XA) X7,X19,X7
 1001a60:	00 6c 80 7c 	||       MOV.K.32 (.XM) X8,#62		;0x3e
 1001a64:	02 60 90 66 	         ADD.32 (.XA) X9,X19,X9
 1001a68:	02 60 80 26 	         ADD.32 (.XA) X8,X19,X8
 1001a6c:	08 6c 10 00 	||       MOV.K.32 (.XM) X1,#1024		;0x400
 1001a70:	08 62 e0 56 	         ASL.32 (.XA) X14,X11,#1
 1001a74:	04 6e 10 00 	||       MOV.KH.32 (.XM) X1,#512		;0x200
 1001a78:	11 7e 50 7e 	||       LD.W.32 (.XD) X5,*+G7[X5]
 1001a7c:	00 60 d0 5c 	         ADD.32 (.XA) X13,X14,X1
 1001a80:	11 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[X4]
 1001a84:	00 60 f0 5c 	         ADD.32 (.XA) X15,X14,X1
 1001a88:	00 6c c0 88 	||       MOV.K.32 (.XM) X12,#68		;0x44
 1001a8c:	00 60 e0 5c 	         ADD.32 (.XA) X14,X14,X1
 1001a90:	2b 68 c0 0c 	||       MUL.S.L.32 (.XM) X12,X6,X12
 1001a94:	1d 60 e0 1c 	         ADD.32 (.XA) X14,X14,#20
 1001a98:	80 7d d0 1a 	||       LD.H.U.32 (.XD) X13,*X13
 1001a9c:	1a 60 f0 9e 	         ADD.32 (.XA) X15,X15,#10
 1001aa0:	03 60 c0 26 	         ADD.32 (.XA) X12,X19,X12
 1001aa4:	80 7d f0 1e 	||       LD.H.U.32 (.XD) X15,*X15
 1001aa8:	00 60 c0 18 	         ADD.32 (.XA) X12,X12,X0
 1001aac:	80 7d e0 1c 	||       LD.H.U.32 (.XD) X14,*X14

01001ab0 <.BB101_main>:
 1001ab0:	00 7e 00 08 	         LD.W.32 (.XD) X0,*X4
 1001ab4:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1001ab8:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001abc:	00 78 04 01 	   [X0]  B.32 (.XD) @(1001adc <.BB73_main+0x10>(vliw-0))  ;0x10

01001ac0 <.BB72_main>:
 1001ac0:	80 7d 00 0e 	         LD.H.U.32 (.XD) X0,*X7
 1001ac4:	83 70 00 40 	         CMPE.32 (.XD) X0,X0,X13
 1001ac8:	00 78 a4 00 	   [X0]  B.32 (.XD) @(1001adc <.BB73_main+0x10>(vliw-0))  ;0xa

01001acc <.BB73_main>:
 1001acc:	00 6c 00 02 	         MOV.K.32 (.XM) X0,#1		;0x1
 1001ad0:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 1001ad4:	00 6c 60 02 	         MOV.K.32 (.XM) X6,#1		;0x1
 1001ad8:	00 78 80 00 	||       B.32 (.XD) @(1001ae8 <.BB73_main+0x1c>(vliw-4))  ;0x8
 1001adc:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1001ae0:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 1001ae4:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 1001ae8:	00 7e b0 08 	         LD.W.32 (.XD) X11,*X4
 1001aec:	68 63 00 96 	         AND.32 (.XA) X0,X11,#2
 1001af0:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001af4:	00 78 e4 00 	   [X0]  B.32 (.XD) @(1001b10 <.BB77_main+0xc>(vliw-0))  ;0xe

01001af8 <.BB76_main>:
 1001af8:	80 7d 00 12 	         LD.H.U.32 (.XD) X0,*X9
 1001afc:	83 70 00 c0 	         CMPE.32 (.XD) X0,X0,X15
 1001b00:	00 78 84 00 	   [X0]  B.32 (.XD) @(1001b10 <.BB77_main+0xc>(vliw-0))  ;0x8

01001b04 <.BB77_main>:
 1001b04:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1001b08:	80 7f 60 0a 	||       ST.H.32 (.XD) *X5,X6
 1001b0c:	00 7e b0 08 	         LD.W.32 (.XD) X11,*X4
 1001b10:	69 63 00 16 	         AND.32 (.XA) X0,X11,#4
 1001b14:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001b18:	00 78 c4 00 	   [X0]  B.32 (.XD) @(1001b30 <.BB80_main+0x8>(vliw-0))  ;0xc

01001b1c <.BB79_main>:
 1001b1c:	80 7d 00 10 	         LD.H.U.32 (.XD) X0,*X8
 1001b20:	83 70 00 80 	         CMPE.32 (.XD) X0,X0,X14
 1001b24:	00 78 64 00 	   [X0]  B.32 (.XD) @(1001b30 <.BB80_main+0x8>(vliw-0))  ;0x6

01001b28 <.BB80_main>:
 1001b28:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1001b2c:	80 7f 60 0a 	||       ST.H.32 (.XD) *X5,X6
 1001b30:	04 60 20 8d 	         ADD.32 (.XA) X18,X6,X18
 1001b34:	00 6c 00 88 	||       MOV.K.32 (.XM) X0,#68		;0x44
 1001b38:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 1001b3c:	00 6c 00 88 	||       MOV.K.32 (.XM) X0,#68		;0x44
 1001b40:	00 60 90 12 	         ADD.32 (.XA) X9,X9,X0
 1001b44:	00 6c 00 88 	||       MOV.K.32 (.XM) X0,#68		;0x44
 1001b48:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 1001b4c:	00 6c 00 88 	||       MOV.K.32 (.XM) X0,#68		;0x44
 1001b50:	00 60 40 08 	         ADD.32 (.XA) X4,X4,X0
 1001b54:	00 6c 10 88 	||       MOV.K.32 (.XM) X1,#68		;0x44
 1001b58:	83 70 00 08 	||       CMPE.32 (.XD) X0,X4,X12
 1001b5c:	00 60 50 4a 	         ADD.32 (.XA) X5,X5,X1
 1001b60:	ff 78 8c fa 	|| [!X0] B.32 (.XD) @(1001ab0 <.BB101_main>(vliw-4))  ;0xfffa8

01001b64 <.BB102_main>:
 1001b64:	00 78 40 00 	         B.32 (.XD) @(1001b6c <.BB102_main+0x8>(vliw-0))  ;0x4
 1001b68:	00 6c 20 01 	         MOV.K.32 (.XM) X18,#0		;0x0
 1001b6c:	01 7a 90 c9 	||       CALL.32 (.XD) @(100549e <check_data_types>(vliw-4))  ;0x1c99

01001b70 <.BB85_main>:
 1001b70:	fa 6b a0 68 	         MOV.R.32 (.XM) X10,X20
 1001b74:	fa 6b 30 79 	         MOV.R.32 (.XM) X19,G4
 1001b78:	01 7a 40 cd 	||       CALL.32 (.XD) @(1005520 <time_in_secs>(vliw-4))  ;0x1cd4

01001b7c <.BB86_main>:
 1001b7c:	fa 6b a0 68 	         MOV.R.32 (.XM) X10,X20
 1001b80:	01 7a 00 cd 	||       CALL.32 (.XD) @(1005520 <time_in_secs>(vliw-4))  ;0x1cd0

01001b84 <.BB87_main>:
 1001b84:	88 70 00 38 	         CMPE.32 (.XD) X0,G4,#0
 1001b88:	00 78 64 00 	   [X0]  B.32 (.XD) @(1001b94 <.BB108_main>(vliw-0))  ;0x6

01001b8c <.BB88_main>:
 1001b8c:	fa 6b a0 68 	         MOV.R.32 (.XM) X10,X20
 1001b90:	01 7a 80 cc 	||       CALL.32 (.XD) @(1005520 <time_in_secs>(vliw-4))  ;0x1cc8

01001b94 <.BB108_main>:
 1001b94:	fa 6b a0 68 	         MOV.R.32 (.XM) X10,X20
 1001b98:	01 7a 40 cc 	||       CALL.32 (.XD) @(1005520 <time_in_secs>(vliw-4))  ;0x1cc4

01001b9c <.BB109_main>:
 1001b9c:	10 6c a0 38 	         MOV.K.32 (.XM) X10,#2076		;0x81c
 1001ba0:	12 7e a0 be 	||       LD.W.32 (.XD) X10,*+G7[X10]
 1001ba4:	fa 6b 40 79 	         MOV.R.32 (.XM) X20,G4
 1001ba8:	01 7a c0 cd 	||       CALL.32 (.XD) @(1005560 <portable_fini>(vliw-4))  ;0x1cdc

01001bac <.BB110_main>:
 1001bac:	10 6c 60 51 	         MOV.K.32 (.XM) X22,#2088		;0x828
 1001bb0:	04 60 20 e4 	         ADD.32 (.XA) X2,X18,X19
 1001bb4:	10 6c 20 69 	||       MOV.K.32 (.XM) X18,#2100		;0x834
 1001bb8:	10 6c 50 71 	         MOV.K.32 (.XM) X21,#2104		;0x838
 1001bbc:	14 7e 20 bf 	||       LD.W.32 (.XD) X18,*+G7[X18]
 1001bc0:	10 6c 30 61 	         MOV.K.32 (.XM) X19,#2096		;0x830
 1001bc4:	2a 70 00 68 	||       CMPG.U.32 (.XD) X0,X20,#9
 1001bc8:	10 6c 40 59 	         MOV.K.32 (.XM) X20,#2092		;0x82c
 1001bcc:	14 7e 30 ff 	||       LD.W.32 (.XD) X19,*+G7[X19]
 1001bd0:	fb 6b 10 44 	         SXT2.32 (.XM) X1,X2
 1001bd4:	18 60 20 44 	         ADD.32 (.XA) X2,X2,#1
 1001bd8:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1001bdc:	fb 6b 20 44 	||       SXT2.32 (.XM) X2,X2
 1001be0:	15 7e 40 3f 	||       LD.W.32 (.XD) X20,*+G7[X20]
 1001be4:	fa 6b c4 45 	   [X0]  MOV.R.32 (.XM) G4,X2
 1001be8:	15 7e 50 7f 	||       LD.W.32 (.XD) X21,*+G7[X21]
 1001bec:	fa 6b cc 43 	   [!X0] MOV.R.32 (.XM) G4,X1
 1001bf0:	15 7e 60 bf 	||       LD.W.32 (.XD) X22,*+G7[X22]
 1001bf4:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1001bf8:	11 64 f0 21 	         ADDK.32 (.XA) G7,#2192		;0x890
 1001bfc:	ee 6e 00 ee 	||       MOV.KH.32 (.XM) X0,#30583		;0x7777
 1001c00:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 1001c04:	e0 5e       	||       RET.16 (.XD) 
	...

01001c20 <core_bench_matrix>:
 1001c20:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1001c24:	50 7b 40 3f 	||       ST.W.32 (.XD) *+G7[#0],X20
 1001c28:	50 7e d0 94 	         LD.W.32 (.XD) X13,*+X10[#2]
 1001c2c:	fa 6b 40 59 	         MOV.R.32 (.XM) X20,X12
 1001c30:	50 7e c0 54 	||       LD.W.32 (.XD) X12,*+X10[#1]
 1001c34:	fa 6b e0 56 	         MOV.R.32 (.XM) X14,X11
 1001c38:	50 7e b0 d4 	||       LD.W.32 (.XD) X11,*+X10[#3]
 1001c3c:	00 7e a0 14 	         LD.W.32 (.XD) X10,*X10
 1001c40:	00 7a f0 00 	         CALL.32 (.XD) @(1001c5e <matrix_test>(vliw-0))  ;0xf

01001c44 <.BB2_core_bench_matrix>:
 1001c44:	fa 6b b0 68 	         MOV.R.32 (.XM) X11,X20
 1001c48:	fb 6b a0 78 	         SXT2.32 (.XM) X10,G4
 1001c4c:	01 7a a0 bc 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x1bca

01001c50 <.BB3_core_bench_matrix>:
 1001c50:	50 7e 40 3f 	         LD.W.32 (.XD) X20,*+G7[#0]
 1001c54:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1001c58:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 1001c5c:	e0 5e       	||       RET.16 (.XD) 

01001c5e <matrix_test>:
 1001c5e:	28 70 00 14 	         CMPG.U.32 (.XD) X0,X10,#0
 1001c62:	fe 65 f0 81 	         ADDK.32 (.XA) G7,#-192		;0xff40
 1001c66:	51 7b 40 bf 	||       ST.W.32 (.XD) *+G7[#6],X20
 1001c6a:	52 7b 20 ff 	         ST.W.32 (.XD) *+G7[#11],X18
 1001c6e:	52 7b 30 bf 	         ST.W.32 (.XD) *+G7[#10],X19
 1001c72:	fa 6b 40 58 	         MOV.R.32 (.XM) X4,X12
 1001c76:	52 7b 60 7f 	||       ST.W.32 (.XD) *+G7[#9],X22
 1001c7a:	fa 6b 20 55 	         MOV.R.32 (.XM) X18,X10
 1001c7e:	51 7b 70 ff 	||       ST.W.32 (.XD) *+G7[#7],X23
 1001c82:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1001c86:	53 7b 50 7f 	||       ST.W.32 (.XD) *+G7[#13],X21
 1001c8a:	fa 6b 30 5d 	         MOV.R.32 (.XM) X19,X14
 1001c8e:	53 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#15],X0
 1001c92:	fa 6b 60 5b 	         MOV.R.32 (.XM) X22,X13
 1001c96:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001c9a:	fa 6b 70 57 	         MOV.R.32 (.XM) X23,X11
 1001c9e:	00 78 e4 28 	|| [X0]  B.32 (.XD) @(10021ba <.BB57_matrix_test+0xc>(vliw-4))  ;0x28e

01001ca2 <.BB2_matrix_test>:
 1001ca2:	48 70 d0 55 	         CMPL.S.32 (.XD) G5,X10,#1
 1001ca6:	51 7b 40 3e 	         ST.W.32 (.XD) *+G7[#4],X4
 1001caa:	18 60 d0 7b 	         ADD.32 (.XA) G5,G5,#1
 1001cae:	88 70 80 3b 	||       CMPE.32 (.XD) G0,G5,#0
 1001cb2:	00 78 c1 06 	   [G0]  B.32 (.XD) @(1001d8a <.BB204_matrix_test+0x14>(vliw-0))  ;0x6c

01001cb6 <.BB3_matrix_test>:
 1001cb6:	51 7e 90 3e 	         LD.W.32 (.XD) X9,*+G7[#4]
 1001cba:	00 6c b0 00 	         MOV.K.32 (.XM) X11,#0		;0x0
 1001cbe:	08 62 40 54 	         ASL.32 (.XA) X4,X10,#1
 1001cc2:	fa 6b d0 52 	||       MOV.R.32 (.XM) X13,X9
 1001cc6:	02 60 90 48 	         ADD.32 (.XA) X9,X4,X9

01001cca <.BB4_matrix_test>:
 1001cca:	fa 6b 50 5a 	||       MOV.R.32 (.XM) X5,X13

01001cce <.BB203_matrix_test>:
 1001cce:	68 63 60 e4 	         AND.32 (.XA) X6,X18,#3
 1001cd2:	88 70 00 0c 	||       CMPE.32 (.XD) X0,X6,#0
 1001cd6:	00 78 64 02 	   [X0]  B.32 (.XD) @(1001d22 <.BB206_matrix_test>(vliw-0))  ;0x26

01001cda <.BB207_matrix_test>:
 1001cda:	00 7d 00 1a 	         LD.H.S.32 (.XD) X0,*X13
 1001cde:	04 60 00 c0 	         ADD.32 (.XA) X0,X0,X19
 1001ce2:	18 61 60 4c 	         SUB.32 (.XA) X6,X6,#1
 1001ce6:	80 7f 00 1a 	||       ST.H.32 (.XD) *X13,X0
 1001cea:	88 70 00 0c 	         CMPE.32 (.XD) X0,X6,#0
 1001cee:	18 60 50 9a 	         ADD.32 (.XA) X5,X13,#2
 1001cf2:	00 78 84 01 	|| [X0]  B.32 (.XD) @(1001d22 <.BB206_matrix_test>(vliw-4))  ;0x18

01001cf6 <.BB208_matrix_test>:
 1001cf6:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1001cfa:	04 60 00 c0 	         ADD.32 (.XA) X0,X0,X19
 1001cfe:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 1001d02:	18 61 00 4c 	         SUB.32 (.XA) X0,X6,#1
 1001d06:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001d0a:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1001d0e:	00 78 a4 00 	|| [X0]  B.32 (.XD) @(1001d22 <.BB206_matrix_test>(vliw-4))  ;0xa

01001d12 <.BB209_matrix_test>:
 1001d12:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1001d16:	04 60 00 c0 	         ADD.32 (.XA) X0,X0,X19
 1001d1a:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 1001d1e:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2

01001d22 <.BB206_matrix_test>:
 1001d22:	28 62 e0 a4 	         ASR.32 (.XA) X14,X18,#2
 1001d26:	88 70 00 1c 	||       CMPE.32 (.XD) X0,X14,#0
 1001d2a:	00 78 64 02 	   [X0]  B.32 (.XD) @(1001d76 <.BB204_matrix_test>(vliw-0))  ;0x26

01001d2e <.BB205_matrix_test>:
 1001d2e:	18 60 70 8a 	         ADD.32 (.XA) X7,X5,#2
 1001d32:	00 7d 80 0e 	||       LD.H.S.32 (.XD) X8,*X7
 1001d36:	00 7d 10 0a 	         LD.H.S.32 (.XD) X1,*X5
 1001d3a:	18 60 30 8e 	         ADD.32 (.XA) X3,X7,#2
 1001d3e:	00 7d 60 06 	||       LD.H.S.32 (.XD) X6,*X3
 1001d42:	18 60 00 86 	         ADD.32 (.XA) X0,X3,#2
 1001d46:	00 7d 20 00 	||       LD.H.S.32 (.XD) X2,*X0
 1001d4a:	04 60 80 d0 	         ADD.32 (.XA) X8,X8,X19
 1001d4e:	80 7f 80 0e 	||       ST.H.32 (.XD) *X7,X8
 1001d52:	04 60 10 c2 	         ADD.32 (.XA) X1,X1,X19
 1001d56:	80 7f 10 0a 	||       ST.H.32 (.XD) *X5,X1
 1001d5a:	04 60 60 cc 	         ADD.32 (.XA) X6,X6,X19
 1001d5e:	80 7f 60 06 	||       ST.H.32 (.XD) *X3,X6
 1001d62:	04 60 20 c4 	         ADD.32 (.XA) X2,X2,X19
 1001d66:	18 60 50 80 	         ADD.32 (.XA) X5,X0,#2
 1001d6a:	80 7f 20 00 	||       ST.H.32 (.XD) *X0,X2
 1001d6e:	82 70 00 4a 	         CMPE.32 (.XD) X0,X5,X9
 1001d72:	ff 78 ec fd 	   [!X0] B.32 (.XD) @(1001d2e <.BB205_matrix_test>(vliw-0))  ;0xfffde

01001d76 <.BB204_matrix_test>:
 1001d76:	18 60 b0 56 	         ADD.32 (.XA) X11,X11,#1
 1001d7a:	01 60 90 12 	         ADD.32 (.XA) X9,X9,X4
 1001d7e:	84 70 00 96 	||       CMPE.32 (.XD) X0,X11,X18
 1001d82:	01 60 d0 1a 	         ADD.32 (.XA) X13,X13,X4
 1001d86:	ff 78 2c fa 	|| [!X0] B.32 (.XD) @(1001cca <.BB4_matrix_test>(vliw-4))  ;0xfffa2
 1001d8a:	88 70 00 3a 	         CMPE.32 (.XD) X0,G5,#0
 1001d8e:	00 78 24 08 	   [X0]  B.32 (.XD) @(1001e92 <.BB15_matrix_test+0x18>(vliw-0))  ;0x82

01001d92 <.BB10_matrix_test>:
 1001d92:	51 7e 70 3e 	         LD.W.32 (.XD) X7,*+G7[#4]
 1001d96:	08 62 50 a5 	         ASL.32 (.XA) X21,X18,#2
 1001d9a:	00 6c b0 00 	||       MOV.K.32 (.XM) X11,#0		;0x0
 1001d9e:	fa 6b 90 6e 	         MOV.R.32 (.XM) X9,X23
 1001da2:	08 62 40 64 	         ASL.32 (.XA) X4,X18,#1
 1001da6:	fa 6b 80 4e 	||       MOV.R.32 (.XM) X8,X7
 1001daa:	01 60 70 c8 	         ADD.32 (.XA) X7,X4,X7

01001dae <.BB11_matrix_test>:
 1001dae:	fa 6b 60 50 	||       MOV.R.32 (.XM) X6,X8
 1001db2:	fa 6b 50 52 	         MOV.R.32 (.XM) X5,X9

01001db6 <.BB13_matrix_test>:
 1001db6:	68 63 d0 e4 	         AND.32 (.XA) X13,X18,#3
 1001dba:	88 70 00 1a 	||       CMPE.32 (.XD) X0,X13,#0
 1001dbe:	00 78 c4 02 	   [X0]  B.32 (.XD) @(1001e16 <.BB216_matrix_test>(vliw-0))  ;0x2c

01001dc2 <.BB217_matrix_test>:
 1001dc2:	00 7d 00 10 	         LD.H.S.32 (.XD) X0,*X8
 1001dc6:	2c 68 00 c0 	         MUL.S.L.32 (.XM) X0,X0,X19
 1001dca:	18 61 d0 5a 	         SUB.32 (.XA) X13,X13,#1
 1001dce:	00 7b 00 12 	||       ST.W.32 (.XD) *X9,X0
 1001dd2:	18 60 60 90 	         ADD.32 (.XA) X6,X8,#2
 1001dd6:	88 70 00 1a 	||       CMPE.32 (.XD) X0,X13,#0
 1001dda:	19 60 50 12 	         ADD.32 (.XA) X5,X9,#4
 1001dde:	00 78 c4 01 	|| [X0]  B.32 (.XD) @(1001e16 <.BB216_matrix_test>(vliw-4))  ;0x1c

01001de2 <.BB218_matrix_test>:
 1001de2:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1001de6:	2c 68 00 c0 	         MUL.S.L.32 (.XM) X0,X0,X19
 1001dea:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 1001dee:	18 61 00 5a 	         SUB.32 (.XA) X0,X13,#1
 1001df2:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1001df6:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001dfa:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1001dfe:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(1001e16 <.BB216_matrix_test>(vliw-4))  ;0xc

01001e02 <.BB219_matrix_test>:
 1001e02:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1001e06:	2c 68 00 c0 	         MUL.S.L.32 (.XM) X0,X0,X19
 1001e0a:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1001e0e:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 1001e12:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4

01001e16 <.BB216_matrix_test>:
 1001e16:	28 62 d0 a4 	         ASR.32 (.XA) X13,X18,#2
 1001e1a:	88 70 00 1a 	||       CMPE.32 (.XD) X0,X13,#0
 1001e1e:	00 78 e4 02 	   [X0]  B.32 (.XD) @(1001e7a <.BB15_matrix_test>(vliw-0))  ;0x2e

01001e22 <.BB215_matrix_test>:
 1001e22:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1001e26:	2c 68 00 c0 	         MUL.S.L.32 (.XM) X0,X0,X19
 1001e2a:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1001e2e:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 1001e32:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1001e36:	2c 68 00 c0 	         MUL.S.L.32 (.XM) X0,X0,X19
 1001e3a:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1001e3e:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1001e42:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 1001e46:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1001e4a:	2c 68 00 c0 	         MUL.S.L.32 (.XM) X0,X0,X19
 1001e4e:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1001e52:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1001e56:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 1001e5a:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1001e5e:	2c 68 00 c0 	         MUL.S.L.32 (.XM) X0,X0,X19
 1001e62:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1001e66:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1001e6a:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 1001e6e:	81 70 00 cc 	         CMPE.32 (.XD) X0,X6,X7
 1001e72:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1001e76:	ff 78 6c fd 	|| [!X0] B.32 (.XD) @(1001e22 <.BB215_matrix_test>(vliw-4))  ;0xfffd6

01001e7a <.BB15_matrix_test>:
 1001e7a:	01 60 70 0e 	         ADD.32 (.XA) X7,X7,X4
 1001e7e:	18 60 b0 56 	         ADD.32 (.XA) X11,X11,#1
 1001e82:	01 60 80 10 	         ADD.32 (.XA) X8,X8,X4
 1001e86:	84 70 00 96 	||       CMPE.32 (.XD) X0,X11,X18
 1001e8a:	05 60 90 52 	         ADD.32 (.XA) X9,X9,X21
 1001e8e:	ff 78 0c f9 	|| [!X0] B.32 (.XD) @(1001dae <.BB11_matrix_test>(vliw-4))  ;0xfff90
 1001e92:	88 70 00 3a 	         CMPE.32 (.XD) X0,G5,#0
 1001e96:	00 78 e4 18 	   [X0]  B.32 (.XD) @(10021b2 <.BB57_matrix_test+0x4>(vliw-0))  ;0x18e

01001e9a <.BB17_matrix_test>:
 1001e9a:	1a 60 b0 2e 	         ADD.32 (.XA) X11,X23,#8
 1001e9e:	19 60 c0 2e 	         ADD.32 (.XA) X12,X23,#4
 1001ea2:	08 62 50 a5 	         ASL.32 (.XA) X21,X18,#2
 1001ea6:	05 60 40 eb 	         ADD.32 (.XA) X20,X21,X23
 1001eaa:	e0 6d 40 00 	||       MOV.K.32 (.XM) X4,#-4096		;0xf000
 1001eae:	08 70 10 24 	||       CMPG.S.32 (.XD) X1,X18,#0
 1001eb2:	ff 6f 40 fe 	         MOV.KH.32 (.XM) X4,#-1		;0xffff
 1001eb6:	68 63 10 42 	         AND.32 (.XA) X1,X1,#1
 1001eba:	81 63 40 26 	         OR.32 (.XA) X4,X19,X4
 1001ebe:	54 7b 10 be 	||       ST.W.32 (.XD) *+G7[#18],X1
 1001ec2:	19 60 20 e4 	         ADD.32 (.XA) X2,X18,#7
 1001ec6:	48 70 10 24 	||       CMPL.S.32 (.XD) X1,X18,#0
 1001eca:	68 63 10 42 	         AND.32 (.XA) X1,X1,#1
 1001ece:	00 6c 50 00 	||       MOV.K.32 (.XM) X5,#0		;0x0
 1001ed2:	28 62 05 c4 	   [X1]  ASR.32 (.XA) X0,X2,#3
 1001ed6:	00 6c c0 01 	||       MOV.K.32 (.XM) G4,#0		;0x0
 1001eda:	28 62 0d e4 	   [!X1] ASR.32 (.XA) X0,X18,#3
 1001ede:	08 62 d0 c1 	         ASL.32 (.XA) G5,X0,#3
 1001ee2:	08 70 00 00 	||       CMPG.S.32 (.XD) X0,X0,#0
 1001ee6:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 1001eea:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1001eee:	00 6c d0 00 	||       MOV.K.32 (.XM) X13,#0		;0x0
 1001ef2:	19 60 10 fa 	         ADD.32 (.XA) X1,G5,#7
 1001ef6:	fb 6b 40 48 	||       SXT2.32 (.XM) X4,X4
 1001efa:	08 62 d0 bb 	         ASL.32 (.XA) G5,G5,#2
 1001efe:	54 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#16],X1
 1001f02:	fa 6b 10 6e 	         MOV.R.32 (.XM) X1,X23
 1001f06:	07 60 d0 6f 	         ADD.32 (.XA) G5,X23,G5
 1001f0a:	55 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#20],X1
 1001f0e:	54 7b 00 7e 	         ST.W.32 (.XD) *+G7[#17],X0
 1001f12:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1001f16:	19 60 d0 3b 	         ADD.32 (.XA) G5,G5,#4
 1001f1a:	54 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#19],X0

01001f1e <.BB18_matrix_test>:
 1001f1e:	54 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#17]
 1001f22:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1001f26:	00 6c 90 01 	         MOV.K.32 (.XM) G1,#0		;0x0
 1001f2a:	00 78 e4 0f 	|| [X0]  B.32 (.XD) @(1002126 <.BB224_matrix_test+0x18>(vliw-4))  ;0xfe

01001f2e <.BB20_matrix_test>:
 1001f2e:	55 7e 60 3e 	         LD.W.32 (.XD) X6,*+G7[#20]
 1001f32:	1f 60 70 0c 	         ADD.32 (.XA) X7,X6,#28
 1001f36:	1e 60 80 0c 	         ADD.32 (.XA) X8,X6,#24
 1001f3a:	54 7e 10 3e 	||       LD.W.32 (.XD) X1,*+G7[#16]
 1001f3e:	1d 60 90 0c 	         ADD.32 (.XA) X9,X6,#20
 1001f42:	1c 60 e0 0c 	         ADD.32 (.XA) X14,X6,#16
 1001f46:	57 7e 80 3f 	||       LD.W.32 (.XD) G0,*+G7[#28]
 1001f4a:	1b 60 10 0d 	         ADD.32 (.XA) X17,X6,#12
 1001f4e:	19 60 20 c2 	         ADD.32 (.XA) X2,X1,#7
 1001f52:	48 70 00 02 	||       CMPL.S.32 (.XD) X0,X1,#0
 1001f56:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1001f5a:	fa 6b f0 56 	||       MOV.R.32 (.XM) X15,X11
 1001f5e:	28 62 84 c5 	   [X0]  ASR.32 (.XA) G0,X2,#3
 1001f62:	fa 6b 00 59 	||       MOV.R.32 (.XM) X16,X12
 1001f66:	28 62 8c c3 	   [!X0] ASR.32 (.XA) G0,X1,#3

01001f6a <.BB21_matrix_test>:
 1001f6a:	57 7b 80 3f 	||       ST.W.32 (.XD) *+G7[#28],G0
 1001f6e:	fa 6b a0 71 	         MOV.R.32 (.XM) G2,G0

01001f72 <.BB223_matrix_test>:
 1001f72:	55 7b a0 ff 	||       ST.W.32 (.XD) *+G7[#23],G2
 1001f76:	00 7e a0 0d 	         LD.W.32 (.XD) G2,*X6
 1001f7a:	01 60 50 74 	         ADD.32 (.XA) X5,G2,X5
 1001f7e:	41 70 00 48 	||       CMPL.S.32 (.XD) X0,X4,X5
 1001f82:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1001f92 <.BB23_matrix_test+0xc>(vliw-0))  ;0x8

01001f86 <.BB23_matrix_test>:
 1001f86:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1001f8a:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1001f8e:	00 78 80 00 	||       B.32 (.XD) @(1001f9e <.BB23_matrix_test+0x18>(vliw-4))  ;0x8
 1001f92:	07 70 00 34 	         CMPG.S.32 (.XD) X0,G2,G4
 1001f96:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1001f9a:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1001f9e:	00 7e 80 21 	||       LD.W.32 (.XD) G0,*X16
 1001fa2:	01 60 50 70 	         ADD.32 (.XA) X5,G0,X5
 1001fa6:	41 70 00 48 	||       CMPL.S.32 (.XD) X0,X4,X5
 1001faa:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1001fba <.BB26_matrix_test+0xc>(vliw-0))  ;0x8

01001fae <.BB26_matrix_test>:
 1001fae:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1001fb2:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1001fb6:	00 78 80 00 	||       B.32 (.XD) @(1001fc6 <.BB26_matrix_test+0x18>(vliw-4))  ;0x8
 1001fba:	06 70 00 b0 	         CMPG.S.32 (.XD) X0,G0,G2
 1001fbe:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1001fc2:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1001fc6:	00 7e a0 1f 	||       LD.W.32 (.XD) G2,*X15
 1001fca:	01 60 50 74 	         ADD.32 (.XA) X5,G2,X5
 1001fce:	41 70 00 48 	||       CMPL.S.32 (.XD) X0,X4,X5
 1001fd2:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1001fe2 <.BB29_matrix_test+0xc>(vliw-0))  ;0x8

01001fd6 <.BB29_matrix_test>:
 1001fd6:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1001fda:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1001fde:	00 78 80 00 	||       B.32 (.XD) @(1001fee <.BB29_matrix_test+0x18>(vliw-4))  ;0x8
 1001fe2:	06 70 00 34 	         CMPG.S.32 (.XD) X0,G2,G0
 1001fe6:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1001fea:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1001fee:	00 7e 80 23 	||       LD.W.32 (.XD) G0,*X17
 1001ff2:	01 60 50 70 	         ADD.32 (.XA) X5,G0,X5
 1001ff6:	41 70 00 48 	||       CMPL.S.32 (.XD) X0,X4,X5
 1001ffa:	00 78 8c 00 	   [!X0] B.32 (.XD) @(100200a <.BB32_matrix_test+0xc>(vliw-0))  ;0x8

01001ffe <.BB32_matrix_test>:
 1001ffe:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1002002:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002006:	00 78 80 00 	||       B.32 (.XD) @(1002016 <.BB32_matrix_test+0x18>(vliw-4))  ;0x8
 100200a:	06 70 00 b0 	         CMPG.S.32 (.XD) X0,G0,G2
 100200e:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002012:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002016:	00 7e a0 1d 	||       LD.W.32 (.XD) G2,*X14
 100201a:	01 60 50 74 	         ADD.32 (.XA) X5,G2,X5
 100201e:	41 70 00 48 	||       CMPL.S.32 (.XD) X0,X4,X5
 1002022:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1002032 <.BB35_matrix_test+0xc>(vliw-0))  ;0x8

01002026 <.BB35_matrix_test>:
 1002026:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 100202a:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 100202e:	00 78 80 00 	||       B.32 (.XD) @(100203e <.BB35_matrix_test+0x18>(vliw-4))  ;0x8
 1002032:	06 70 00 34 	         CMPG.S.32 (.XD) X0,G2,G0
 1002036:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100203a:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 100203e:	00 7e 80 13 	||       LD.W.32 (.XD) G0,*X9
 1002042:	01 60 50 70 	         ADD.32 (.XA) X5,G0,X5
 1002046:	41 70 00 48 	||       CMPL.S.32 (.XD) X0,X4,X5
 100204a:	00 78 8c 00 	   [!X0] B.32 (.XD) @(100205a <.BB38_matrix_test+0xc>(vliw-0))  ;0x8

0100204e <.BB38_matrix_test>:
 100204e:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1002052:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002056:	00 78 80 00 	||       B.32 (.XD) @(1002066 <.BB38_matrix_test+0x18>(vliw-4))  ;0x8
 100205a:	06 70 00 b0 	         CMPG.S.32 (.XD) X0,G0,G2
 100205e:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002062:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002066:	00 7e a0 11 	||       LD.W.32 (.XD) G2,*X8
 100206a:	01 60 50 74 	         ADD.32 (.XA) X5,G2,X5
 100206e:	41 70 00 48 	||       CMPL.S.32 (.XD) X0,X4,X5
 1002072:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1002082 <.BB41_matrix_test+0xc>(vliw-0))  ;0x8

01002076 <.BB41_matrix_test>:
 1002076:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 100207a:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 100207e:	00 78 80 00 	||       B.32 (.XD) @(100208e <.BB41_matrix_test+0x18>(vliw-4))  ;0x8
 1002082:	06 70 00 34 	         CMPG.S.32 (.XD) X0,G2,G0
 1002086:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100208a:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 100208e:	00 7e 80 0f 	||       LD.W.32 (.XD) G0,*X7
 1002092:	01 60 50 70 	         ADD.32 (.XA) X5,G0,X5
 1002096:	41 70 00 48 	||       CMPL.S.32 (.XD) X0,X4,X5
 100209a:	00 78 ac 00 	   [!X0] B.32 (.XD) @(10020ae <.BB44_matrix_test+0x10>(vliw-0))  ;0xa

0100209e <.BB44_matrix_test>:
 100209e:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10020a2:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 10020a6:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 10020aa:	00 78 a0 00 	||       B.32 (.XD) @(10020be <.BB44_matrix_test+0x20>(vliw-8))  ;0xa
 10020ae:	46 70 00 34 	         CMPL.S.32 (.XD) X0,G2,G0
 10020b2:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10020b6:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 10020ba:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 10020be:	1a 60 90 33 	         ADD.32 (.XA) G1,G1,#8
 10020c2:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 10020c6:	00 60 60 0c 	         ADD.32 (.XA) X6,X6,X0
 10020ca:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 10020ce:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 10020d2:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 10020d6:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 10020da:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 10020de:	00 60 90 12 	         ADD.32 (.XA) X9,X9,X0
 10020e2:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 10020e6:	00 60 e0 1c 	         ADD.32 (.XA) X14,X14,X0
 10020ea:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 10020ee:	00 60 10 23 	         ADD.32 (.XA) X17,X17,X0
 10020f2:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 10020f6:	fa 6b c0 71 	         MOV.R.32 (.XM) G4,G0
 10020fa:	00 60 00 21 	         ADD.32 (.XA) X16,X16,X0
 10020fe:	00 6c 10 40 	||       MOV.K.32 (.XM) X1,#32		;0x20
 1002102:	67 70 00 60 	||       CMPL.U.32 (.XD) X0,X16,G5
 1002106:	00 60 f0 5e 	         ADD.32 (.XA) X15,X15,X1
 100210a:	ff 78 64 f3 	|| [X0]  B.32 (.XD) @(1001f76 <.BB223_matrix_test+0x4>(vliw-4))  ;0xfff36

0100210e <.BB224_matrix_test>:
 100210e:	44 70 00 b2 	         CMPL.S.32 (.XD) X0,G1,X18
 1002112:	00 78 4c 03 	   [!X0] B.32 (.XD) @(100217a <.BB55_matrix_test+0x4>(vliw-0))  ;0x34
 1002116:	03 60 60 72 	         ADD.32 (.XA) X6,G1,X13
 100211a:	08 62 60 8c 	         ASL.32 (.XA) X6,X6,#2
 100211e:	01 60 60 ae 	         ADD.32 (.XA) X6,X23,X6
 1002122:	00 78 a0 00 	||       B.32 (.XD) @(1002136 <.BB50_matrix_test+0x4>(vliw-4))  ;0xa
 1002126:	54 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#18]
 100212a:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 100212e:	00 78 64 02 	   [X0]  B.32 (.XD) @(100217a <.BB55_matrix_test+0x4>(vliw-0))  ;0x26

01002132 <.BB50_matrix_test>:
 1002132:	ff 78 20 ff 	         B.32 (.XD) @(1002116 <.BB224_matrix_test+0x8>(vliw-0))  ;0xffff2
 1002136:	00 7e 80 0d 	         LD.W.32 (.XD) G0,*X6
 100213a:	01 60 50 70 	         ADD.32 (.XA) X5,G0,X5
 100213e:	41 70 00 48 	||       CMPL.S.32 (.XD) X0,X4,X5
 1002142:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1002156 <.BB52_matrix_test+0x10>(vliw-0))  ;0xa

01002146 <.BB52_matrix_test>:
 1002146:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 100214a:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 100214e:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 1002152:	00 78 a0 00 	||       B.32 (.XD) @(1002166 <.BB52_matrix_test+0x20>(vliw-8))  ;0xa
 1002156:	07 70 00 30 	         CMPG.S.32 (.XD) X0,G0,G4
 100215a:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100215e:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002162:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 1002166:	19 60 60 0c 	         ADD.32 (.XA) X6,X6,#4
 100216a:	85 70 00 0c 	||       CMPE.32 (.XD) X0,X6,X20
 100216e:	fa 6b c0 71 	         MOV.R.32 (.XM) G4,G0
 1002172:	ff 78 2c fe 	|| [!X0] B.32 (.XD) @(1002136 <.BB50_matrix_test+0x4>(vliw-4))  ;0xfffe2

01002176 <.BB55_matrix_test>:
 1002176:	00 78 20 00 	         B.32 (.XD) @(100217a <.BB55_matrix_test+0x4>(vliw-0))  ;0x2
 100217a:	55 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#20]
 100217e:	05 60 00 40 	         ADD.32 (.XA) X0,X0,X21
 1002182:	55 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#20],X0
 1002186:	54 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#19]
 100218a:	05 60 d0 7b 	         ADD.32 (.XA) G5,G5,X21
 100218e:	05 60 40 69 	         ADD.32 (.XA) X20,X20,X21
 1002192:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1002196:	05 60 c0 58 	         ADD.32 (.XA) X12,X12,X21
 100219a:	54 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#19],X0
 100219e:	05 60 b0 56 	         ADD.32 (.XA) X11,X11,X21
 10021a2:	84 70 00 80 	||       CMPE.32 (.XD) X0,X0,X18
 10021a6:	04 60 d0 9a 	         ADD.32 (.XA) X13,X13,X18
 10021aa:	ff 78 ac eb 	|| [!X0] B.32 (.XD) @(1001f1e <.BB18_matrix_test>(vliw-4))  ;0xffeba

010021ae <.BB57_matrix_test>:
 10021ae:	00 78 40 00 	         B.32 (.XD) @(10021b6 <.BB57_matrix_test+0x8>(vliw-0))  ;0x4
 10021b2:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 10021b6:	00 78 60 00 	||       B.32 (.XD) @(10021c2 <.BB57_matrix_test+0x14>(vliw-4))  ;0x6
 10021ba:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 10021be:	51 7b 40 3e 	||       ST.W.32 (.XD) *+G7[#4],X4
 10021c2:	00 6c b0 00 	         MOV.K.32 (.XM) X11,#0		;0x0
 10021c6:	01 7a d0 90 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x190d

010021ca <.BB62_matrix_test>:
 10021ca:	fa 6b 00 78 	         MOV.R.32 (.XM) X0,G4
 10021ce:	53 7b 00 be 	||       ST.W.32 (.XD) *+G7[#14],X0
 10021d2:	53 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#15]
 10021d6:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 10021da:	00 6c 00 01 	         MOV.K.32 (.XM) X16,#0		;0x0
 10021de:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10021e2:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10021e6:	00 78 e4 1a 	|| [X0]  B.32 (.XD) @(1002542 <.BB97_matrix_test+0x28>(vliw-4))  ;0x1ae

010021ea <.BB63_matrix_test>:
 10021ea:	48 70 d0 65 	         CMPL.S.32 (.XD) G5,X18,#1
 10021ee:	18 60 d0 7b 	         ADD.32 (.XA) G5,G5,#1
 10021f2:	88 70 00 3a 	||       CMPE.32 (.XD) X0,G5,#0
 10021f6:	00 78 e4 09 	   [X0]  B.32 (.XD) @(1002332 <.BB226_matrix_test+0x10>(vliw-0))  ;0x9e

010021fa <.BB64_matrix_test>:
 10021fa:	08 62 b0 a4 	         ASL.32 (.XA) X11,X18,#2
 10021fe:	08 62 40 64 	         ASL.32 (.XA) X4,X18,#1
 1002202:	fa 6b 90 6e 	||       MOV.R.32 (.XM) X9,X23
 1002206:	05 60 e0 88 	         ADD.32 (.XA) X14,X4,X22
 100220a:	51 7e d0 3e 	||       LD.W.32 (.XD) X13,*+G7[#4]
 100220e:	05 60 b0 d6 	         ADD.32 (.XA) X11,X11,X23

01002212 <.BB65_matrix_test>:
 1002212:	00 6c 80 00 	||       MOV.K.32 (.XM) X8,#0		;0x0
 1002216:	fa 6b 60 6c 	         MOV.R.32 (.XM) X6,X22
 100221a:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 100221e:	fa 6b 70 5a 	         MOV.R.32 (.XM) X7,X13
 1002222:	00 7b 00 12 	||       ST.W.32 (.XD) *X9,X0

01002226 <.BB225_matrix_test>:
 1002226:	68 63 f0 e4 	         AND.32 (.XA) X15,X18,#3
 100222a:	88 70 00 1e 	||       CMPE.32 (.XD) X0,X15,#0
 100222e:	00 78 84 03 	   [X0]  B.32 (.XD) @(100229e <.BB228_matrix_test>(vliw-0))  ;0x38

01002232 <.BB229_matrix_test>:
 1002232:	00 7d 10 1a 	         LD.H.S.32 (.XD) X1,*X13
 1002236:	00 7d 00 2c 	         LD.H.S.32 (.XD) X0,*X22
 100223a:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 100223e:	18 61 f0 5e 	         SUB.32 (.XA) X15,X15,#1
 1002242:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 1002246:	88 70 00 1e 	||       CMPE.32 (.XD) X0,X15,#0
 100224a:	18 60 60 ac 	         ADD.32 (.XA) X6,X22,#2
 100224e:	00 7b 80 12 	||       ST.W.32 (.XD) *X9,X8
 1002252:	18 60 70 9a 	         ADD.32 (.XA) X7,X13,#2
 1002256:	00 78 44 02 	|| [X0]  B.32 (.XD) @(100229e <.BB228_matrix_test>(vliw-4))  ;0x24

0100225a <.BB230_matrix_test>:
 100225a:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 100225e:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1002262:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1002266:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 100226a:	00 7b 80 12 	||       ST.W.32 (.XD) *X9,X8
 100226e:	18 61 00 5e 	         SUB.32 (.XA) X0,X15,#1
 1002272:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1002276:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 100227a:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 100227e:	00 78 04 01 	|| [X0]  B.32 (.XD) @(100229e <.BB228_matrix_test>(vliw-4))  ;0x10

01002282 <.BB231_matrix_test>:
 1002282:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 1002286:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 100228a:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 100228e:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1002292:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 1002296:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 100229a:	00 7b 80 12 	||       ST.W.32 (.XD) *X9,X8

0100229e <.BB228_matrix_test>:
 100229e:	28 62 f0 a4 	         ASR.32 (.XA) X15,X18,#2
 10022a2:	88 70 00 1e 	||       CMPE.32 (.XD) X0,X15,#0
 10022a6:	00 78 e4 03 	   [X0]  B.32 (.XD) @(1002322 <.BB226_matrix_test>(vliw-0))  ;0x3e

010022aa <.BB227_matrix_test>:
 10022aa:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 10022ae:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 10022b2:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10022b6:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 10022ba:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 10022be:	00 7b 80 12 	||       ST.W.32 (.XD) *X9,X8
 10022c2:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 10022c6:	00 7d 10 0e 	||       LD.H.S.32 (.XD) X1,*X7
 10022ca:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 10022ce:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10022d2:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 10022d6:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 10022da:	00 7b 80 12 	||       ST.W.32 (.XD) *X9,X8
 10022de:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 10022e2:	00 7d 10 0e 	||       LD.H.S.32 (.XD) X1,*X7
 10022e6:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 10022ea:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10022ee:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 10022f2:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 10022f6:	00 7b 80 12 	||       ST.W.32 (.XD) *X9,X8
 10022fa:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 10022fe:	00 7d 10 0e 	||       LD.H.S.32 (.XD) X1,*X7
 1002302:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1002306:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 100230a:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 100230e:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 1002312:	83 70 00 8c 	||       CMPE.32 (.XD) X0,X6,X14
 1002316:	00 7b 80 12 	         ST.W.32 (.XD) *X9,X8
 100231a:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 100231e:	ff 78 6c fc 	|| [!X0] B.32 (.XD) @(10022aa <.BB227_matrix_test>(vliw-4))  ;0xfffc6

01002322 <.BB226_matrix_test>:
 1002322:	19 60 90 12 	         ADD.32 (.XA) X9,X9,#4
 1002326:	82 70 00 d2 	||       CMPE.32 (.XD) X0,X9,X11
 100232a:	01 60 d0 1a 	         ADD.32 (.XA) X13,X13,X4
 100232e:	ff 78 2c f7 	|| [!X0] B.32 (.XD) @(1002212 <.BB65_matrix_test>(vliw-4))  ;0xfff72
 1002332:	88 70 00 3a 	         CMPE.32 (.XD) X0,G5,#0
 1002336:	00 78 64 10 	   [X0]  B.32 (.XD) @(1002542 <.BB97_matrix_test+0x28>(vliw-0))  ;0x106

0100233a <.BB71_matrix_test>:
 100233a:	1a 60 b0 2e 	         ADD.32 (.XA) X11,X23,#8
 100233e:	19 60 a0 2f 	         ADD.32 (.XA) G2,X23,#4
 1002342:	08 62 50 a5 	         ASL.32 (.XA) X21,X18,#2
 1002346:	08 70 00 24 	||       CMPG.S.32 (.XD) X0,X18,#0
 100234a:	50 7e d0 ff 	         LD.W.32 (.XD) G5,*+G7[#3]
 100234e:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002352:	05 60 90 eb 	         ADD.32 (.XA) G1,X21,X23
 1002356:	54 7b 00 be 	||       ST.W.32 (.XD) *+G7[#18],X0
 100235a:	18 60 10 e4 	         ADD.32 (.XA) X1,X18,#3
 100235e:	48 70 00 24 	||       CMPL.S.32 (.XD) X0,X18,#0
 1002362:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002366:	e0 6d 40 00 	||       MOV.K.32 (.XM) X4,#-4096		;0xf000
 100236a:	28 62 d4 83 	   [X0]  ASR.32 (.XA) G5,X1,#2
 100236e:	ff 6f 40 fe 	||       MOV.KH.32 (.XM) X4,#-1		;0xffff
 1002372:	28 62 dc a5 	   [!X0] ASR.32 (.XA) G5,X18,#2
 1002376:	81 63 40 26 	         OR.32 (.XA) X4,X19,X4
 100237a:	50 7b d0 ff 	||       ST.W.32 (.XD) *+G7[#3],G5
 100237e:	08 62 80 bb 	         ASL.32 (.XA) G0,G5,#2
 1002382:	08 70 d0 3b 	||       CMPG.S.32 (.XD) G5,G5,#0
 1002386:	68 63 d0 7b 	         AND.32 (.XA) G5,G5,#1
 100238a:	fa 6b 40 6f 	||       MOV.R.32 (.XM) X20,X23
 100238e:	18 60 c0 f1 	         ADD.32 (.XA) G4,G0,#3
 1002392:	00 6c d0 00 	||       MOV.K.32 (.XM) X13,#0		;0x0
 1002396:	08 62 80 b1 	         ASL.32 (.XA) G0,G0,#2
 100239a:	00 6c c0 00 	||       MOV.K.32 (.XM) X12,#0		;0x0
 100239e:	05 60 80 f1 	         ADD.32 (.XA) G0,G0,X23
 10023a2:	fb 6b 40 48 	||       SXT2.32 (.XM) X4,X4
 10023a6:	19 60 80 31 	         ADD.32 (.XA) G0,G0,#4

010023aa <.BB72_matrix_test>:
 10023aa:	88 70 00 3a 	||       CMPE.32 (.XD) X0,G5,#0
 10023ae:	00 6c f0 00 	         MOV.K.32 (.XM) X15,#0		;0x0
 10023b2:	00 78 c4 08 	|| [X0]  B.32 (.XD) @(10024ca <.BB236_matrix_test+0x18>(vliw-4))  ;0x8c

010023b6 <.BB74_matrix_test>:
 10023b6:	57 7e e0 be 	         LD.W.32 (.XD) X14,*+G7[#30]
 10023ba:	1b 60 90 28 	         ADD.32 (.XA) X9,X20,#12
 10023be:	18 60 10 f8 	         ADD.32 (.XA) X1,G4,#3
 10023c2:	48 70 00 38 	||       CMPL.S.32 (.XD) X0,G4,#0
 10023c6:	fa 6b 80 56 	         MOV.R.32 (.XM) X8,X11
 10023ca:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10023ce:	fa 6b 70 74 	||       MOV.R.32 (.XM) X7,G2
 10023d2:	28 62 e4 82 	   [X0]  ASR.32 (.XA) X14,X1,#2
 10023d6:	fa 6b 60 68 	||       MOV.R.32 (.XM) X6,X20
 10023da:	28 62 ec b8 	   [!X0] ASR.32 (.XA) X14,G4,#2

010023de <.BB75_matrix_test>:
 10023de:	57 7b e0 be 	||       ST.W.32 (.XD) *+G7[#30],X14
 10023e2:	fa 6b 10 5d 	         MOV.R.32 (.XM) X17,X14

010023e6 <.BB235_matrix_test>:
 10023e6:	56 7b 10 7f 	||       ST.W.32 (.XD) *+G7[#25],X17
 10023ea:	00 7e e0 0c 	         LD.W.32 (.XD) X14,*X6
 10023ee:	03 60 50 8a 	         ADD.32 (.XA) X5,X5,X14
 10023f2:	01 70 00 0a 	||       CMPG.S.32 (.XD) X0,X5,X4
 10023f6:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1002406 <.BB77_matrix_test+0xc>(vliw-0))  ;0x8

010023fa <.BB77_matrix_test>:
 10023fa:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10023fe:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002402:	00 78 80 00 	||       B.32 (.XD) @(1002412 <.BB77_matrix_test+0x18>(vliw-4))  ;0x8
 1002406:	43 70 00 a0 	         CMPL.S.32 (.XD) X0,X16,X14
 100240a:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100240e:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002412:	00 7e 00 0f 	||       LD.W.32 (.XD) X16,*X7
 1002416:	04 60 50 0a 	         ADD.32 (.XA) X5,X5,X16
 100241a:	01 70 00 0a 	||       CMPG.S.32 (.XD) X0,X5,X4
 100241e:	00 78 8c 00 	   [!X0] B.32 (.XD) @(100242e <.BB80_matrix_test+0xc>(vliw-0))  ;0x8

01002422 <.BB80_matrix_test>:
 1002422:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1002426:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 100242a:	00 78 80 00 	||       B.32 (.XD) @(100243a <.BB80_matrix_test+0x18>(vliw-4))  ;0x8
 100242e:	03 70 00 a0 	         CMPG.S.32 (.XD) X0,X16,X14
 1002432:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002436:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 100243a:	00 7e 10 11 	||       LD.W.32 (.XD) X17,*X8
 100243e:	04 60 50 4a 	         ADD.32 (.XA) X5,X5,X17
 1002442:	01 70 00 0a 	||       CMPG.S.32 (.XD) X0,X5,X4
 1002446:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1002456 <.BB83_matrix_test+0xc>(vliw-0))  ;0x8

0100244a <.BB83_matrix_test>:
 100244a:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 100244e:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002452:	00 78 80 00 	||       B.32 (.XD) @(1002462 <.BB83_matrix_test+0x18>(vliw-4))  ;0x8
 1002456:	04 70 00 22 	         CMPG.S.32 (.XD) X0,X17,X16
 100245a:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100245e:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002462:	00 7e e0 12 	||       LD.W.32 (.XD) X14,*X9
 1002466:	03 60 50 8a 	         ADD.32 (.XA) X5,X5,X14
 100246a:	01 70 00 0a 	||       CMPG.S.32 (.XD) X0,X5,X4
 100246e:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1002482 <.BB86_matrix_test+0x10>(vliw-0))  ;0xa

01002472 <.BB86_matrix_test>:
 1002472:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1002476:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 100247a:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 100247e:	00 78 a0 00 	||       B.32 (.XD) @(1002492 <.BB86_matrix_test+0x20>(vliw-8))  ;0xa
 1002482:	04 70 00 5c 	         CMPG.S.32 (.XD) X0,X14,X17
 1002486:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100248a:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 100248e:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 1002492:	1c 60 80 10 	         ADD.32 (.XA) X8,X8,#16
 1002496:	1c 60 90 12 	         ADD.32 (.XA) X9,X9,#16
 100249a:	1c 60 60 0c 	         ADD.32 (.XA) X6,X6,#16
 100249e:	1c 60 70 0e 	         ADD.32 (.XA) X7,X7,#16
 10024a2:	19 60 f0 1e 	         ADD.32 (.XA) X15,X15,#4
 10024a6:	66 70 00 0e 	||       CMPL.U.32 (.XD) X0,X7,G0
 10024aa:	fa 6b 00 5d 	         MOV.R.32 (.XM) X16,X14
 10024ae:	ff 78 e4 f9 	|| [X0]  B.32 (.XD) @(10023ea <.BB235_matrix_test+0x4>(vliw-4))  ;0xfff9e

010024b2 <.BB236_matrix_test>:
 10024b2:	44 70 00 9e 	         CMPL.S.32 (.XD) X0,X15,X18
 10024b6:	00 78 4c 03 	   [!X0] B.32 (.XD) @(100251e <.BB97_matrix_test+0x4>(vliw-0))  ;0x34
 10024ba:	03 60 60 5e 	         ADD.32 (.XA) X6,X15,X13
 10024be:	08 62 60 8c 	         ASL.32 (.XA) X6,X6,#2
 10024c2:	01 60 60 ae 	         ADD.32 (.XA) X6,X23,X6
 10024c6:	00 78 a0 00 	||       B.32 (.XD) @(10024da <.BB92_matrix_test+0x4>(vliw-4))  ;0xa
 10024ca:	54 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#18]
 10024ce:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10024d2:	00 78 64 02 	   [X0]  B.32 (.XD) @(100251e <.BB97_matrix_test+0x4>(vliw-0))  ;0x26

010024d6 <.BB92_matrix_test>:
 10024d6:	ff 78 20 ff 	         B.32 (.XD) @(10024ba <.BB236_matrix_test+0x8>(vliw-0))  ;0xffff2
 10024da:	00 7e e0 0c 	         LD.W.32 (.XD) X14,*X6
 10024de:	03 60 50 8a 	         ADD.32 (.XA) X5,X5,X14
 10024e2:	01 70 00 0a 	||       CMPG.S.32 (.XD) X0,X5,X4
 10024e6:	00 78 ac 00 	   [!X0] B.32 (.XD) @(10024fa <.BB94_matrix_test+0x10>(vliw-0))  ;0xa

010024ea <.BB94_matrix_test>:
 10024ea:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10024ee:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 10024f2:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 10024f6:	00 78 a0 00 	||       B.32 (.XD) @(100250a <.BB94_matrix_test+0x20>(vliw-8))  ;0xa
 10024fa:	43 70 00 a0 	         CMPL.S.32 (.XD) X0,X16,X14
 10024fe:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002502:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002506:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 100250a:	19 60 60 0c 	         ADD.32 (.XA) X6,X6,#4
 100250e:	86 70 00 4c 	||       CMPE.32 (.XD) X0,X6,G1
 1002512:	fa 6b 00 5d 	         MOV.R.32 (.XM) X16,X14
 1002516:	ff 78 2c fe 	|| [!X0] B.32 (.XD) @(10024da <.BB92_matrix_test+0x4>(vliw-4))  ;0xfffe2

0100251a <.BB97_matrix_test>:
 100251a:	00 78 20 00 	         B.32 (.XD) @(100251e <.BB97_matrix_test+0x4>(vliw-0))  ;0x2
 100251e:	05 60 80 71 	         ADD.32 (.XA) G0,G0,X21
 1002522:	05 60 90 73 	         ADD.32 (.XA) G1,G1,X21
 1002526:	05 60 a0 75 	         ADD.32 (.XA) G2,G2,X21
 100252a:	05 60 b0 56 	         ADD.32 (.XA) X11,X11,X21
 100252e:	18 60 c0 58 	         ADD.32 (.XA) X12,X12,#1
 1002532:	05 60 40 69 	         ADD.32 (.XA) X20,X20,X21
 1002536:	84 70 00 98 	||       CMPE.32 (.XD) X0,X12,X18
 100253a:	04 60 d0 9a 	         ADD.32 (.XA) X13,X13,X18
 100253e:	ff 78 6c f3 	|| [!X0] B.32 (.XD) @(10023aa <.BB72_matrix_test>(vliw-4))  ;0xfff36
 1002542:	53 7e b0 be 	         LD.W.32 (.XD) X11,*+G7[#14]
 1002546:	fb 6b b0 96 	         ZXT2.32 (.XM) X11,X11
 100254a:	01 7a b0 74 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x174b

0100254e <.BB100_matrix_test>:
 100254e:	fa 6b 00 78 	         MOV.R.32 (.XM) X0,G4
 1002552:	52 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#8],X0
 1002556:	53 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#15]
 100255a:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 100255e:	00 6c a0 01 	         MOV.K.32 (.XM) G2,#0		;0x0
 1002562:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002566:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 100256a:	00 78 44 1c 	|| [X0]  B.32 (.XD) @(10028f2 <.BB138_matrix_test+0x28>(vliw-4))  ;0x1c4

0100256e <.BB101_matrix_test>:
 100256e:	48 70 d0 65 	         CMPL.S.32 (.XD) G5,X18,#1
 1002572:	18 60 d0 7b 	         ADD.32 (.XA) G5,G5,#1
 1002576:	88 70 00 3a 	||       CMPE.32 (.XD) X0,G5,#0
 100257a:	00 78 44 0b 	   [X0]  B.32 (.XD) @(10026e2 <.BB110_matrix_test+0x1c>(vliw-0))  ;0xb4

0100257e <.BB102_matrix_test>:
 100257e:	51 7e 90 3e 	         LD.W.32 (.XD) X9,*+G7[#4]
 1002582:	08 62 40 64 	         ASL.32 (.XA) X4,X18,#1
 1002586:	fa 6b d0 6e 	||       MOV.R.32 (.XM) X13,X23
 100258a:	08 62 50 a5 	         ASL.32 (.XA) X21,X18,#2
 100258e:	00 6c b0 00 	||       MOV.K.32 (.XM) X11,#0		;0x0
 1002592:	05 60 90 eb 	         ADD.32 (.XA) G1,X21,X23
 1002596:	fa 6b 10 53 	||       MOV.R.32 (.XM) X17,X9
 100259a:	02 60 90 48 	         ADD.32 (.XA) X9,X4,X9

0100259e <.BB103_matrix_test>:
 100259e:	fa 6b 80 5a 	||       MOV.R.32 (.XM) X8,X13
 10025a2:	fa 6b f0 6c 	         MOV.R.32 (.XM) X15,X22

010025a6 <.BB105_matrix_test>:
 10025a6:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 10025aa:	fa 6b 50 62 	         MOV.R.32 (.XM) X5,X17
 10025ae:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10025b2:	fa 6b 60 5e 	         MOV.R.32 (.XM) X6,X15
 10025b6:	00 7b 00 10 	||       ST.W.32 (.XD) *X8,X0

010025ba <.BB107_matrix_test>:
 10025ba:	68 63 00 e5 	         AND.32 (.XA) X16,X18,#3
 10025be:	88 70 00 20 	||       CMPE.32 (.XD) X0,X16,#0
 10025c2:	00 78 84 03 	   [X0]  B.32 (.XD) @(1002632 <.BB240_matrix_test>(vliw-0))  ;0x38

010025c6 <.BB241_matrix_test>:
 10025c6:	00 7d 10 1e 	         LD.H.S.32 (.XD) X1,*X15
 10025ca:	00 7d 00 22 	         LD.H.S.32 (.XD) X0,*X17
 10025ce:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10025d2:	18 61 00 61 	         SUB.32 (.XA) X16,X16,#1
 10025d6:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 10025da:	88 70 00 20 	||       CMPE.32 (.XD) X0,X16,#0
 10025de:	01 60 60 1e 	         ADD.32 (.XA) X6,X15,X4
 10025e2:	00 7b 70 10 	||       ST.W.32 (.XD) *X8,X7
 10025e6:	18 60 50 a2 	         ADD.32 (.XA) X5,X17,#2
 10025ea:	00 78 44 02 	|| [X0]  B.32 (.XD) @(1002632 <.BB240_matrix_test>(vliw-4))  ;0x24

010025ee <.BB242_matrix_test>:
 10025ee:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 10025f2:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10025f6:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10025fa:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 10025fe:	00 7b 70 10 	||       ST.W.32 (.XD) *X8,X7
 1002602:	18 61 00 60 	         SUB.32 (.XA) X0,X16,#1
 1002606:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 100260a:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 100260e:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002612:	00 78 04 01 	|| [X0]  B.32 (.XD) @(1002632 <.BB240_matrix_test>(vliw-4))  ;0x10

01002616 <.BB243_matrix_test>:
 1002616:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 100261a:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 100261e:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1002622:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 1002626:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 100262a:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 100262e:	00 7b 70 10 	||       ST.W.32 (.XD) *X8,X7

01002632 <.BB240_matrix_test>:
 1002632:	28 62 00 a5 	         ASR.32 (.XA) X16,X18,#2
 1002636:	88 70 00 20 	||       CMPE.32 (.XD) X0,X16,#0
 100263a:	00 78 e4 03 	   [X0]  B.32 (.XD) @(10026b6 <.BB109_matrix_test>(vliw-0))  ;0x3e

0100263e <.BB239_matrix_test>:
 100263e:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 1002642:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1002646:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 100264a:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 100264e:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 1002652:	00 7b 70 10 	||       ST.W.32 (.XD) *X8,X7
 1002656:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 100265a:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 100265e:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1002662:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1002666:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 100266a:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 100266e:	00 7b 70 10 	||       ST.W.32 (.XD) *X8,X7
 1002672:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002676:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 100267a:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 100267e:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1002682:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 1002686:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 100268a:	00 7b 70 10 	||       ST.W.32 (.XD) *X8,X7
 100268e:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002692:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 1002696:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 100269a:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 100269e:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10026a2:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 10026a6:	82 70 00 4a 	||       CMPE.32 (.XD) X0,X5,X9
 10026aa:	00 7b 70 10 	         ST.W.32 (.XD) *X8,X7
 10026ae:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 10026b2:	ff 78 6c fc 	|| [!X0] B.32 (.XD) @(100263e <.BB239_matrix_test>(vliw-4))  ;0xfffc6

010026b6 <.BB109_matrix_test>:
 10026b6:	19 60 80 10 	         ADD.32 (.XA) X8,X8,#4
 10026ba:	86 70 00 50 	||       CMPE.32 (.XD) X0,X8,G1
 10026be:	18 60 f0 9e 	         ADD.32 (.XA) X15,X15,#2
 10026c2:	ff 78 2c f7 	|| [!X0] B.32 (.XD) @(10025a6 <.BB105_matrix_test>(vliw-4))  ;0xfff72

010026c6 <.BB110_matrix_test>:
 10026c6:	05 60 90 73 	         ADD.32 (.XA) G1,G1,X21
 10026ca:	01 60 90 12 	         ADD.32 (.XA) X9,X9,X4
 10026ce:	18 60 b0 56 	         ADD.32 (.XA) X11,X11,#1
 10026d2:	05 60 d0 5a 	         ADD.32 (.XA) X13,X13,X21
 10026d6:	84 70 00 96 	||       CMPE.32 (.XD) X0,X11,X18
 10026da:	01 60 10 23 	         ADD.32 (.XA) X17,X17,X4
 10026de:	ff 78 0c f6 	|| [!X0] B.32 (.XD) @(100259e <.BB103_matrix_test>(vliw-4))  ;0xfff60
 10026e2:	88 70 00 3a 	         CMPE.32 (.XD) X0,G5,#0
 10026e6:	00 78 64 10 	   [X0]  B.32 (.XD) @(10028f2 <.BB138_matrix_test+0x28>(vliw-0))  ;0x106

010026ea <.BB112_matrix_test>:
 10026ea:	1a 60 b0 2e 	         ADD.32 (.XA) X11,X23,#8
 10026ee:	19 60 90 2f 	         ADD.32 (.XA) G1,X23,#4
 10026f2:	08 62 50 a5 	         ASL.32 (.XA) X21,X18,#2
 10026f6:	08 70 00 24 	||       CMPG.S.32 (.XD) X0,X18,#0
 10026fa:	50 7e 50 fe 	         LD.W.32 (.XD) X5,*+G7[#3]
 10026fe:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002702:	05 60 10 eb 	         ADD.32 (.XA) X17,X21,X23
 1002706:	54 7b 00 be 	||       ST.W.32 (.XD) *+G7[#18],X0
 100270a:	18 60 10 e4 	         ADD.32 (.XA) X1,X18,#3
 100270e:	48 70 00 24 	||       CMPL.S.32 (.XD) X0,X18,#0
 1002712:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002716:	e0 6d 40 00 	||       MOV.K.32 (.XM) X4,#-4096		;0xf000
 100271a:	28 62 54 82 	   [X0]  ASR.32 (.XA) X5,X1,#2
 100271e:	ff 6f 40 fe 	||       MOV.KH.32 (.XM) X4,#-1		;0xffff
 1002722:	28 62 5c a4 	   [!X0] ASR.32 (.XA) X5,X18,#2
 1002726:	81 63 40 26 	         OR.32 (.XA) X4,X19,X4
 100272a:	08 70 d0 0b 	||       CMPG.S.32 (.XD) G5,X5,#0
 100272e:	68 63 d0 7b 	         AND.32 (.XA) G5,G5,#1
 1002732:	08 62 00 8b 	         ASL.32 (.XA) X16,X5,#2
 1002736:	fa 6b 40 6f 	||       MOV.R.32 (.XM) X20,X23
 100273a:	18 60 c0 e1 	         ADD.32 (.XA) G4,X16,#3
 100273e:	00 6c d0 00 	||       MOV.K.32 (.XM) X13,#0		;0x0
 1002742:	08 62 00 a1 	         ASL.32 (.XA) X16,X16,#2
 1002746:	00 6c c0 00 	||       MOV.K.32 (.XM) X12,#0		;0x0
 100274a:	05 60 00 e1 	         ADD.32 (.XA) X16,X16,X23
 100274e:	fb 6b 40 48 	||       SXT2.32 (.XM) X4,X4
 1002752:	19 60 00 21 	         ADD.32 (.XA) X16,X16,#4

01002756 <.BB113_matrix_test>:
 1002756:	50 7b 50 fe 	||       ST.W.32 (.XD) *+G7[#3],X5
 100275a:	88 70 00 3a 	         CMPE.32 (.XD) X0,G5,#0
 100275e:	00 6c e0 00 	         MOV.K.32 (.XM) X14,#0		;0x0
 1002762:	00 78 c4 08 	|| [X0]  B.32 (.XD) @(100287a <.BB130_matrix_test+0x18>(vliw-4))  ;0x8c

01002766 <.BB115_matrix_test>:
 1002766:	56 7e 90 fe 	         LD.W.32 (.XD) X9,*+G7[#27]
 100276a:	1b 60 70 28 	         ADD.32 (.XA) X7,X20,#12
 100276e:	18 60 10 f8 	         ADD.32 (.XA) X1,G4,#3
 1002772:	48 70 00 38 	||       CMPL.S.32 (.XD) X0,G4,#0
 1002776:	fa 6b 60 56 	         MOV.R.32 (.XM) X6,X11
 100277a:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100277e:	fa 6b 80 72 	||       MOV.R.32 (.XM) X8,G1
 1002782:	28 62 94 82 	   [X0]  ASR.32 (.XA) X9,X1,#2
 1002786:	fa 6b 50 68 	||       MOV.R.32 (.XM) X5,X20
 100278a:	28 62 9c b8 	   [!X0] ASR.32 (.XA) X9,G4,#2

0100278e <.BB116_matrix_test>:
 100278e:	56 7b 90 fe 	||       ST.W.32 (.XD) *+G7[#27],X9
 1002792:	fa 6b f0 52 	         MOV.R.32 (.XM) X15,X9

01002796 <.BB247_matrix_test>:
 1002796:	55 7b f0 be 	||       ST.W.32 (.XD) *+G7[#22],X15
 100279a:	00 7e f0 0a 	         LD.W.32 (.XD) X15,*X5
 100279e:	03 60 80 f1 	         ADD.32 (.XA) G0,G0,X15
 10027a2:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 10027a6:	00 78 8c 00 	   [!X0] B.32 (.XD) @(10027b6 <.BB118_matrix_test+0xc>(vliw-0))  ;0x8

010027aa <.BB118_matrix_test>:
 10027aa:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 10027ae:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 10027b2:	00 78 80 00 	||       B.32 (.XD) @(10027c2 <.BB118_matrix_test+0x18>(vliw-4))  ;0x8
 10027b6:	43 70 00 f4 	         CMPL.S.32 (.XD) X0,G2,X15
 10027ba:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10027be:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 10027c2:	00 7e 90 10 	||       LD.W.32 (.XD) X9,*X8
 10027c6:	02 60 80 71 	         ADD.32 (.XA) G0,G0,X9
 10027ca:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 10027ce:	00 78 8c 00 	   [!X0] B.32 (.XD) @(10027de <.BB121_matrix_test+0xc>(vliw-0))  ;0x8

010027d2 <.BB121_matrix_test>:
 10027d2:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 10027d6:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 10027da:	00 78 80 00 	||       B.32 (.XD) @(10027ea <.BB121_matrix_test+0x18>(vliw-4))  ;0x8
 10027de:	03 70 00 d2 	         CMPG.S.32 (.XD) X0,X9,X15
 10027e2:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10027e6:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 10027ea:	00 7e f0 0c 	||       LD.W.32 (.XD) X15,*X6
 10027ee:	03 60 80 f1 	         ADD.32 (.XA) G0,G0,X15
 10027f2:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 10027f6:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1002806 <.BB124_matrix_test+0xc>(vliw-0))  ;0x8

010027fa <.BB124_matrix_test>:
 10027fa:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 10027fe:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002802:	00 78 80 00 	||       B.32 (.XD) @(1002812 <.BB124_matrix_test+0x18>(vliw-4))  ;0x8
 1002806:	02 70 00 5e 	         CMPG.S.32 (.XD) X0,X15,X9
 100280a:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100280e:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002812:	00 7e 90 0e 	||       LD.W.32 (.XD) X9,*X7
 1002816:	02 60 80 71 	         ADD.32 (.XA) G0,G0,X9
 100281a:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 100281e:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1002832 <.BB127_matrix_test+0x10>(vliw-0))  ;0xa

01002822 <.BB127_matrix_test>:
 1002822:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 1002826:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 100282a:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 100282e:	00 78 a0 00 	||       B.32 (.XD) @(1002842 <.BB127_matrix_test+0x20>(vliw-8))  ;0xa
 1002832:	03 70 00 d2 	         CMPG.S.32 (.XD) X0,X9,X15
 1002836:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100283a:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 100283e:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 1002842:	1c 60 60 0c 	         ADD.32 (.XA) X6,X6,#16
 1002846:	1c 60 70 0e 	         ADD.32 (.XA) X7,X7,#16
 100284a:	1c 60 50 0a 	         ADD.32 (.XA) X5,X5,#16
 100284e:	1c 60 80 10 	         ADD.32 (.XA) X8,X8,#16
 1002852:	19 60 e0 1c 	         ADD.32 (.XA) X14,X14,#4
 1002856:	64 70 00 10 	||       CMPL.U.32 (.XD) X0,X8,X16
 100285a:	fa 6b a0 53 	         MOV.R.32 (.XM) G2,X9
 100285e:	ff 78 e4 f9 	|| [X0]  B.32 (.XD) @(100279a <.BB247_matrix_test+0x4>(vliw-4))  ;0xfff9e

01002862 <.BB130_matrix_test>:
 1002862:	44 70 00 9c 	         CMPL.S.32 (.XD) X0,X14,X18
 1002866:	00 78 4c 03 	   [!X0] B.32 (.XD) @(10028ce <.BB138_matrix_test+0x4>(vliw-0))  ;0x34
 100286a:	03 60 50 5c 	         ADD.32 (.XA) X5,X14,X13
 100286e:	08 62 50 8a 	         ASL.32 (.XA) X5,X5,#2
 1002872:	01 60 50 6e 	         ADD.32 (.XA) X5,X23,X5
 1002876:	00 78 a0 00 	||       B.32 (.XD) @(100288a <.BB133_matrix_test+0x4>(vliw-4))  ;0xa
 100287a:	54 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#18]
 100287e:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1002882:	00 78 64 02 	   [X0]  B.32 (.XD) @(10028ce <.BB138_matrix_test+0x4>(vliw-0))  ;0x26

01002886 <.BB133_matrix_test>:
 1002886:	ff 78 20 ff 	         B.32 (.XD) @(100286a <.BB130_matrix_test+0x8>(vliw-0))  ;0xffff2
 100288a:	00 7e 90 0a 	         LD.W.32 (.XD) X9,*X5
 100288e:	02 60 80 71 	         ADD.32 (.XA) G0,G0,X9
 1002892:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 1002896:	00 78 ac 00 	   [!X0] B.32 (.XD) @(10028aa <.BB135_matrix_test+0x10>(vliw-0))  ;0xa

0100289a <.BB135_matrix_test>:
 100289a:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 100289e:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 10028a2:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 10028a6:	00 78 a0 00 	||       B.32 (.XD) @(10028ba <.BB135_matrix_test+0x20>(vliw-8))  ;0xa
 10028aa:	42 70 00 74 	         CMPL.S.32 (.XD) X0,G2,X9
 10028ae:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10028b2:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 10028b6:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 10028ba:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 10028be:	84 70 00 4a 	||       CMPE.32 (.XD) X0,X5,X17
 10028c2:	fa 6b a0 53 	         MOV.R.32 (.XM) G2,X9
 10028c6:	ff 78 2c fe 	|| [!X0] B.32 (.XD) @(100288a <.BB133_matrix_test+0x4>(vliw-4))  ;0xfffe2

010028ca <.BB138_matrix_test>:
 10028ca:	00 78 20 00 	         B.32 (.XD) @(10028ce <.BB138_matrix_test+0x4>(vliw-0))  ;0x2
 10028ce:	05 60 00 61 	         ADD.32 (.XA) X16,X16,X21
 10028d2:	05 60 10 63 	         ADD.32 (.XA) X17,X17,X21
 10028d6:	05 60 90 73 	         ADD.32 (.XA) G1,G1,X21
 10028da:	05 60 b0 56 	         ADD.32 (.XA) X11,X11,X21
 10028de:	18 60 c0 58 	         ADD.32 (.XA) X12,X12,#1
 10028e2:	05 60 40 69 	         ADD.32 (.XA) X20,X20,X21
 10028e6:	84 70 00 98 	||       CMPE.32 (.XD) X0,X12,X18
 10028ea:	04 60 d0 9a 	         ADD.32 (.XA) X13,X13,X18
 10028ee:	ff 78 6c f3 	|| [!X0] B.32 (.XD) @(100275a <.BB113_matrix_test+0x4>(vliw-4))  ;0xfff36
 10028f2:	52 7e b0 3e 	         LD.W.32 (.XD) X11,*+G7[#8]
 10028f6:	fb 6b b0 96 	         ZXT2.32 (.XM) X11,X11
 10028fa:	01 7a 30 57 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x1573

010028fe <.BB141_matrix_test>:
 10028fe:	fa 6b 00 78 	         MOV.R.32 (.XM) X0,G4
 1002902:	53 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#12],X0
 1002906:	53 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#15]
 100290a:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 100290e:	00 6c a0 01 	         MOV.K.32 (.XM) G2,#0		;0x0
 1002912:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002916:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 100291a:	00 78 24 21 	|| [X0]  B.32 (.XD) @(1002d3e <.BB179_matrix_test+0x28>(vliw-4))  ;0x212

0100291e <.BB142_matrix_test>:
 100291e:	48 70 d0 65 	         CMPL.S.32 (.XD) G5,X18,#1
 1002922:	18 60 d0 7b 	         ADD.32 (.XA) G5,G5,#1
 1002926:	88 70 00 3a 	||       CMPE.32 (.XD) X0,G5,#0
 100292a:	00 78 84 10 	   [X0]  B.32 (.XD) @(1002b3a <.BB151_matrix_test+0x1c>(vliw-0))  ;0x108

0100292e <.BB143_matrix_test>:
 100292e:	51 7e 90 3e 	         LD.W.32 (.XD) X9,*+G7[#4]
 1002932:	08 62 40 64 	         ASL.32 (.XA) X4,X18,#1
 1002936:	fa 6b d0 6e 	||       MOV.R.32 (.XM) X13,X23
 100293a:	08 62 50 a5 	         ASL.32 (.XA) X21,X18,#2
 100293e:	00 6c b0 00 	||       MOV.K.32 (.XM) X11,#0		;0x0
 1002942:	05 60 90 eb 	         ADD.32 (.XA) G1,X21,X23
 1002946:	fa 6b 10 53 	||       MOV.R.32 (.XM) X17,X9
 100294a:	02 60 90 48 	         ADD.32 (.XA) X9,X4,X9

0100294e <.BB144_matrix_test>:
 100294e:	fa 6b 80 5a 	||       MOV.R.32 (.XM) X8,X13
 1002952:	fa 6b f0 6c 	         MOV.R.32 (.XM) X15,X22

01002956 <.BB146_matrix_test>:
 1002956:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 100295a:	fa 6b 70 62 	         MOV.R.32 (.XM) X7,X17
 100295e:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1002962:	fa 6b 60 5e 	         MOV.R.32 (.XM) X6,X15
 1002966:	00 7b 00 10 	||       ST.W.32 (.XD) *X8,X0

0100296a <.BB148_matrix_test>:
 100296a:	68 63 00 e5 	         AND.32 (.XA) X16,X18,#3
 100296e:	88 70 00 20 	||       CMPE.32 (.XD) X0,X16,#0
 1002972:	00 78 c4 05 	   [X0]  B.32 (.XD) @(1002a2a <.BB252_matrix_test>(vliw-0))  ;0x5c

01002976 <.BB253_matrix_test>:
 1002976:	00 7d 00 1e 	         LD.H.S.32 (.XD) X0,*X15
 100297a:	00 7d 10 22 	         LD.H.S.32 (.XD) X1,*X17
 100297e:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1002982:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1002986:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 100298a:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 100298e:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1002992:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1002996:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 100299a:	18 61 00 61 	         SUB.32 (.XA) X16,X16,#1
 100299e:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 10029a2:	88 70 00 20 	||       CMPE.32 (.XD) X0,X16,#0
 10029a6:	01 60 60 1e 	         ADD.32 (.XA) X6,X15,X4
 10029aa:	00 7b 50 10 	||       ST.W.32 (.XD) *X8,X5
 10029ae:	18 60 70 a2 	         ADD.32 (.XA) X7,X17,#2
 10029b2:	00 78 c4 03 	|| [X0]  B.32 (.XD) @(1002a2a <.BB252_matrix_test>(vliw-4))  ;0x3c

010029b6 <.BB254_matrix_test>:
 10029b6:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 10029ba:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 10029be:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 10029c2:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 10029c6:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 10029ca:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 10029ce:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 10029d2:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 10029d6:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 10029da:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 10029de:	00 7b 50 10 	||       ST.W.32 (.XD) *X8,X5
 10029e2:	18 61 00 60 	         SUB.32 (.XA) X0,X16,#1
 10029e6:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 10029ea:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10029ee:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 10029f2:	00 78 c4 01 	|| [X0]  B.32 (.XD) @(1002a2a <.BB252_matrix_test>(vliw-4))  ;0x1c

010029f6 <.BB255_matrix_test>:
 10029f6:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 10029fa:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 10029fe:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1002a02:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1002a06:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1002a0a:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1002a0e:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1002a12:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1002a16:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1002a1a:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 1002a1e:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1002a22:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1002a26:	00 7b 50 10 	||       ST.W.32 (.XD) *X8,X5

01002a2a <.BB252_matrix_test>:
 1002a2a:	28 62 00 a5 	         ASR.32 (.XA) X16,X18,#2
 1002a2e:	88 70 00 20 	||       CMPE.32 (.XD) X0,X16,#0
 1002a32:	00 78 e4 06 	   [X0]  B.32 (.XD) @(1002b0e <.BB150_matrix_test>(vliw-0))  ;0x6e

01002a36 <.BB251_matrix_test>:
 1002a36:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1002a3a:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 1002a3e:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1002a42:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1002a46:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1002a4a:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1002a4e:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1002a52:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1002a56:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1002a5a:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1002a5e:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 1002a62:	00 7b 50 10 	||       ST.W.32 (.XD) *X8,X5
 1002a66:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1002a6a:	00 7d 00 0c 	||       LD.H.S.32 (.XD) X0,*X6
 1002a6e:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 1002a72:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1002a76:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1002a7a:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1002a7e:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1002a82:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1002a86:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1002a8a:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1002a8e:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1002a92:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 1002a96:	00 7b 50 10 	||       ST.W.32 (.XD) *X8,X5
 1002a9a:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1002a9e:	00 7d 00 0c 	||       LD.H.S.32 (.XD) X0,*X6
 1002aa2:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 1002aa6:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1002aaa:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1002aae:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1002ab2:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1002ab6:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1002aba:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1002abe:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1002ac2:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1002ac6:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 1002aca:	00 7b 50 10 	||       ST.W.32 (.XD) *X8,X5
 1002ace:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1002ad2:	00 7d 00 0c 	||       LD.H.S.32 (.XD) X0,*X6
 1002ad6:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 1002ada:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1002ade:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1002ae2:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1002ae6:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1002aea:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1002aee:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1002af2:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1002af6:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1002afa:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1002afe:	82 70 00 4e 	||       CMPE.32 (.XD) X0,X7,X9
 1002b02:	00 7b 50 10 	         ST.W.32 (.XD) *X8,X5
 1002b06:	01 60 60 0c 	         ADD.32 (.XA) X6,X6,X4
 1002b0a:	ff 78 6c f9 	|| [!X0] B.32 (.XD) @(1002a36 <.BB251_matrix_test>(vliw-4))  ;0xfff96

01002b0e <.BB150_matrix_test>:
 1002b0e:	19 60 80 10 	         ADD.32 (.XA) X8,X8,#4
 1002b12:	86 70 00 50 	||       CMPE.32 (.XD) X0,X8,G1
 1002b16:	18 60 f0 9e 	         ADD.32 (.XA) X15,X15,#2
 1002b1a:	ff 78 ec f1 	|| [!X0] B.32 (.XD) @(1002956 <.BB146_matrix_test>(vliw-4))  ;0xfff1e

01002b1e <.BB151_matrix_test>:
 1002b1e:	05 60 90 73 	         ADD.32 (.XA) G1,G1,X21
 1002b22:	01 60 90 12 	         ADD.32 (.XA) X9,X9,X4
 1002b26:	18 60 b0 56 	         ADD.32 (.XA) X11,X11,#1
 1002b2a:	05 60 d0 5a 	         ADD.32 (.XA) X13,X13,X21
 1002b2e:	84 70 00 96 	||       CMPE.32 (.XD) X0,X11,X18
 1002b32:	01 60 10 23 	         ADD.32 (.XA) X17,X17,X4
 1002b36:	ff 78 cc f0 	|| [!X0] B.32 (.XD) @(100294e <.BB144_matrix_test>(vliw-4))  ;0xfff0c
 1002b3a:	88 70 00 3a 	         CMPE.32 (.XD) X0,G5,#0
 1002b3e:	00 78 04 10 	   [X0]  B.32 (.XD) @(1002d3e <.BB179_matrix_test+0x28>(vliw-0))  ;0x100

01002b42 <.BB153_matrix_test>:
 1002b42:	1a 60 b0 2e 	         ADD.32 (.XA) X11,X23,#8
 1002b46:	19 60 90 2f 	         ADD.32 (.XA) G1,X23,#4
 1002b4a:	08 62 50 a5 	         ASL.32 (.XA) X21,X18,#2
 1002b4e:	08 70 60 25 	||       CMPG.S.32 (.XD) X22,X18,#0
 1002b52:	05 60 00 eb 	         ADD.32 (.XA) X16,X21,X23
 1002b56:	68 63 60 6d 	         AND.32 (.XA) X22,X22,#1
 1002b5a:	e0 6d 40 00 	||       MOV.K.32 (.XM) X4,#-4096		;0xf000
 1002b5e:	ff 6f 40 fe 	         MOV.KH.32 (.XM) X4,#-1		;0xffff
 1002b62:	50 7e d0 ff 	||       LD.W.32 (.XD) G5,*+G7[#3]
 1002b66:	81 63 40 26 	         OR.32 (.XA) X4,X19,X4
 1002b6a:	18 60 10 e4 	         ADD.32 (.XA) X1,X18,#3
 1002b6e:	48 70 00 24 	||       CMPL.S.32 (.XD) X0,X18,#0
 1002b72:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002b76:	28 62 d4 83 	   [X0]  ASR.32 (.XA) G5,X1,#2
 1002b7a:	28 62 dc a5 	   [!X0] ASR.32 (.XA) G5,X18,#2
 1002b7e:	08 62 f0 ba 	         ASL.32 (.XA) X15,G5,#2
 1002b82:	08 70 d0 3b 	||       CMPG.S.32 (.XD) G5,G5,#0
 1002b86:	68 63 d0 7b 	         AND.32 (.XA) G5,G5,#1
 1002b8a:	fa 6b 40 6f 	||       MOV.R.32 (.XM) X20,X23
 1002b8e:	18 60 c0 df 	         ADD.32 (.XA) G4,X15,#3
 1002b92:	00 6c 10 01 	||       MOV.K.32 (.XM) X17,#0		;0x0
 1002b96:	08 62 f0 9e 	         ASL.32 (.XA) X15,X15,#2
 1002b9a:	00 6c c0 00 	||       MOV.K.32 (.XM) X12,#0		;0x0
 1002b9e:	05 60 f0 de 	         ADD.32 (.XA) X15,X15,X23
 1002ba2:	fb 6b 40 48 	||       SXT2.32 (.XM) X4,X4
 1002ba6:	19 60 f0 1e 	         ADD.32 (.XA) X15,X15,#4

01002baa <.BB154_matrix_test>:
 1002baa:	88 70 00 3a 	||       CMPE.32 (.XD) X0,G5,#0
 1002bae:	00 6c d0 00 	         MOV.K.32 (.XM) X13,#0		;0x0
 1002bb2:	00 78 c4 08 	|| [X0]  B.32 (.XD) @(1002cca <.BB171_matrix_test+0x18>(vliw-4))  ;0x8c

01002bb6 <.BB156_matrix_test>:
 1002bb6:	57 7e 90 7e 	         LD.W.32 (.XD) X9,*+G7[#29]
 1002bba:	1b 60 60 28 	         ADD.32 (.XA) X6,X20,#12
 1002bbe:	18 60 10 f8 	         ADD.32 (.XA) X1,G4,#3
 1002bc2:	48 70 00 38 	||       CMPL.S.32 (.XD) X0,G4,#0
 1002bc6:	fa 6b 70 56 	         MOV.R.32 (.XM) X7,X11
 1002bca:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002bce:	fa 6b 80 72 	||       MOV.R.32 (.XM) X8,G1
 1002bd2:	28 62 94 82 	   [X0]  ASR.32 (.XA) X9,X1,#2
 1002bd6:	fa 6b 50 68 	||       MOV.R.32 (.XM) X5,X20
 1002bda:	28 62 9c b8 	   [!X0] ASR.32 (.XA) X9,G4,#2

01002bde <.BB157_matrix_test>:
 1002bde:	57 7b 90 7e 	||       ST.W.32 (.XD) *+G7[#29],X9
 1002be2:	fa 6b e0 52 	         MOV.R.32 (.XM) X14,X9

01002be6 <.BB259_matrix_test>:
 1002be6:	56 7b e0 3e 	||       ST.W.32 (.XD) *+G7[#24],X14
 1002bea:	00 7e e0 0a 	         LD.W.32 (.XD) X14,*X5
 1002bee:	03 60 80 b1 	         ADD.32 (.XA) G0,G0,X14
 1002bf2:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 1002bf6:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1002c06 <.BB159_matrix_test+0xc>(vliw-0))  ;0x8

01002bfa <.BB159_matrix_test>:
 1002bfa:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 1002bfe:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002c02:	00 78 80 00 	||       B.32 (.XD) @(1002c12 <.BB159_matrix_test+0x18>(vliw-4))  ;0x8
 1002c06:	43 70 00 b4 	         CMPL.S.32 (.XD) X0,G2,X14
 1002c0a:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002c0e:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002c12:	00 7e 90 10 	||       LD.W.32 (.XD) X9,*X8
 1002c16:	02 60 80 71 	         ADD.32 (.XA) G0,G0,X9
 1002c1a:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 1002c1e:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1002c2e <.BB162_matrix_test+0xc>(vliw-0))  ;0x8

01002c22 <.BB162_matrix_test>:
 1002c22:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 1002c26:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002c2a:	00 78 80 00 	||       B.32 (.XD) @(1002c3a <.BB162_matrix_test+0x18>(vliw-4))  ;0x8
 1002c2e:	03 70 00 92 	         CMPG.S.32 (.XD) X0,X9,X14
 1002c32:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002c36:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002c3a:	00 7e e0 0e 	||       LD.W.32 (.XD) X14,*X7
 1002c3e:	03 60 80 b1 	         ADD.32 (.XA) G0,G0,X14
 1002c42:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 1002c46:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1002c56 <.BB165_matrix_test+0xc>(vliw-0))  ;0x8

01002c4a <.BB165_matrix_test>:
 1002c4a:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 1002c4e:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002c52:	00 78 80 00 	||       B.32 (.XD) @(1002c62 <.BB165_matrix_test+0x18>(vliw-4))  ;0x8
 1002c56:	02 70 00 5c 	         CMPG.S.32 (.XD) X0,X14,X9
 1002c5a:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002c5e:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002c62:	00 7e 90 0c 	||       LD.W.32 (.XD) X9,*X6
 1002c66:	02 60 80 71 	         ADD.32 (.XA) G0,G0,X9
 1002c6a:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 1002c6e:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1002c82 <.BB168_matrix_test+0x10>(vliw-0))  ;0xa

01002c72 <.BB168_matrix_test>:
 1002c72:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 1002c76:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002c7a:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 1002c7e:	00 78 a0 00 	||       B.32 (.XD) @(1002c92 <.BB168_matrix_test+0x20>(vliw-8))  ;0xa
 1002c82:	03 70 00 92 	         CMPG.S.32 (.XD) X0,X9,X14
 1002c86:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002c8a:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002c8e:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 1002c92:	1c 60 70 0e 	         ADD.32 (.XA) X7,X7,#16
 1002c96:	1c 60 60 0c 	         ADD.32 (.XA) X6,X6,#16
 1002c9a:	1c 60 50 0a 	         ADD.32 (.XA) X5,X5,#16
 1002c9e:	1c 60 80 10 	         ADD.32 (.XA) X8,X8,#16
 1002ca2:	19 60 d0 1a 	         ADD.32 (.XA) X13,X13,#4
 1002ca6:	63 70 00 d0 	||       CMPL.U.32 (.XD) X0,X8,X15
 1002caa:	fa 6b a0 53 	         MOV.R.32 (.XM) G2,X9
 1002cae:	ff 78 e4 f9 	|| [X0]  B.32 (.XD) @(1002bea <.BB259_matrix_test+0x4>(vliw-4))  ;0xfff9e

01002cb2 <.BB171_matrix_test>:
 1002cb2:	44 70 00 9a 	         CMPL.S.32 (.XD) X0,X13,X18
 1002cb6:	00 78 2c 03 	   [!X0] B.32 (.XD) @(1002d1a <.BB179_matrix_test+0x4>(vliw-0))  ;0x32
 1002cba:	04 60 50 5a 	         ADD.32 (.XA) X5,X13,X17
 1002cbe:	08 62 50 8a 	         ASL.32 (.XA) X5,X5,#2
 1002cc2:	01 60 50 6e 	         ADD.32 (.XA) X5,X23,X5
 1002cc6:	00 78 80 00 	||       B.32 (.XD) @(1002cd6 <.BB174_matrix_test+0x4>(vliw-4))  ;0x8
 1002cca:	88 70 00 2c 	         CMPE.32 (.XD) X0,X22,#0
 1002cce:	00 78 64 02 	   [X0]  B.32 (.XD) @(1002d1a <.BB179_matrix_test+0x4>(vliw-0))  ;0x26

01002cd2 <.BB174_matrix_test>:
 1002cd2:	ff 78 40 ff 	         B.32 (.XD) @(1002cba <.BB171_matrix_test+0x8>(vliw-0))  ;0xffff4
 1002cd6:	00 7e 90 0a 	         LD.W.32 (.XD) X9,*X5
 1002cda:	02 60 80 71 	         ADD.32 (.XA) G0,G0,X9
 1002cde:	01 70 00 30 	||       CMPG.S.32 (.XD) X0,G0,X4
 1002ce2:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1002cf6 <.BB176_matrix_test+0x10>(vliw-0))  ;0xa

01002ce6 <.BB176_matrix_test>:
 1002ce6:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 1002cea:	1a 60 a0 94 	         ADD.32 (.XA) X10,X10,#10
 1002cee:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 1002cf2:	00 78 a0 00 	||       B.32 (.XD) @(1002d06 <.BB176_matrix_test+0x20>(vliw-8))  ;0xa
 1002cf6:	42 70 00 74 	         CMPL.S.32 (.XD) X0,G2,X9
 1002cfa:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1002cfe:	00 60 a0 14 	         ADD.32 (.XA) X10,X10,X0
 1002d02:	fb 6b a0 54 	||       SXT2.32 (.XM) X10,X10
 1002d06:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1002d0a:	84 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X16
 1002d0e:	fa 6b a0 53 	         MOV.R.32 (.XM) G2,X9
 1002d12:	ff 78 2c fe 	|| [!X0] B.32 (.XD) @(1002cd6 <.BB174_matrix_test+0x4>(vliw-4))  ;0xfffe2

01002d16 <.BB179_matrix_test>:
 1002d16:	00 78 20 00 	         B.32 (.XD) @(1002d1a <.BB179_matrix_test+0x4>(vliw-0))  ;0x2
 1002d1a:	05 60 f0 5e 	         ADD.32 (.XA) X15,X15,X21
 1002d1e:	05 60 00 61 	         ADD.32 (.XA) X16,X16,X21
 1002d22:	05 60 90 73 	         ADD.32 (.XA) G1,G1,X21
 1002d26:	05 60 b0 56 	         ADD.32 (.XA) X11,X11,X21
 1002d2a:	18 60 c0 58 	         ADD.32 (.XA) X12,X12,#1
 1002d2e:	05 60 40 69 	         ADD.32 (.XA) X20,X20,X21
 1002d32:	84 70 00 98 	||       CMPE.32 (.XD) X0,X12,X18
 1002d36:	04 60 10 a3 	         ADD.32 (.XA) X17,X17,X18
 1002d3a:	ff 78 8c f3 	|| [!X0] B.32 (.XD) @(1002baa <.BB154_matrix_test>(vliw-4))  ;0xfff38
 1002d3e:	53 7e b0 3e 	         LD.W.32 (.XD) X11,*+G7[#12]
 1002d42:	fb 6b b0 96 	         ZXT2.32 (.XM) X11,X11
 1002d46:	01 7a d0 34 	||       CALL.32 (.XD) @(10053e0 <crc16>(vliw-4))  ;0x134d

01002d4a <.BB182_matrix_test>:
 1002d4a:	53 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#15]
 1002d4e:	55 7b c0 7f 	         ST.W.32 (.XD) *+G7[#21],G4
 1002d52:	51 7e c0 3e 	         LD.W.32 (.XD) X12,*+G7[#4]
 1002d56:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1002d5a:	00 78 24 21 	   [X0]  B.32 (.XD) @(100317e <.BB200_matrix_test+0x18>(vliw-0))  ;0x212

01002d5e <.BB183_matrix_test>:
 1002d5e:	49 70 00 64 	         CMPL.S.32 (.XD) X0,X18,#5
 1002d62:	00 78 44 19 	   [X0]  B.32 (.XD) @(100308a <.BB192_matrix_test+0x4>(vliw-0))  ;0x194

01002d66 <.BB184_matrix_test>:
 1002d66:	00 6c 90 00 	         MOV.K.32 (.XM) X9,#0		;0x0
 1002d6a:	fa 6b f0 64 	         MOV.R.32 (.XM) X15,X18
 1002d6e:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 1002d72:	00 6c 40 0a 	         MOV.K.32 (.XM) X4,#5		;0x5
 1002d76:	fa 63 e0 26 	         NEG.32 (.XA) X14,X19
 1002d7a:	00 6c b0 06 	||       MOV.K.32 (.XM) X11,#3		;0x3
 1002d7e:	08 62 a0 a4 	         ASL.32 (.XA) X10,X18,#2
 1002d82:	2a 68 b0 e4 	||       MUL.S.L.32 (.XM) X11,X18,X11
 1002d86:	19 61 70 65 	         SUB.32 (.XA) X23,X18,#5
 1002d8a:	00 6c c0 0b 	||       MOV.K.32 (.XM) G4,#5		;0x5
 1002d8e:	08 62 10 65 	         ASL.32 (.XA) X17,X18,#1
 1002d92:	2f 68 c0 25 	||       MUL.S.L.32 (.XM) G4,X18,G4
 1002d96:	fa 6b d0 62 	         MOV.R.32 (.XM) X13,X17
 1002d9a:	03 60 10 23 	         ADD.32 (.XA) X17,X17,X12
 1002d9e:	61 6a 40 24 	||       DIV.32 (.XM) X4,X18,X4
 1002da2:	08 62 60 79 	         ASL.32 (.XA) X22,G4,#1

01002da6 <.BB185_matrix_test>:
 1002da6:	fa 6b 00 48 	||       MOV.R.32 (.XM) X0,X4
 1002daa:	51 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#5],X0
 1002dae:	03 60 70 12 	         ADD.32 (.XA) X7,X9,X12
 1002db2:	08 62 50 5e 	         ASL.32 (.XA) X5,X15,#1
 1002db6:	08 62 60 5a 	         ASL.32 (.XA) X6,X13,#1
 1002dba:	08 62 40 56 	         ASL.32 (.XA) X4,X11,#1
 1002dbe:	fa 6b 50 53 	||       MOV.R.32 (.XM) X21,X9
 1002dc2:	08 62 80 54 	         ASL.32 (.XA) X8,X10,#1
 1002dc6:	fa 6b 90 5f 	||       MOV.R.32 (.XM) G1,X15
 1002dca:	02 60 80 18 	         ADD.32 (.XA) X8,X12,X8
 1002dce:	fa 6b 40 5b 	||       MOV.R.32 (.XM) X20,X13
 1002dd2:	01 60 40 18 	         ADD.32 (.XA) X4,X12,X4
 1002dd6:	fa 6b a0 57 	||       MOV.R.32 (.XM) G2,X11
 1002dda:	01 60 60 98 	         ADD.32 (.XA) X6,X12,X6
 1002dde:	fa 6b d0 55 	||       MOV.R.32 (.XM) G5,X10
 1002de2:	01 60 50 58 	         ADD.32 (.XA) X5,X12,X5

01002de6 <.BB187_matrix_test>:
 1002de6:	68 63 90 e4 	         AND.32 (.XA) X9,X18,#3
 1002dea:	88 70 00 12 	||       CMPE.32 (.XD) X0,X9,#0
 1002dee:	00 78 64 08 	   [X0]  B.32 (.XD) @(1002efa <.BB264_matrix_test>(vliw-0))  ;0x86

01002df2 <.BB265_matrix_test>:
 1002df2:	00 7d 10 10 	         LD.H.S.32 (.XD) X1,*X8
 1002df6:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1002dfa:	00 7d 20 0c 	         LD.H.S.32 (.XD) X2,*X6
 1002dfe:	03 60 10 82 	         ADD.32 (.XA) X1,X1,X14
 1002e02:	80 7f 10 10 	||       ST.H.32 (.XD) *X8,X1
 1002e06:	00 7d 10 0a 	         LD.H.S.32 (.XD) X1,*X5
 1002e0a:	03 60 00 80 	         ADD.32 (.XA) X0,X0,X14
 1002e0e:	18 61 90 52 	         SUB.32 (.XA) X9,X9,#1
 1002e12:	80 7f 00 08 	||       ST.H.32 (.XD) *X4,X0
 1002e16:	03 60 20 84 	         ADD.32 (.XA) X2,X2,X14
 1002e1a:	00 7d 00 0e 	||       LD.H.S.32 (.XD) X0,*X7
 1002e1e:	80 7f 20 0c 	         ST.H.32 (.XD) *X6,X2
 1002e22:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1002e26:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1002e2a:	03 60 10 82 	         ADD.32 (.XA) X1,X1,X14
 1002e2e:	80 7f 10 0a 	||       ST.H.32 (.XD) *X5,X1
 1002e32:	03 60 00 80 	         ADD.32 (.XA) X0,X0,X14
 1002e36:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2
 1002e3a:	80 7f 00 0e 	||       ST.H.32 (.XD) *X7,X0
 1002e3e:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1002e42:	88 70 00 12 	||       CMPE.32 (.XD) X0,X9,#0
 1002e46:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002e4a:	00 78 84 05 	|| [X0]  B.32 (.XD) @(1002efa <.BB264_matrix_test>(vliw-4))  ;0x58

01002e4e <.BB266_matrix_test>:
 1002e4e:	00 7d 20 0c 	         LD.H.S.32 (.XD) X2,*X6
 1002e52:	00 7d 10 10 	         LD.H.S.32 (.XD) X1,*X8
 1002e56:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1002e5a:	03 60 20 84 	         ADD.32 (.XA) X2,X2,X14
 1002e5e:	80 7f 20 0c 	||       ST.H.32 (.XD) *X6,X2
 1002e62:	03 60 10 82 	         ADD.32 (.XA) X1,X1,X14
 1002e66:	80 7f 10 10 	||       ST.H.32 (.XD) *X8,X1
 1002e6a:	00 7d 10 0a 	         LD.H.S.32 (.XD) X1,*X5
 1002e6e:	03 60 00 80 	         ADD.32 (.XA) X0,X0,X14
 1002e72:	80 7f 00 08 	||       ST.H.32 (.XD) *X4,X0
 1002e76:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1002e7a:	00 7d 00 0e 	||       LD.H.S.32 (.XD) X0,*X7
 1002e7e:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1002e82:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2
 1002e86:	03 60 10 82 	         ADD.32 (.XA) X1,X1,X14
 1002e8a:	80 7f 10 0a 	||       ST.H.32 (.XD) *X5,X1
 1002e8e:	03 60 00 80 	         ADD.32 (.XA) X0,X0,X14
 1002e92:	80 7f 00 0e 	||       ST.H.32 (.XD) *X7,X0
 1002e96:	18 61 00 52 	         SUB.32 (.XA) X0,X9,#1
 1002e9a:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1002e9e:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002ea2:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002ea6:	00 78 a4 02 	|| [X0]  B.32 (.XD) @(1002efa <.BB264_matrix_test>(vliw-4))  ;0x2a

01002eaa <.BB267_matrix_test>:
 1002eaa:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1002eae:	00 7d 10 0e 	         LD.H.S.32 (.XD) X1,*X7
 1002eb2:	00 7d 20 0c 	         LD.H.S.32 (.XD) X2,*X6
 1002eb6:	03 60 00 80 	         ADD.32 (.XA) X0,X0,X14
 1002eba:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 1002ebe:	03 60 10 82 	         ADD.32 (.XA) X1,X1,X14
 1002ec2:	00 7d 00 10 	||       LD.H.S.32 (.XD) X0,*X8
 1002ec6:	03 60 20 84 	         ADD.32 (.XA) X2,X2,X14
 1002eca:	80 7f 10 0e 	||       ST.H.32 (.XD) *X7,X1
 1002ece:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1002ed2:	00 7d 10 08 	||       LD.H.S.32 (.XD) X1,*X4
 1002ed6:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002eda:	80 7f 20 0c 	||       ST.H.32 (.XD) *X6,X2
 1002ede:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1002ee2:	03 60 00 80 	         ADD.32 (.XA) X0,X0,X14
 1002ee6:	03 60 10 82 	         ADD.32 (.XA) X1,X1,X14
 1002eea:	80 7f 10 08 	||       ST.H.32 (.XD) *X4,X1
 1002eee:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1002ef2:	80 7f 00 10 	||       ST.H.32 (.XD) *X8,X0
 1002ef6:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2

01002efa <.BB264_matrix_test>:
 1002efa:	28 62 90 a4 	         ASR.32 (.XA) X9,X18,#2
 1002efe:	88 70 00 12 	||       CMPE.32 (.XD) X0,X9,#0
 1002f02:	00 78 84 0a 	   [X0]  B.32 (.XD) @(1003052 <.BB189_matrix_test>(vliw-0))  ;0xa8

01002f06 <.BB269_matrix_test>:
 1002f06:	56 7b 90 be 	         ST.W.32 (.XD) *+G7[#26],X9

01002f0a <.BB263_matrix_test>:
 1002f0a:	18 60 10 8a 	         ADD.32 (.XA) X1,X5,#2
 1002f0e:	00 7d 90 02 	||       LD.H.S.32 (.XD) X9,*X1
 1002f12:	03 60 90 92 	         ADD.32 (.XA) X9,X9,X14
 1002f16:	18 60 b0 90 	         ADD.32 (.XA) X11,X8,#2
 1002f1a:	80 7f 90 02 	||       ST.H.32 (.XD) *X1,X9
 1002f1e:	00 7d 90 16 	         LD.H.S.32 (.XD) X9,*X11
 1002f22:	18 60 20 8e 	         ADD.32 (.XA) X2,X7,#2
 1002f26:	00 7d a0 04 	||       LD.H.S.32 (.XD) X10,*X2
 1002f2a:	18 60 00 8c 	         ADD.32 (.XA) X0,X6,#2
 1002f2e:	00 7d 30 00 	||       LD.H.S.32 (.XD) X3,*X0
 1002f32:	03 60 90 92 	         ADD.32 (.XA) X9,X9,X14
 1002f36:	80 7f 90 16 	||       ST.H.32 (.XD) *X11,X9
 1002f3a:	03 60 a0 94 	         ADD.32 (.XA) X10,X10,X14
 1002f3e:	18 60 f0 88 	         ADD.32 (.XA) X15,X4,#2
 1002f42:	80 7f a0 04 	||       ST.H.32 (.XD) *X2,X10
 1002f46:	03 60 30 86 	         ADD.32 (.XA) X3,X3,X14
 1002f4a:	00 7d a0 1e 	||       LD.H.S.32 (.XD) X10,*X15
 1002f4e:	80 7f 30 00 	         ST.H.32 (.XD) *X0,X3
 1002f52:	18 60 20 84 	         ADD.32 (.XA) X2,X2,#2
 1002f56:	18 60 00 80 	         ADD.32 (.XA) X0,X0,#2
 1002f5a:	00 7d 30 04 	||       LD.H.S.32 (.XD) X3,*X2
 1002f5e:	00 7d 90 00 	         LD.H.S.32 (.XD) X9,*X0
 1002f62:	00 7d 00 09 	         LD.H.S.32 (.XD) X16,*X4
 1002f66:	03 60 a0 94 	         ADD.32 (.XA) X10,X10,X14
 1002f6a:	18 60 10 82 	         ADD.32 (.XA) X1,X1,#2
 1002f6e:	80 7f a0 1e 	||       ST.H.32 (.XD) *X15,X10
 1002f72:	00 7d a0 02 	         LD.H.S.32 (.XD) X10,*X1
 1002f76:	03 60 30 86 	         ADD.32 (.XA) X3,X3,X14
 1002f7a:	03 60 90 92 	         ADD.32 (.XA) X9,X9,X14
 1002f7e:	80 7f 30 04 	||       ST.H.32 (.XD) *X2,X3
 1002f82:	18 60 20 84 	         ADD.32 (.XA) X2,X2,#2
 1002f86:	80 7f 90 00 	||       ST.H.32 (.XD) *X0,X9
 1002f8a:	00 7d 90 04 	         LD.H.S.32 (.XD) X9,*X2
 1002f8e:	18 60 f0 9e 	         ADD.32 (.XA) X15,X15,#2
 1002f92:	00 7d 30 1e 	||       LD.H.S.32 (.XD) X3,*X15
 1002f96:	03 60 a0 94 	         ADD.32 (.XA) X10,X10,X14
 1002f9a:	18 60 b0 96 	         ADD.32 (.XA) X11,X11,#2
 1002f9e:	80 7f a0 02 	||       ST.H.32 (.XD) *X1,X10
 1002fa2:	03 60 00 a1 	         ADD.32 (.XA) X16,X16,X14
 1002fa6:	00 7d a0 16 	||       LD.H.S.32 (.XD) X10,*X11
 1002faa:	80 7f 00 09 	         ST.H.32 (.XD) *X4,X16
 1002fae:	03 60 90 92 	         ADD.32 (.XA) X9,X9,X14
 1002fb2:	80 7f 90 04 	||       ST.H.32 (.XD) *X2,X9
 1002fb6:	03 60 30 86 	         ADD.32 (.XA) X3,X3,X14
 1002fba:	18 60 10 82 	         ADD.32 (.XA) X1,X1,#2
 1002fbe:	80 7f 30 1e 	||       ST.H.32 (.XD) *X15,X3
 1002fc2:	03 60 a0 94 	         ADD.32 (.XA) X10,X10,X14
 1002fc6:	00 7d 30 02 	||       LD.H.S.32 (.XD) X3,*X1
 1002fca:	18 60 f0 9e 	         ADD.32 (.XA) X15,X15,#2
 1002fce:	80 7f a0 16 	||       ST.H.32 (.XD) *X11,X10
 1002fd2:	18 60 b0 96 	         ADD.32 (.XA) X11,X11,#2
 1002fd6:	00 7d 90 1e 	||       LD.H.S.32 (.XD) X9,*X15
 1002fda:	00 7d d0 16 	         LD.H.S.32 (.XD) X13,*X11
 1002fde:	18 60 00 80 	         ADD.32 (.XA) X0,X0,#2
 1002fe2:	00 7d a0 00 	||       LD.H.S.32 (.XD) X10,*X0
 1002fe6:	03 60 30 86 	         ADD.32 (.XA) X3,X3,X14
 1002fea:	80 7f 30 02 	||       ST.H.32 (.XD) *X1,X3
 1002fee:	03 60 90 92 	         ADD.32 (.XA) X9,X9,X14
 1002ff2:	00 7d 30 10 	||       LD.H.S.32 (.XD) X3,*X8
 1002ff6:	80 7f 90 1e 	         ST.H.32 (.XD) *X15,X9
 1002ffa:	00 7d 90 0a 	         LD.H.S.32 (.XD) X9,*X5
 1002ffe:	03 60 a0 94 	         ADD.32 (.XA) X10,X10,X14
 1003002:	80 7f a0 00 	||       ST.H.32 (.XD) *X0,X10
 1003006:	00 7d a0 0c 	         LD.H.S.32 (.XD) X10,*X6
 100300a:	03 60 30 86 	         ADD.32 (.XA) X3,X3,X14
 100300e:	18 60 40 9e 	         ADD.32 (.XA) X4,X15,#2
 1003012:	80 7f 30 10 	||       ST.H.32 (.XD) *X8,X3
 1003016:	03 60 d0 9a 	         ADD.32 (.XA) X13,X13,X14
 100301a:	00 7d 30 0e 	||       LD.H.S.32 (.XD) X3,*X7
 100301e:	18 60 80 96 	         ADD.32 (.XA) X8,X11,#2
 1003022:	80 7f d0 16 	||       ST.H.32 (.XD) *X11,X13
 1003026:	03 60 a0 94 	         ADD.32 (.XA) X10,X10,X14
 100302a:	80 7f a0 0c 	||       ST.H.32 (.XD) *X6,X10
 100302e:	03 60 60 92 	         ADD.32 (.XA) X6,X9,X14
 1003032:	80 7f 60 0a 	||       ST.H.32 (.XD) *X5,X6
 1003036:	03 60 30 86 	         ADD.32 (.XA) X3,X3,X14
 100303a:	80 7f 30 0e 	||       ST.H.32 (.XD) *X7,X3
 100303e:	18 60 70 84 	         ADD.32 (.XA) X7,X2,#2
 1003042:	18 60 60 80 	         ADD.32 (.XA) X6,X0,#2
 1003046:	84 70 00 4e 	||       CMPE.32 (.XD) X0,X7,X17
 100304a:	18 60 50 82 	         ADD.32 (.XA) X5,X1,#2
 100304e:	ff 78 ec f5 	|| [!X0] B.32 (.XD) @(1002f0a <.BB263_matrix_test>(vliw-4))  ;0xfff5e

01003052 <.BB189_matrix_test>:
 1003052:	04 60 10 6d 	         ADD.32 (.XA) X17,X22,X17
 1003056:	05 60 90 6c 	         ADD.32 (.XA) X9,X22,X21
 100305a:	06 60 f0 78 	         ADD.32 (.XA) X15,G4,G1
 100305e:	05 60 d0 38 	         ADD.32 (.XA) X13,G4,X20
 1003062:	19 60 80 71 	         ADD.32 (.XA) G0,G0,#5
 1003066:	06 60 b0 b8 	         ADD.32 (.XA) X11,G4,G2
 100306a:	05 70 00 f0 	||       CMPG.S.32 (.XD) X0,G0,X23
 100306e:	07 60 a0 78 	         ADD.32 (.XA) X10,G4,G5
 1003072:	ff 78 ec e9 	|| [!X0] B.32 (.XD) @(1002dae <.BB185_matrix_test+0x8>(vliw-4))  ;0xffe9e

01003076 <.BB190_matrix_test>:
 1003076:	44 70 00 b0 	         CMPL.S.32 (.XD) X0,G0,X18
 100307a:	00 78 2c 08 	   [!X0] B.32 (.XD) @(100317e <.BB200_matrix_test+0x18>(vliw-0))  ;0x82
 100307e:	48 70 00 64 	         CMPL.S.32 (.XD) X0,X18,#1
 1003082:	00 78 c4 07 	   [X0]  B.32 (.XD) @(100317a <.BB200_matrix_test+0x14>(vliw-0))  ;0x7c

01003086 <.BB192_matrix_test>:
 1003086:	00 78 a0 00 	         B.32 (.XD) @(100309a <.BB194_matrix_test+0x4>(vliw-0))  ;0xa
 100308a:	08 70 00 24 	         CMPG.S.32 (.XD) X0,X18,#0
 100308e:	00 6c 80 01 	         MOV.K.32 (.XM) G0,#0		;0x0
 1003092:	00 78 6c 07 	|| [!X0] B.32 (.XD) @(100317e <.BB200_matrix_test+0x18>(vliw-4))  ;0x76

01003096 <.BB194_matrix_test>:
 1003096:	ff 78 40 ff 	         B.32 (.XD) @(100307e <.BB190_matrix_test+0x8>(vliw-0))  ;0xffff4
 100309a:	08 62 40 64 	         ASL.32 (.XA) X4,X18,#1
 100309e:	2c 68 90 b0 	||       MUL.S.L.32 (.XM) X9,G0,X18
 10030a2:	fa 63 e0 26 	         NEG.32 (.XA) X14,X19
 10030a6:	08 62 b0 52 	         ASL.32 (.XA) X11,X9,#1
 10030aa:	02 60 b0 d8 	         ADD.32 (.XA) X11,X12,X11
 10030ae:	04 60 90 92 	         ADD.32 (.XA) X9,X9,X18
 10030b2:	08 62 90 52 	         ASL.32 (.XA) X9,X9,#1
 10030b6:	02 60 90 58 	         ADD.32 (.XA) X9,X12,X9

010030ba <.BB196_matrix_test>:
 10030ba:	fa 6b 50 56 	||       MOV.R.32 (.XM) X5,X11

010030be <.BB198_matrix_test>:
 10030be:	68 63 60 e4 	         AND.32 (.XA) X6,X18,#3
 10030c2:	88 70 00 0c 	||       CMPE.32 (.XD) X0,X6,#0
 10030c6:	00 78 64 02 	   [X0]  B.32 (.XD) @(1003112 <.BB274_matrix_test>(vliw-0))  ;0x26

010030ca <.BB275_matrix_test>:
 10030ca:	00 7d 00 16 	         LD.H.S.32 (.XD) X0,*X11
 10030ce:	03 60 00 80 	         ADD.32 (.XA) X0,X0,X14
 10030d2:	18 61 60 4c 	         SUB.32 (.XA) X6,X6,#1
 10030d6:	80 7f 00 16 	||       ST.H.32 (.XD) *X11,X0
 10030da:	88 70 00 0c 	         CMPE.32 (.XD) X0,X6,#0
 10030de:	18 60 50 96 	         ADD.32 (.XA) X5,X11,#2
 10030e2:	00 78 84 01 	|| [X0]  B.32 (.XD) @(1003112 <.BB274_matrix_test>(vliw-4))  ;0x18

010030e6 <.BB276_matrix_test>:
 10030e6:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10030ea:	03 60 00 80 	         ADD.32 (.XA) X0,X0,X14
 10030ee:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 10030f2:	18 61 00 4c 	         SUB.32 (.XA) X0,X6,#1
 10030f6:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10030fa:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10030fe:	00 78 a4 00 	|| [X0]  B.32 (.XD) @(1003112 <.BB274_matrix_test>(vliw-4))  ;0xa

01003102 <.BB277_matrix_test>:
 1003102:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1003106:	03 60 00 80 	         ADD.32 (.XA) X0,X0,X14
 100310a:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 100310e:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2

01003112 <.BB274_matrix_test>:
 1003112:	28 62 a0 a4 	         ASR.32 (.XA) X10,X18,#2
 1003116:	88 70 00 14 	||       CMPE.32 (.XD) X0,X10,#0
 100311a:	00 78 64 02 	   [X0]  B.32 (.XD) @(1003166 <.BB200_matrix_test>(vliw-0))  ;0x26

0100311e <.BB273_matrix_test>:
 100311e:	18 60 70 8a 	         ADD.32 (.XA) X7,X5,#2
 1003122:	00 7d 80 0e 	||       LD.H.S.32 (.XD) X8,*X7
 1003126:	00 7d 10 0a 	         LD.H.S.32 (.XD) X1,*X5
 100312a:	18 60 30 8e 	         ADD.32 (.XA) X3,X7,#2
 100312e:	00 7d 60 06 	||       LD.H.S.32 (.XD) X6,*X3
 1003132:	18 60 00 86 	         ADD.32 (.XA) X0,X3,#2
 1003136:	00 7d 20 00 	||       LD.H.S.32 (.XD) X2,*X0
 100313a:	03 60 80 90 	         ADD.32 (.XA) X8,X8,X14
 100313e:	80 7f 80 0e 	||       ST.H.32 (.XD) *X7,X8
 1003142:	03 60 10 82 	         ADD.32 (.XA) X1,X1,X14
 1003146:	80 7f 10 0a 	||       ST.H.32 (.XD) *X5,X1
 100314a:	03 60 60 8c 	         ADD.32 (.XA) X6,X6,X14
 100314e:	80 7f 60 06 	||       ST.H.32 (.XD) *X3,X6
 1003152:	03 60 20 84 	         ADD.32 (.XA) X2,X2,X14
 1003156:	18 60 50 80 	         ADD.32 (.XA) X5,X0,#2
 100315a:	80 7f 20 00 	||       ST.H.32 (.XD) *X0,X2
 100315e:	82 70 00 4a 	         CMPE.32 (.XD) X0,X5,X9
 1003162:	ff 78 ec fd 	   [!X0] B.32 (.XD) @(100311e <.BB273_matrix_test>(vliw-0))  ;0xfffde

01003166 <.BB200_matrix_test>:
 1003166:	18 60 80 71 	         ADD.32 (.XA) G0,G0,#1
 100316a:	01 60 90 12 	         ADD.32 (.XA) X9,X9,X4
 100316e:	84 70 00 b0 	||       CMPE.32 (.XD) X0,G0,X18
 1003172:	01 60 b0 16 	         ADD.32 (.XA) X11,X11,X4
 1003176:	ff 78 2c fa 	|| [!X0] B.32 (.XD) @(10030ba <.BB196_matrix_test>(vliw-4))  ;0xfffa2
 100317a:	00 78 20 00 	         B.32 (.XD) @(100317e <.BB200_matrix_test+0x18>(vliw-0))  ;0x2
 100317e:	52 7e 20 ff 	         LD.W.32 (.XD) X18,*+G7[#11]
 1003182:	52 7e 30 bf 	         LD.W.32 (.XD) X19,*+G7[#10]
 1003186:	51 7e 40 bf 	         LD.W.32 (.XD) X20,*+G7[#6]
 100318a:	55 7e c0 7f 	         LD.W.32 (.XD) G4,*+G7[#21]
 100318e:	53 7e 50 7f 	         LD.W.32 (.XD) X21,*+G7[#13]
 1003192:	52 7e 60 7f 	         LD.W.32 (.XD) X22,*+G7[#9]
 1003196:	51 7e 70 ff 	         LD.W.32 (.XD) X23,*+G7[#7]
 100319a:	01 64 f0 81 	         ADDK.32 (.XA) G7,#192		;0xc0
 100319e:	fb 6b c0 79 	||       SXT2.32 (.XM) G4,G4
 10031a2:	e0 5e       	||       RET.16 (.XD) 
	...

010031c0 <core_init_matrix>:
 10031c0:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10031c4:	28 70 00 14 	||       CMPG.U.32 (.XD) X0,X10,#0
 10031c8:	88 70 80 19 	         CMPE.32 (.XD) G0,X12,#0
 10031cc:	ff 65 f0 41 	         ADDK.32 (.XA) G7,#-96		;0xffa0
 10031d0:	fa 6b 60 5a 	||       MOV.R.32 (.XM) X6,X13
 10031d4:	50 7b 20 ff 	||       ST.W.32 (.XD) *+G7[#3],X18
 10031d8:	00 6c 70 02 	         MOV.K.32 (.XM) X7,#1		;0x1
 10031dc:	50 7b 30 bf 	||       ST.W.32 (.XD) *+G7[#2],X19
 10031e0:	68 63 80 71 	         AND.32 (.XA) G0,G0,#1
 10031e4:	50 7b 40 7f 	||       ST.W.32 (.XD) *+G7[#1],X20
 10031e8:	fa 6b 41 4e 	   [G0]  MOV.R.32 (.XM) X4,X7
 10031ec:	50 7b 60 3f 	||       ST.W.32 (.XD) *+G7[#0],X22
 10031f0:	fa 6b 49 58 	   [!G0] MOV.R.32 (.XM) X4,X12
 10031f4:	00 78 ec 1b 	|| [!X0] B.32 (.XD) @(1003570 <.BB12_core_init_matrix+0x24>(vliw-4))  ;0x1be

010031f8 <.BB17_core_init_matrix>:
 10031f8:	fa 6b c0 4b 	         MOV.R.32 (.XM) G4,X5
 10031fc:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1003200:	29 68 90 4b 	||       MUL.S.L.32 (.XM) G1,X5,X5
 1003204:	08 62 90 f3 	         ASL.32 (.XA) G1,G1,#3
 1003208:	26 70 90 55 	||       CMPG.U.32 (.XD) G1,X10,G1
 100320c:	00 78 aa 01 	   [!G1] B.32 (.XD) @(1003240 <.BB18_core_init_matrix>(vliw-0))  ;0x1a

01003210 <.BB20_core_init_matrix>:
 1003210:	fa 6b c0 4b 	         MOV.R.32 (.XM) G4,X5
 1003214:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1003218:	29 68 00 4a 	||       MUL.S.L.32 (.XM) X0,X5,X5
 100321c:	08 62 00 c0 	         ASL.32 (.XA) X0,X0,#3
 1003220:	20 70 00 14 	||       CMPG.U.32 (.XD) X0,X10,X0
 1003224:	00 78 ec 00 	   [!X0] B.32 (.XD) @(1003240 <.BB18_core_init_matrix>(vliw-0))  ;0xe
 1003228:	fa 6b c0 4b 	         MOV.R.32 (.XM) G4,X5
 100322c:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1003230:	29 68 00 4a 	||       MUL.S.L.32 (.XM) X0,X5,X5
 1003234:	08 62 00 c0 	         ASL.32 (.XA) X0,X0,#3
 1003238:	20 70 00 14 	||       CMPG.U.32 (.XD) X0,X10,X0
 100323c:	ff 78 e4 fd 	   [X0]  B.32 (.XD) @(10031f8 <.BB17_core_init_matrix>(vliw-0))  ;0xfffde

01003240 <.BB18_core_init_matrix>:
 1003240:	28 70 00 38 	         CMPG.U.32 (.XD) X0,G4,#0
 1003244:	00 78 8c 18 	   [!X0] B.32 (.XD) @(1003554 <.BB12_core_init_matrix+0x8>(vliw-0))  ;0x188

01003248 <.BB5_core_init_matrix>:
 1003248:	48 70 00 8a 	         CMPL.S.32 (.XD) X0,X5,#2
 100324c:	00 78 44 19 	   [X0]  B.32 (.XD) @(1003574 <.BB12_core_init_matrix+0x28>(vliw-0))  ;0x194

01003250 <.BB6_core_init_matrix>:
 1003250:	08 62 30 79 	         ASL.32 (.XA) X19,G4,#1
 1003254:	18 61 20 57 	         SUB.32 (.XA) X18,X11,#1
 1003258:	2f 68 d0 38 	||       MUL.S.L.32 (.XM) X13,G4,G4
 100325c:	6f 63 20 25 	         AND.32 (.XA) X18,X18,#-4
 1003260:	08 62 d0 5a 	         ASL.32 (.XA) X13,X13,#1
 1003264:	00 6c 10 03 	||       MOV.K.32 (.XM) X17,#1		;0x1
 1003268:	04 60 60 9b 	         ADD.32 (.XA) X22,X13,X18
 100326c:	00 6c 90 00 	||       MOV.K.32 (.XM) X9,#0		;0x0
 1003270:	19 60 80 2d 	         ADD.32 (.XA) G0,X22,#4
 1003274:	00 6c a0 00 	||       MOV.K.32 (.XM) X10,#0		;0x0
 1003278:	05 60 00 a7 	         ADD.32 (.XA) X16,X19,X22
 100327c:	00 6c 90 01 	||       MOV.K.32 (.XM) G1,#0		;0x0
 1003280:	19 60 00 21 	         ADD.32 (.XA) X16,X16,#4

01003284 <.BB7_core_init_matrix>:
 1003284:	51 7b 60 3e 	||       ST.W.32 (.XD) *+G7[#4],X6
 1003288:	fa 6b 70 70 	         MOV.R.32 (.XM) X7,G0
 100328c:	fa 6b 60 62 	         MOV.R.32 (.XM) X6,X17
 1003290:	04 60 80 92 	         ADD.32 (.XA) X8,X9,X18
 1003294:	00 6c 50 00 	||       MOV.K.32 (.XM) X5,#0		;0x0
 1003298:	fa 6b a0 53 	         MOV.R.32 (.XM) G2,X9
 100329c:	01 61 f0 54 	         SUB.32 (.XA) X15,X10,X5
 10032a0:	fa 6b d0 55 	||       MOV.R.32 (.XM) G5,X10
 10032a4:	19 60 80 10 	         ADD.32 (.XA) X8,X8,#4

010032a8 <.BB21_core_init_matrix>:
 10032a8:	68 63 90 f8 	         AND.32 (.XA) X9,G4,#3
 10032ac:	88 70 00 12 	||       CMPE.32 (.XD) X0,X9,#0
 10032b0:	00 78 c4 08 	   [X0]  B.32 (.XD) @(10033c8 <.BB24_core_init_matrix>(vliw-0))  ;0x8c

010032b4 <.BB25_core_init_matrix>:
 10032b4:	18 60 70 b0 	         ADD.32 (.XA) X7,G0,#2
 10032b8:	29 68 10 22 	||       MUL.S.L.32 (.XM) X1,X17,X4
 10032bc:	18 60 60 62 	         ADD.32 (.XA) X6,X17,#1
 10032c0:	ff 6d 30 fe 	||       MOV.K.32 (.XM) X3,#-1		;0xffff
 10032c4:	00 6e 30 00 	         MOV.KH.32 (.XM) X3,#0		;0x0
 10032c8:	f8 63 20 02 	         ABS.32 (.XA) X2,X1
 10032cc:	48 70 10 02 	||       CMPL.S.32 (.XD) X1,X1,#0
 10032d0:	60 63 20 c4 	         AND.32 (.XA) X2,X2,X3
 10032d4:	fa 63 45 04 	   [X1]  NEG.32 (.XA) X4,X2
 10032d8:	03 60 00 ca 	         ADD.32 (.XA) X0,X5,X15
 10032dc:	fa 6b 4d 44 	|| [!X1] MOV.R.32 (.XM) X4,X2
 10032e0:	01 60 10 00 	         ADD.32 (.XA) X1,X0,X4
 10032e4:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 10032e8:	00 60 00 40 	         ADD.32 (.XA) X0,X0,X1
 10032ec:	01 6c 20 fe 	||       MOV.K.32 (.XM) X2,#255		;0xff
 10032f0:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10032f4:	80 7f 10 30 	||       ST.H.32 (.XD) *G0,X1
 10032f8:	60 63 00 80 	         AND.32 (.XA) X0,X0,X2
 10032fc:	18 61 90 52 	         SUB.32 (.XA) X9,X9,#1
 1003300:	80 7f 00 10 	||       ST.H.32 (.XD) *X8,X0
 1003304:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1003308:	88 70 00 12 	||       CMPE.32 (.XD) X0,X9,#0
 100330c:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2
 1003310:	00 78 c4 05 	|| [X0]  B.32 (.XD) @(10033c8 <.BB24_core_init_matrix>(vliw-4))  ;0x5c

01003314 <.BB26_core_init_matrix>:
 1003314:	29 68 10 0c 	         MUL.S.L.32 (.XM) X1,X6,X4
 1003318:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 100331c:	03 60 00 ca 	         ADD.32 (.XA) X0,X5,X15
 1003320:	ff 6d 30 fe 	||       MOV.K.32 (.XM) X3,#-1		;0xffff
 1003324:	00 6e 30 00 	         MOV.KH.32 (.XM) X3,#0		;0x0
 1003328:	f8 63 20 02 	         ABS.32 (.XA) X2,X1
 100332c:	48 70 10 02 	||       CMPL.S.32 (.XD) X1,X1,#0
 1003330:	60 63 20 c4 	         AND.32 (.XA) X2,X2,X3
 1003334:	fa 63 45 04 	   [X1]  NEG.32 (.XA) X4,X2
 1003338:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 100333c:	fa 6b 4d 44 	|| [!X1] MOV.R.32 (.XM) X4,X2
 1003340:	01 60 10 00 	         ADD.32 (.XA) X1,X0,X4
 1003344:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1003348:	00 60 00 40 	         ADD.32 (.XA) X0,X0,X1
 100334c:	01 6c 20 fe 	||       MOV.K.32 (.XM) X2,#255		;0xff
 1003350:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1003354:	80 7f 10 0e 	||       ST.H.32 (.XD) *X7,X1
 1003358:	60 63 00 80 	         AND.32 (.XA) X0,X0,X2
 100335c:	80 7f 00 10 	||       ST.H.32 (.XD) *X8,X0
 1003360:	18 61 00 52 	         SUB.32 (.XA) X0,X9,#1
 1003364:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1003368:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 100336c:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2
 1003370:	00 78 c4 02 	|| [X0]  B.32 (.XD) @(10033c8 <.BB24_core_init_matrix>(vliw-4))  ;0x2c

01003374 <.BB27_core_init_matrix>:
 1003374:	29 68 10 0c 	         MUL.S.L.32 (.XM) X1,X6,X4
 1003378:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 100337c:	03 60 00 ca 	         ADD.32 (.XA) X0,X5,X15
 1003380:	ff 6d 30 fe 	||       MOV.K.32 (.XM) X3,#-1		;0xffff
 1003384:	00 6e 30 00 	         MOV.KH.32 (.XM) X3,#0		;0x0
 1003388:	f8 63 20 02 	         ABS.32 (.XA) X2,X1
 100338c:	48 70 10 02 	||       CMPL.S.32 (.XD) X1,X1,#0
 1003390:	60 63 20 c4 	         AND.32 (.XA) X2,X2,X3
 1003394:	fa 63 45 04 	   [X1]  NEG.32 (.XA) X4,X2
 1003398:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 100339c:	fa 6b 4d 44 	|| [!X1] MOV.R.32 (.XM) X4,X2
 10033a0:	01 60 10 00 	         ADD.32 (.XA) X1,X0,X4
 10033a4:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 10033a8:	80 7f 10 0e 	||       ST.H.32 (.XD) *X7,X1
 10033ac:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 10033b0:	00 60 00 40 	         ADD.32 (.XA) X0,X0,X1
 10033b4:	01 6c 10 fe 	||       MOV.K.32 (.XM) X1,#255		;0xff
 10033b8:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10033bc:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 10033c0:	80 7f 00 10 	||       ST.H.32 (.XD) *X8,X0
 10033c4:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2

010033c8 <.BB24_core_init_matrix>:
 10033c8:	28 62 40 b9 	         ASR.32 (.XA) X20,G4,#2
 10033cc:	88 70 00 28 	||       CMPE.32 (.XD) X0,X20,#0
 10033d0:	00 78 e4 0a 	   [X0]  B.32 (.XD) @(100352c <.BB11_core_init_matrix>(vliw-0))  ;0xae

010033d4 <.BB23_core_init_matrix>:
 10033d4:	29 68 00 0c 	         MUL.S.L.32 (.XM) X0,X6,X4
 10033d8:	ff 6d 20 fe 	         MOV.K.32 (.XM) X2,#-1		;0xffff
 10033dc:	00 6e 20 00 	         MOV.KH.32 (.XM) X2,#0		;0x0
 10033e0:	f8 63 10 00 	         ABS.32 (.XA) X1,X0
 10033e4:	48 70 00 00 	||       CMPL.S.32 (.XD) X0,X0,#0
 10033e8:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 10033ec:	fa 63 44 02 	   [X0]  NEG.32 (.XA) X4,X1
 10033f0:	03 60 b0 ca 	         ADD.32 (.XA) X11,X5,X15
 10033f4:	fa 6b 4c 42 	|| [!X0] MOV.R.32 (.XM) X4,X1
 10033f8:	01 60 c0 16 	         ADD.32 (.XA) X12,X11,X4
 10033fc:	18 60 c0 58 	         ADD.32 (.XA) X12,X12,#1
 1003400:	80 7f c0 0e 	||       ST.H.32 (.XD) *X7,X12
 1003404:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1003408:	03 60 b0 16 	         ADD.32 (.XA) X11,X11,X12
 100340c:	18 60 b0 56 	         ADD.32 (.XA) X11,X11,#1
 1003410:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1003414:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1003418:	29 68 00 0c 	||       MUL.S.L.32 (.XM) X0,X6,X4
 100341c:	03 60 90 ca 	         ADD.32 (.XA) X9,X5,X15
 1003420:	ff 6d 20 fe 	||       MOV.K.32 (.XM) X2,#-1		;0xffff
 1003424:	00 6e 20 00 	         MOV.KH.32 (.XM) X2,#0		;0x0
 1003428:	f8 63 10 00 	         ABS.32 (.XA) X1,X0
 100342c:	48 70 00 00 	||       CMPL.S.32 (.XD) X0,X0,#0
 1003430:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1003434:	fa 63 44 02 	   [X0]  NEG.32 (.XA) X4,X1
 1003438:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 100343c:	fa 6b 4c 42 	|| [!X0] MOV.R.32 (.XM) X4,X1
 1003440:	01 60 a0 12 	         ADD.32 (.XA) X10,X9,X4
 1003444:	18 60 a0 54 	         ADD.32 (.XA) X10,X10,#1
 1003448:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 100344c:	02 60 90 92 	         ADD.32 (.XA) X9,X9,X10
 1003450:	29 68 00 0c 	||       MUL.S.L.32 (.XM) X0,X6,X4
 1003454:	18 60 90 52 	         ADD.32 (.XA) X9,X9,#1
 1003458:	ff 6d 20 fe 	||       MOV.K.32 (.XM) X2,#-1		;0xffff
 100345c:	00 6e 20 00 	         MOV.KH.32 (.XM) X2,#0		;0x0
 1003460:	f8 63 10 00 	         ABS.32 (.XA) X1,X0
 1003464:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1003468:	03 60 20 ca 	         ADD.32 (.XA) X2,X5,X15
 100346c:	48 70 00 00 	||       CMPL.S.32 (.XD) X0,X0,#0
 1003470:	fa 63 44 02 	   [X0]  NEG.32 (.XA) X4,X1
 1003474:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1003478:	fa 6b 4c 42 	|| [!X0] MOV.R.32 (.XM) X4,X1
 100347c:	01 60 30 04 	         ADD.32 (.XA) X3,X2,X4
 1003480:	18 60 30 46 	         ADD.32 (.XA) X3,X3,#1
 1003484:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1003488:	00 60 20 c4 	         ADD.32 (.XA) X2,X2,X3
 100348c:	29 68 10 0c 	||       MUL.S.L.32 (.XM) X1,X6,X4
 1003490:	18 60 20 44 	         ADD.32 (.XA) X2,X2,#1
 1003494:	ff 6d 00 fe 	||       MOV.K.32 (.XM) X0,#-1		;0xffff
 1003498:	00 6e 00 00 	         MOV.KH.32 (.XM) X0,#0		;0x0
 100349c:	f8 63 e0 02 	         ABS.32 (.XA) X14,X1
 10034a0:	48 70 10 02 	||       CMPL.S.32 (.XD) X1,X1,#0
 10034a4:	60 63 e0 1c 	         AND.32 (.XA) X14,X14,X0
 10034a8:	fa 63 45 1c 	   [X1]  NEG.32 (.XA) X4,X14
 10034ac:	03 60 00 ca 	         ADD.32 (.XA) X0,X5,X15
 10034b0:	fa 6b 4d 5c 	|| [!X1] MOV.R.32 (.XM) X4,X14
 10034b4:	01 60 10 00 	         ADD.32 (.XA) X1,X0,X4
 10034b8:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 10034bc:	00 60 00 40 	         ADD.32 (.XA) X0,X0,X1
 10034c0:	01 6c e0 fe 	||       MOV.K.32 (.XM) X14,#255		;0xff
 10034c4:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10034c8:	63 63 00 80 	         AND.32 (.XA) X0,X0,X14
 10034cc:	01 6c e0 fe 	||       MOV.K.32 (.XM) X14,#255		;0xff
 10034d0:	63 63 20 84 	         AND.32 (.XA) X2,X2,X14
 10034d4:	01 6c e0 fe 	||       MOV.K.32 (.XM) X14,#255		;0xff
 10034d8:	63 63 90 92 	         AND.32 (.XA) X9,X9,X14
 10034dc:	01 6c e0 fe 	||       MOV.K.32 (.XM) X14,#255		;0xff
 10034e0:	63 63 b0 96 	         AND.32 (.XA) X11,X11,X14
 10034e4:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10034e8:	80 7f b0 10 	||       ST.H.32 (.XD) *X8,X11
 10034ec:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2
 10034f0:	80 7f a0 0e 	||       ST.H.32 (.XD) *X7,X10
 10034f4:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 10034f8:	80 7f 90 10 	||       ST.H.32 (.XD) *X8,X9
 10034fc:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2
 1003500:	80 7f 30 0e 	||       ST.H.32 (.XD) *X7,X3
 1003504:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1003508:	80 7f 20 10 	||       ST.H.32 (.XD) *X8,X2
 100350c:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2
 1003510:	80 7f 10 0e 	||       ST.H.32 (.XD) *X7,X1
 1003514:	18 60 70 8e 	         ADD.32 (.XA) X7,X7,#2
 1003518:	80 7f 00 10 	||       ST.H.32 (.XD) *X8,X0
 100351c:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1003520:	84 70 00 0e 	||       CMPE.32 (.XD) X0,X7,X16
 1003524:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2
 1003528:	ff 78 6c f5 	|| [!X0] B.32 (.XD) @(10033d4 <.BB23_core_init_matrix>(vliw-4))  ;0xfff56

0100352c <.BB11_core_init_matrix>:
 100352c:	04 60 00 e1 	         ADD.32 (.XA) X16,X16,X19
 1003530:	04 60 80 f1 	         ADD.32 (.XA) G0,G0,X19
 1003534:	04 60 90 f4 	         ADD.32 (.XA) X9,G2,X19
 1003538:	18 60 90 73 	         ADD.32 (.XA) G1,G1,#1
 100353c:	07 60 a0 78 	         ADD.32 (.XA) X10,G4,G5
 1003540:	87 70 00 32 	||       CMPE.32 (.XD) X0,G1,G4
 1003544:	07 60 10 23 	         ADD.32 (.XA) X17,X17,G4
 1003548:	ff 78 0c ea 	|| [!X0] B.32 (.XD) @(1003288 <.BB7_core_init_matrix+0x4>(vliw-4))  ;0xffea0

0100354c <.BB12_core_init_matrix>:
 100354c:	51 7e 60 3e 	         LD.W.32 (.XD) X6,*+G7[#4]
 1003550:	00 78 c0 01 	         B.32 (.XD) @(1003588 <.BB12_core_init_matrix+0x3c>(vliw-0))  ;0x1c
 1003554:	2f 68 60 39 	         MUL.S.L.32 (.XM) X22,G4,G4
 1003558:	18 61 20 57 	         SUB.32 (.XA) X18,X11,#1
 100355c:	08 62 60 6d 	         ASL.32 (.XA) X22,X22,#1
 1003560:	6f 63 20 25 	         AND.32 (.XA) X18,X18,#-4
 1003564:	fa 6b d0 6c 	||       MOV.R.32 (.XM) X13,X22
 1003568:	04 60 60 ad 	         ADD.32 (.XA) X22,X22,X18
 100356c:	00 78 e0 00 	||       B.32 (.XD) @(1003588 <.BB12_core_init_matrix+0x3c>(vliw-4))  ;0xe
 1003570:	ff 6d c0 ff 	         MOV.K.32 (.XM) G4,#-1		;0xffff
 1003574:	18 61 20 57 	         SUB.32 (.XA) X18,X11,#1
 1003578:	2f 68 d0 38 	||       MUL.S.L.32 (.XM) X13,G4,G4
 100357c:	6f 63 20 25 	         AND.32 (.XA) X18,X18,#-4
 1003580:	08 62 d0 5a 	         ASL.32 (.XA) X13,X13,#1
 1003584:	04 60 60 9b 	         ADD.32 (.XA) X22,X13,X18
 1003588:	19 60 10 2c 	         ADD.32 (.XA) X1,X22,#4
 100358c:	19 60 20 24 	         ADD.32 (.XA) X2,X18,#4
 1003590:	05 60 00 9a 	         ADD.32 (.XA) X0,X13,X22
 1003594:	00 7b c0 0d 	||       ST.W.32 (.XD) *X6,G4
 1003598:	18 60 00 c0 	         ADD.32 (.XA) X0,X0,#3
 100359c:	50 7b 20 4c 	||       ST.W.32 (.XD) *+X6[#1],X2
 10035a0:	6f 63 00 00 	         AND.32 (.XA) X0,X0,#-4
 10035a4:	50 7b 10 8c 	||       ST.W.32 (.XD) *+X6[#2],X1
 10035a8:	19 60 00 00 	         ADD.32 (.XA) X0,X0,#4
 10035ac:	50 7b 00 cc 	||       ST.W.32 (.XD) *+X6[#3],X0
 10035b0:	50 7e 20 ff 	         LD.W.32 (.XD) X18,*+G7[#3]
 10035b4:	50 7e 30 bf 	         LD.W.32 (.XD) X19,*+G7[#2]
 10035b8:	50 7e 40 7f 	         LD.W.32 (.XD) X20,*+G7[#1]
 10035bc:	50 7e 60 3f 	         LD.W.32 (.XD) X22,*+G7[#0]
 10035c0:	00 64 f0 c1 	         ADDK.32 (.XA) G7,#96		;0x60
 10035c4:	e0 5e       	||       RET.16 (.XD) 
	...

010035e0 <matrix_sum>:
 10035e0:	28 70 00 14 	         CMPG.U.32 (.XD) X0,X10,#0
 10035e4:	ff 65 f0 01 	         ADDK.32 (.XA) G7,#-128		;0xff80
 10035e8:	52 7b 20 3f 	||       ST.W.32 (.XD) *+G7[#8],X18
 10035ec:	52 7b b0 fe 	         ST.W.32 (.XD) *+G7[#11],X11
 10035f0:	51 7b 30 7f 	         ST.W.32 (.XD) *+G7[#5],X19
 10035f4:	51 7b 40 3f 	         ST.W.32 (.XD) *+G7[#4],X20
 10035f8:	50 7b 60 ff 	         ST.W.32 (.XD) *+G7[#3],X22
 10035fc:	51 7b 50 ff 	         ST.W.32 (.XD) *+G7[#7],X21
 1003600:	51 7b 70 bf 	         ST.W.32 (.XD) *+G7[#6],X23
 1003604:	00 78 2c 17 	   [!X0] B.32 (.XD) @(10038e8 <.BB43_matrix_sum+0xc>(vliw-0))  ;0x172

01003608 <.BB2_matrix_sum>:
 1003608:	48 70 80 55 	         CMPL.S.32 (.XD) G0,X10,#1
 100360c:	00 78 a1 16 	   [G0]  B.32 (.XD) @(10038e0 <.BB43_matrix_sum+0x4>(vliw-0))  ;0x16a

01003610 <.BB3_matrix_sum>:
 1003610:	52 7e a0 ff 	         LD.W.32 (.XD) G2,*+G7[#11]
 1003614:	08 62 b0 94 	         ASL.32 (.XA) X11,X10,#2
 1003618:	1a 60 30 35 	         ADD.32 (.XA) X19,G2,#8
 100361c:	19 60 40 35 	         ADD.32 (.XA) X20,G2,#4
 1003620:	08 70 00 14 	||       CMPG.S.32 (.XD) X0,X10,#0
 1003624:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1003628:	06 60 d0 97 	         ADD.32 (.XA) G5,X11,G2
 100362c:	52 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#9],X0
 1003630:	19 60 20 d4 	         ADD.32 (.XA) X2,X10,#7
 1003634:	48 70 00 14 	||       CMPL.S.32 (.XD) X0,X10,#0
 1003638:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 100363c:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1003640:	00 6c 90 01 	||       MOV.K.32 (.XM) G1,#0		;0x0
 1003644:	28 62 14 c4 	   [X0]  ASR.32 (.XA) X1,X2,#3
 1003648:	00 6c c0 01 	||       MOV.K.32 (.XM) G4,#0		;0x0
 100364c:	28 62 1c d4 	   [!X0] ASR.32 (.XA) X1,X10,#3
 1003650:	08 62 00 c2 	         ASL.32 (.XA) X0,X1,#3
 1003654:	08 70 10 02 	||       CMPG.S.32 (.XD) X1,X1,#0
 1003658:	00 6c 20 01 	         MOV.K.32 (.XM) X18,#0		;0x0
 100365c:	68 63 10 42 	         AND.32 (.XA) X1,X1,#1
 1003660:	00 6c 60 01 	||       MOV.K.32 (.XM) X22,#0		;0x0
 1003664:	19 60 20 c0 	         ADD.32 (.XA) X2,X0,#7
 1003668:	fa 6b 50 75 	||       MOV.R.32 (.XM) X21,G2
 100366c:	08 62 00 80 	         ASL.32 (.XA) X0,X0,#2
 1003670:	00 60 a0 35 	         ADD.32 (.XA) G2,G2,X0
 1003674:	52 7b 20 be 	||       ST.W.32 (.XD) *+G7[#10],X2
 1003678:	53 7b 10 3e 	         ST.W.32 (.XD) *+G7[#12],X1
 100367c:	19 60 a0 35 	         ADD.32 (.XA) G2,G2,#4

01003680 <.BB4_matrix_sum>:
 1003680:	53 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[#12]
 1003684:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1003688:	00 6c 10 01 	         MOV.K.32 (.XM) X17,#0		;0x0
 100368c:	00 78 c4 0e 	|| [X0]  B.32 (.XD) @(1003864 <.BB33_matrix_sum+0x1c>(vliw-4))  ;0xec

01003690 <.BB6_matrix_sum>:
 1003690:	1f 60 90 2a 	         ADD.32 (.XA) X9,X21,#28
 1003694:	1e 60 d0 2a 	         ADD.32 (.XA) X13,X21,#24
 1003698:	1d 60 e0 2a 	         ADD.32 (.XA) X14,X21,#20
 100369c:	fa 6b 60 66 	||       MOV.R.32 (.XM) X6,X19
 10036a0:	1c 60 80 2a 	         ADD.32 (.XA) X8,X21,#16
 10036a4:	fa 6b f0 68 	||       MOV.R.32 (.XM) X15,X20
 10036a8:	1b 60 70 2a 	         ADD.32 (.XA) X7,X21,#12
 10036ac:	fa 6b 50 6a 	||       MOV.R.32 (.XM) X5,X21

010036b0 <.BB48_matrix_sum>:
 10036b0:	00 7e 80 0b 	||       LD.W.32 (.XD) G0,*X5
 10036b4:	01 60 40 30 	         ADD.32 (.XA) X4,G0,X4
 10036b8:	41 70 00 18 	||       CMPL.S.32 (.XD) X0,X12,X4
 10036bc:	00 78 8c 00 	   [!X0] B.32 (.XD) @(10036cc <.BB9_matrix_sum+0xc>(vliw-0))  ;0x8

010036c0 <.BB9_matrix_sum>:
 10036c0:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 10036c4:	1a 60 c0 b9 	         ADD.32 (.XA) G4,G4,#10
 10036c8:	00 78 80 00 	||       B.32 (.XD) @(10036d8 <.BB9_matrix_sum+0x18>(vliw-4))  ;0x8
 10036cc:	06 70 00 70 	         CMPG.S.32 (.XD) X0,G0,G1
 10036d0:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10036d4:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 10036d8:	00 7e 00 1f 	||       LD.W.32 (.XD) X16,*X15
 10036dc:	01 60 40 20 	         ADD.32 (.XA) X4,X16,X4
 10036e0:	41 70 00 18 	||       CMPL.S.32 (.XD) X0,X12,X4
 10036e4:	00 78 8c 00 	   [!X0] B.32 (.XD) @(10036f4 <.BB12_matrix_sum+0xc>(vliw-0))  ;0x8

010036e8 <.BB12_matrix_sum>:
 10036e8:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 10036ec:	1a 60 c0 b9 	         ADD.32 (.XA) G4,G4,#10
 10036f0:	00 78 80 00 	||       B.32 (.XD) @(1003700 <.BB12_matrix_sum+0x18>(vliw-4))  ;0x8
 10036f4:	06 70 00 20 	         CMPG.S.32 (.XD) X0,X16,G0
 10036f8:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10036fc:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 1003700:	00 7e 80 0d 	||       LD.W.32 (.XD) G0,*X6
 1003704:	01 60 40 30 	         ADD.32 (.XA) X4,G0,X4
 1003708:	41 70 00 18 	||       CMPL.S.32 (.XD) X0,X12,X4
 100370c:	00 78 8c 00 	   [!X0] B.32 (.XD) @(100371c <.BB15_matrix_sum+0xc>(vliw-0))  ;0x8

01003710 <.BB15_matrix_sum>:
 1003710:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 1003714:	1a 60 c0 b9 	         ADD.32 (.XA) G4,G4,#10
 1003718:	00 78 80 00 	||       B.32 (.XD) @(1003728 <.BB15_matrix_sum+0x18>(vliw-4))  ;0x8
 100371c:	04 70 00 30 	         CMPG.S.32 (.XD) X0,G0,X16
 1003720:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1003724:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 1003728:	00 7e 00 0f 	||       LD.W.32 (.XD) X16,*X7
 100372c:	01 60 40 20 	         ADD.32 (.XA) X4,X16,X4
 1003730:	41 70 00 18 	||       CMPL.S.32 (.XD) X0,X12,X4
 1003734:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1003744 <.BB18_matrix_sum+0xc>(vliw-0))  ;0x8

01003738 <.BB18_matrix_sum>:
 1003738:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 100373c:	1a 60 c0 b9 	         ADD.32 (.XA) G4,G4,#10
 1003740:	00 78 80 00 	||       B.32 (.XD) @(1003750 <.BB18_matrix_sum+0x18>(vliw-4))  ;0x8
 1003744:	06 70 00 20 	         CMPG.S.32 (.XD) X0,X16,G0
 1003748:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100374c:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 1003750:	00 7e 80 11 	||       LD.W.32 (.XD) G0,*X8
 1003754:	01 60 40 30 	         ADD.32 (.XA) X4,G0,X4
 1003758:	41 70 00 18 	||       CMPL.S.32 (.XD) X0,X12,X4
 100375c:	00 78 8c 00 	   [!X0] B.32 (.XD) @(100376c <.BB21_matrix_sum+0xc>(vliw-0))  ;0x8

01003760 <.BB21_matrix_sum>:
 1003760:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 1003764:	1a 60 c0 b9 	         ADD.32 (.XA) G4,G4,#10
 1003768:	00 78 80 00 	||       B.32 (.XD) @(1003778 <.BB21_matrix_sum+0x18>(vliw-4))  ;0x8
 100376c:	04 70 00 30 	         CMPG.S.32 (.XD) X0,G0,X16
 1003770:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1003774:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 1003778:	00 7e 00 1d 	||       LD.W.32 (.XD) X16,*X14
 100377c:	01 60 40 20 	         ADD.32 (.XA) X4,X16,X4
 1003780:	41 70 00 18 	||       CMPL.S.32 (.XD) X0,X12,X4
 1003784:	00 78 8c 00 	   [!X0] B.32 (.XD) @(1003794 <.BB24_matrix_sum+0xc>(vliw-0))  ;0x8

01003788 <.BB24_matrix_sum>:
 1003788:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 100378c:	1a 60 c0 b9 	         ADD.32 (.XA) G4,G4,#10
 1003790:	00 78 80 00 	||       B.32 (.XD) @(10037a0 <.BB24_matrix_sum+0x18>(vliw-4))  ;0x8
 1003794:	06 70 00 20 	         CMPG.S.32 (.XD) X0,X16,G0
 1003798:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100379c:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 10037a0:	00 7e 80 1b 	||       LD.W.32 (.XD) G0,*X13
 10037a4:	01 60 40 30 	         ADD.32 (.XA) X4,G0,X4
 10037a8:	41 70 00 18 	||       CMPL.S.32 (.XD) X0,X12,X4
 10037ac:	00 78 8c 00 	   [!X0] B.32 (.XD) @(10037bc <.BB27_matrix_sum+0xc>(vliw-0))  ;0x8

010037b0 <.BB27_matrix_sum>:
 10037b0:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 10037b4:	1a 60 c0 b9 	         ADD.32 (.XA) G4,G4,#10
 10037b8:	00 78 80 00 	||       B.32 (.XD) @(10037c8 <.BB27_matrix_sum+0x18>(vliw-4))  ;0x8
 10037bc:	04 70 00 30 	         CMPG.S.32 (.XD) X0,G0,X16
 10037c0:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10037c4:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 10037c8:	00 7e 00 13 	||       LD.W.32 (.XD) X16,*X9
 10037cc:	01 60 40 20 	         ADD.32 (.XA) X4,X16,X4
 10037d0:	41 70 00 18 	||       CMPL.S.32 (.XD) X0,X12,X4
 10037d4:	00 78 ac 00 	   [!X0] B.32 (.XD) @(10037e8 <.BB30_matrix_sum+0x10>(vliw-0))  ;0xa

010037d8 <.BB30_matrix_sum>:
 10037d8:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 10037dc:	1a 60 c0 b9 	         ADD.32 (.XA) G4,G4,#10
 10037e0:	fb 6b c0 79 	||       SXT2.32 (.XM) G4,G4
 10037e4:	00 78 a0 00 	||       B.32 (.XD) @(10037f8 <.BB30_matrix_sum+0x20>(vliw-8))  ;0xa
 10037e8:	44 70 00 30 	         CMPL.S.32 (.XD) X0,G0,X16
 10037ec:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10037f0:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 10037f4:	fb 6b c0 79 	||       SXT2.32 (.XM) G4,G4
 10037f8:	1a 60 10 23 	         ADD.32 (.XA) X17,X17,#8
 10037fc:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 1003800:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003804:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 1003808:	00 60 90 12 	         ADD.32 (.XA) X9,X9,X0
 100380c:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 1003810:	00 60 d0 1a 	         ADD.32 (.XA) X13,X13,X0
 1003814:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 1003818:	00 60 e0 1c 	         ADD.32 (.XA) X14,X14,X0
 100381c:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 1003820:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 1003824:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 1003828:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 100382c:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 1003830:	fa 6b 90 61 	         MOV.R.32 (.XM) G1,X16
 1003834:	00 60 f0 1e 	         ADD.32 (.XA) X15,X15,X0
 1003838:	00 6c 10 40 	||       MOV.K.32 (.XM) X1,#32		;0x20
 100383c:	66 70 00 9e 	||       CMPL.U.32 (.XD) X0,X15,G2
 1003840:	00 60 60 4c 	         ADD.32 (.XA) X6,X6,X1
 1003844:	ff 78 64 f3 	|| [X0]  B.32 (.XD) @(10036b0 <.BB48_matrix_sum>(vliw-4))  ;0xfff36

01003848 <.BB33_matrix_sum>:
 1003848:	42 70 00 a2 	         CMPL.S.32 (.XD) X0,X17,X10
 100384c:	00 78 6c 03 	   [!X0] B.32 (.XD) @(10038b8 <.BB41_matrix_sum+0x4>(vliw-0))  ;0x36
 1003850:	52 7e 50 fe 	         LD.W.32 (.XD) X5,*+G7[#11]
 1003854:	04 60 00 a2 	         ADD.32 (.XA) X0,X17,X18
 1003858:	08 62 00 80 	         ASL.32 (.XA) X0,X0,#2
 100385c:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003860:	00 78 a0 00 	||       B.32 (.XD) @(1003874 <.BB36_matrix_sum+0x4>(vliw-4))  ;0xa
 1003864:	52 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#9]
 1003868:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 100386c:	00 78 64 02 	   [X0]  B.32 (.XD) @(10038b8 <.BB41_matrix_sum+0x4>(vliw-0))  ;0x26

01003870 <.BB36_matrix_sum>:
 1003870:	ff 78 00 ff 	         B.32 (.XD) @(1003850 <.BB33_matrix_sum+0x8>(vliw-0))  ;0xffff0
 1003874:	00 7e 00 0b 	         LD.W.32 (.XD) X16,*X5
 1003878:	01 60 40 20 	         ADD.32 (.XA) X4,X16,X4
 100387c:	41 70 00 18 	||       CMPL.S.32 (.XD) X0,X12,X4
 1003880:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1003894 <.BB38_matrix_sum+0x10>(vliw-0))  ;0xa

01003884 <.BB38_matrix_sum>:
 1003884:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 1003888:	1a 60 c0 b9 	         ADD.32 (.XA) G4,G4,#10
 100388c:	fb 6b c0 79 	||       SXT2.32 (.XM) G4,G4
 1003890:	00 78 a0 00 	||       B.32 (.XD) @(10038a4 <.BB38_matrix_sum+0x20>(vliw-8))  ;0xa
 1003894:	06 70 00 60 	         CMPG.S.32 (.XD) X0,X16,G1
 1003898:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 100389c:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 10038a0:	fb 6b c0 79 	||       SXT2.32 (.XM) G4,G4
 10038a4:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 10038a8:	87 70 00 4a 	||       CMPE.32 (.XD) X0,X5,G5
 10038ac:	fa 6b 90 61 	         MOV.R.32 (.XM) G1,X16
 10038b0:	ff 78 2c fe 	|| [!X0] B.32 (.XD) @(1003874 <.BB36_matrix_sum+0x4>(vliw-4))  ;0xfffe2

010038b4 <.BB41_matrix_sum>:
 10038b4:	00 78 20 00 	         B.32 (.XD) @(10038b8 <.BB41_matrix_sum+0x4>(vliw-0))  ;0x2
 10038b8:	02 60 a0 f5 	         ADD.32 (.XA) G2,G2,X11
 10038bc:	02 60 d0 fb 	         ADD.32 (.XA) G5,G5,X11
 10038c0:	02 60 40 e9 	         ADD.32 (.XA) X20,X20,X11
 10038c4:	02 60 30 e7 	         ADD.32 (.XA) X19,X19,X11
 10038c8:	18 60 60 6d 	         ADD.32 (.XA) X22,X22,#1
 10038cc:	02 60 50 eb 	         ADD.32 (.XA) X21,X21,X11
 10038d0:	82 70 00 ac 	||       CMPE.32 (.XD) X0,X22,X10
 10038d4:	02 60 20 a5 	         ADD.32 (.XA) X18,X18,X10
 10038d8:	ff 78 4c ed 	|| [!X0] B.32 (.XD) @(1003680 <.BB4_matrix_sum>(vliw-4))  ;0xffed4

010038dc <.BB43_matrix_sum>:
 10038dc:	00 78 40 00 	         B.32 (.XD) @(10038e4 <.BB43_matrix_sum+0x8>(vliw-0))  ;0x4
 10038e0:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10038e4:	00 78 40 00 	||       B.32 (.XD) @(10038ec <.BB43_matrix_sum+0x10>(vliw-4))  ;0x4
 10038e8:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10038ec:	52 7e 20 3f 	||       LD.W.32 (.XD) X18,*+G7[#8]
 10038f0:	51 7e 30 7f 	         LD.W.32 (.XD) X19,*+G7[#5]
 10038f4:	51 7e 40 3f 	         LD.W.32 (.XD) X20,*+G7[#4]
 10038f8:	51 7e 50 ff 	         LD.W.32 (.XD) X21,*+G7[#7]
 10038fc:	50 7e 60 ff 	         LD.W.32 (.XD) X22,*+G7[#3]
 1003900:	51 7e 70 bf 	         LD.W.32 (.XD) X23,*+G7[#6]
 1003904:	01 64 f0 01 	         ADDK.32 (.XA) G7,#128		;0x80
 1003908:	e0 5e       	||       RET.16 (.XD) 
	...

01003920 <matrix_mul_const>:
 1003920:	28 70 00 14 	         CMPG.U.32 (.XD) X0,X10,#0
 1003924:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1003928:	00 78 0c 08 	|| [!X0] B.32 (.XD) @(1003a28 <.BB11_matrix_mul_const+0x18>(vliw-4))  ;0x80

0100392c <.BB2_matrix_mul_const>:
 100392c:	48 70 80 55 	         CMPL.S.32 (.XD) G0,X10,#1
 1003930:	00 78 c1 07 	   [G0]  B.32 (.XD) @(1003a28 <.BB11_matrix_mul_const+0x18>(vliw-0))  ;0x7c

01003934 <.BB3_matrix_mul_const>:
 1003934:	08 62 e0 94 	         ASL.32 (.XA) X14,X10,#2
 1003938:	08 62 90 54 	         ASL.32 (.XA) X9,X10,#1
 100393c:	00 6c 80 00 	||       MOV.K.32 (.XM) X8,#0		;0x0
 1003940:	03 60 60 12 	         ADD.32 (.XA) X6,X9,X12
 1003944:	68 63 70 d4 	         AND.32 (.XA) X7,X10,#3
 1003948:	fa 6b 50 56 	||       MOV.R.32 (.XM) X5,X11
 100394c:	88 70 90 0f 	||       CMPE.32 (.XD) G1,X7,#0
 1003950:	fa 6b 40 58 	         MOV.R.32 (.XM) X4,X12
 1003954:	00 78 c2 02 	|| [G1]  B.32 (.XD) @(10039ac <.BB13_matrix_mul_const>(vliw-4))  ;0x2c

01003958 <.BB14_matrix_mul_const>:
 1003958:	00 7d c0 19 	         LD.H.S.32 (.XD) G4,*X12
 100395c:	18 61 70 4e 	         SUB.32 (.XA) X7,X7,#1
 1003960:	2b 68 c0 79 	||       MUL.S.L.32 (.XM) G4,G4,X13
 1003964:	88 70 a0 0f 	||       CMPE.32 (.XD) G2,X7,#0
 1003968:	18 60 40 98 	         ADD.32 (.XA) X4,X12,#2
 100396c:	00 7b c0 17 	||       ST.W.32 (.XD) *X11,G4
 1003970:	19 60 50 16 	         ADD.32 (.XA) X5,X11,#4
 1003974:	00 78 c3 01 	|| [G2]  B.32 (.XD) @(10039ac <.BB13_matrix_mul_const>(vliw-4))  ;0x1c

01003978 <.BB15_matrix_mul_const>:
 1003978:	00 7d d0 09 	         LD.H.S.32 (.XD) G5,*X4
 100397c:	18 61 00 4e 	         SUB.32 (.XA) X0,X7,#1
 1003980:	2b 68 d0 7b 	||       MUL.S.L.32 (.XM) G5,G5,X13
 1003984:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1003988:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 100398c:	00 7b d0 0b 	||       ST.W.32 (.XD) *X5,G5
 1003990:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1003994:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(10039ac <.BB13_matrix_mul_const>(vliw-4))  ;0xc

01003998 <.BB16_matrix_mul_const>:
 1003998:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 100399c:	2b 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X13
 10039a0:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 10039a4:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 10039a8:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4

010039ac <.BB13_matrix_mul_const>:
 10039ac:	28 62 70 94 	         ASR.32 (.XA) X7,X10,#2
 10039b0:	88 70 00 0e 	||       CMPE.32 (.XD) X0,X7,#0
 10039b4:	00 78 e4 02 	   [X0]  B.32 (.XD) @(1003a10 <.BB11_matrix_mul_const>(vliw-0))  ;0x2e

010039b8 <.BB12_matrix_mul_const>:
 10039b8:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 10039bc:	2b 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X13
 10039c0:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 10039c4:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 10039c8:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 10039cc:	2b 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X13
 10039d0:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 10039d4:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 10039d8:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 10039dc:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 10039e0:	2b 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X13
 10039e4:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 10039e8:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 10039ec:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 10039f0:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 10039f4:	2b 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X13
 10039f8:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 10039fc:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003a00:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 1003a04:	81 70 00 88 	         CMPE.32 (.XD) X0,X4,X6
 1003a08:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1003a0c:	ff 78 6c fd 	|| [!X0] B.32 (.XD) @(10039b8 <.BB12_matrix_mul_const>(vliw-4))  ;0xfffd6

01003a10 <.BB11_matrix_mul_const>:
 1003a10:	02 60 60 4c 	         ADD.32 (.XA) X6,X6,X9
 1003a14:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1003a18:	02 60 c0 58 	         ADD.32 (.XA) X12,X12,X9
 1003a1c:	82 70 00 90 	||       CMPE.32 (.XD) X0,X8,X10
 1003a20:	02 60 b0 dc 	         ADD.32 (.XA) X11,X14,X11
 1003a24:	ff 78 0c f9 	|| [!X0] B.32 (.XD) @(1003944 <.BB3_matrix_mul_const+0x10>(vliw-4))  ;0xfff90
 1003a28:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1003a2c:	e0 5e       	||       RET.16 (.XD) 
	...

01003a40 <matrix_add_const>:
 1003a40:	28 70 00 14 	         CMPG.U.32 (.XD) X0,X10,#0
 1003a44:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1003a48:	00 78 cc 06 	|| [!X0] B.32 (.XD) @(1003b20 <.BB11_matrix_add_const+0x14>(vliw-4))  ;0x6c

01003a4c <.BB2_matrix_add_const>:
 1003a4c:	48 70 80 55 	         CMPL.S.32 (.XD) G0,X10,#1
 1003a50:	00 78 81 06 	   [G0]  B.32 (.XD) @(1003b20 <.BB11_matrix_add_const+0x14>(vliw-0))  ;0x68

01003a54 <.BB3_matrix_add_const>:
 1003a54:	08 62 d0 54 	         ASL.32 (.XA) X13,X10,#1
 1003a58:	00 6c 90 00 	||       MOV.K.32 (.XM) X9,#0		;0x0
 1003a5c:	02 60 80 da 	         ADD.32 (.XA) X8,X13,X11
 1003a60:	68 63 50 d4 	         AND.32 (.XA) X5,X10,#3
 1003a64:	88 70 90 0b 	||       CMPE.32 (.XD) G1,X5,#0
 1003a68:	fa 6b 40 56 	         MOV.R.32 (.XM) X4,X11
 1003a6c:	00 78 62 02 	|| [G1]  B.32 (.XD) @(1003ab8 <.BB13_matrix_add_const>(vliw-4))  ;0x26

01003a70 <.BB14_matrix_add_const>:
 1003a70:	00 7d c0 17 	         LD.H.S.32 (.XD) G4,*X11
 1003a74:	18 61 50 4a 	         SUB.32 (.XA) X5,X5,#1
 1003a78:	88 70 a0 0b 	||       CMPE.32 (.XD) G2,X5,#0
 1003a7c:	03 60 c0 39 	         ADD.32 (.XA) G4,G4,X12
 1003a80:	80 7f c0 17 	||       ST.H.32 (.XD) *X11,G4
 1003a84:	18 60 40 96 	         ADD.32 (.XA) X4,X11,#2
 1003a88:	00 78 83 01 	|| [G2]  B.32 (.XD) @(1003ab8 <.BB13_matrix_add_const>(vliw-4))  ;0x18

01003a8c <.BB15_matrix_add_const>:
 1003a8c:	00 7d d0 09 	         LD.H.S.32 (.XD) G5,*X4
 1003a90:	18 61 00 4a 	         SUB.32 (.XA) X0,X5,#1
 1003a94:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1003a98:	03 60 d0 3b 	         ADD.32 (.XA) G5,G5,X12
 1003a9c:	80 7f d0 09 	||       ST.H.32 (.XD) *X4,G5
 1003aa0:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003aa4:	00 78 a4 00 	|| [X0]  B.32 (.XD) @(1003ab8 <.BB13_matrix_add_const>(vliw-4))  ;0xa

01003aa8 <.BB16_matrix_add_const>:
 1003aa8:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003aac:	03 60 00 00 	         ADD.32 (.XA) X0,X0,X12
 1003ab0:	80 7f 00 08 	||       ST.H.32 (.XD) *X4,X0
 1003ab4:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2

01003ab8 <.BB13_matrix_add_const>:
 1003ab8:	28 62 e0 94 	         ASR.32 (.XA) X14,X10,#2
 1003abc:	88 70 00 1c 	||       CMPE.32 (.XD) X0,X14,#0
 1003ac0:	00 78 64 02 	   [X0]  B.32 (.XD) @(1003b0c <.BB11_matrix_add_const>(vliw-0))  ;0x26

01003ac4 <.BB12_matrix_add_const>:
 1003ac4:	18 60 60 88 	         ADD.32 (.XA) X6,X4,#2
 1003ac8:	00 7d 70 0c 	||       LD.H.S.32 (.XD) X7,*X6
 1003acc:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 1003ad0:	18 60 30 8c 	         ADD.32 (.XA) X3,X6,#2
 1003ad4:	00 7d 50 06 	||       LD.H.S.32 (.XD) X5,*X3
 1003ad8:	18 60 00 86 	         ADD.32 (.XA) X0,X3,#2
 1003adc:	00 7d 20 00 	||       LD.H.S.32 (.XD) X2,*X0
 1003ae0:	03 60 70 0e 	         ADD.32 (.XA) X7,X7,X12
 1003ae4:	80 7f 70 0c 	||       ST.H.32 (.XD) *X6,X7
 1003ae8:	03 60 10 02 	         ADD.32 (.XA) X1,X1,X12
 1003aec:	80 7f 10 08 	||       ST.H.32 (.XD) *X4,X1
 1003af0:	03 60 50 0a 	         ADD.32 (.XA) X5,X5,X12
 1003af4:	80 7f 50 06 	||       ST.H.32 (.XD) *X3,X5
 1003af8:	03 60 20 04 	         ADD.32 (.XA) X2,X2,X12
 1003afc:	18 60 40 80 	         ADD.32 (.XA) X4,X0,#2
 1003b00:	80 7f 20 00 	||       ST.H.32 (.XD) *X0,X2
 1003b04:	82 70 00 08 	         CMPE.32 (.XD) X0,X4,X8
 1003b08:	ff 78 ec fd 	   [!X0] B.32 (.XD) @(1003ac4 <.BB12_matrix_add_const>(vliw-0))  ;0xfffde

01003b0c <.BB11_matrix_add_const>:
 1003b0c:	18 60 90 52 	         ADD.32 (.XA) X9,X9,#1
 1003b10:	03 60 80 50 	         ADD.32 (.XA) X8,X8,X13
 1003b14:	82 70 00 92 	||       CMPE.32 (.XD) X0,X9,X10
 1003b18:	03 60 b0 56 	         ADD.32 (.XA) X11,X11,X13
 1003b1c:	ff 78 2c fa 	|| [!X0] B.32 (.XD) @(1003a60 <.BB3_matrix_add_const+0xc>(vliw-4))  ;0xfffa2
 1003b20:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1003b24:	e0 5e       	||       RET.16 (.XD) 
	...

01003b40 <matrix_mul_vect>:
 1003b40:	28 70 00 14 	         CMPG.U.32 (.XD) X0,X10,#0
 1003b44:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1003b48:	00 78 ec 09 	|| [!X0] B.32 (.XD) @(1003c84 <.BB11_matrix_mul_vect+0x10>(vliw-4))  ;0x9e

01003b4c <.BB2_matrix_mul_vect>:
 1003b4c:	48 70 80 55 	         CMPL.S.32 (.XD) G0,X10,#1
 1003b50:	00 78 a1 09 	   [G0]  B.32 (.XD) @(1003c84 <.BB11_matrix_mul_vect+0x10>(vliw-0))  ;0x9a

01003b54 <.BB3_matrix_mul_vect>:
 1003b54:	08 62 e0 94 	         ASL.32 (.XA) X14,X10,#2
 1003b58:	08 62 90 54 	         ASL.32 (.XA) X9,X10,#1
 1003b5c:	03 60 70 52 	         ADD.32 (.XA) X7,X9,X13
 1003b60:	03 60 e0 96 	         ADD.32 (.XA) X14,X11,X14
 1003b64:	fa 6b 60 58 	||       MOV.R.32 (.XM) X6,X12
 1003b68:	00 6c a0 01 	         MOV.K.32 (.XM) G2,#0		;0x0
 1003b6c:	00 7b a0 17 	||       ST.W.32 (.XD) *X11,G2
 1003b70:	68 63 80 d4 	         AND.32 (.XA) X8,X10,#3
 1003b74:	fa 6b 40 5a 	||       MOV.R.32 (.XM) X4,X13
 1003b78:	88 70 90 11 	||       CMPE.32 (.XD) G1,X8,#0
 1003b7c:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1003b80:	00 78 82 03 	|| [G1]  B.32 (.XD) @(1003bf0 <.BB13_matrix_mul_vect>(vliw-4))  ;0x38

01003b84 <.BB14_matrix_mul_vect>:
 1003b84:	00 7d d0 19 	         LD.H.S.32 (.XD) G5,*X12
 1003b88:	00 7d c0 1b 	         LD.H.S.32 (.XD) G4,*X13
 1003b8c:	2f 68 c0 79 	         MUL.S.L.32 (.XM) G4,G4,G5
 1003b90:	18 61 80 50 	         SUB.32 (.XA) X8,X8,#1
 1003b94:	88 70 00 10 	||       CMPE.32 (.XD) X0,X8,#0
 1003b98:	07 60 50 0a 	         ADD.32 (.XA) X5,X5,G4
 1003b9c:	18 60 40 9a 	         ADD.32 (.XA) X4,X13,#2
 1003ba0:	00 7b 50 16 	||       ST.W.32 (.XD) *X11,X5
 1003ba4:	18 60 60 98 	         ADD.32 (.XA) X6,X12,#2
 1003ba8:	00 78 44 02 	|| [X0]  B.32 (.XD) @(1003bf0 <.BB13_matrix_mul_vect>(vliw-4))  ;0x24

01003bac <.BB15_matrix_mul_vect>:
 1003bac:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 1003bb0:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003bb4:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003bb8:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003bbc:	00 7b 50 16 	||       ST.W.32 (.XD) *X11,X5
 1003bc0:	18 61 00 50 	         SUB.32 (.XA) X0,X8,#1
 1003bc4:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003bc8:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1003bcc:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1003bd0:	00 78 04 01 	|| [X0]  B.32 (.XD) @(1003bf0 <.BB13_matrix_mul_vect>(vliw-4))  ;0x10

01003bd4 <.BB16_matrix_mul_vect>:
 1003bd4:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 1003bd8:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003bdc:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003be0:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003be4:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003be8:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1003bec:	00 7b 50 16 	||       ST.W.32 (.XD) *X11,X5

01003bf0 <.BB13_matrix_mul_vect>:
 1003bf0:	28 62 80 94 	         ASR.32 (.XA) X8,X10,#2
 1003bf4:	88 70 00 10 	||       CMPE.32 (.XD) X0,X8,#0
 1003bf8:	00 78 e4 03 	   [X0]  B.32 (.XD) @(1003c74 <.BB11_matrix_mul_vect>(vliw-0))  ;0x3e

01003bfc <.BB12_matrix_mul_vect>:
 1003bfc:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 1003c00:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003c04:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003c08:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003c0c:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1003c10:	00 7b 50 16 	||       ST.W.32 (.XD) *X11,X5
 1003c14:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003c18:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 1003c1c:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003c20:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003c24:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003c28:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1003c2c:	00 7b 50 16 	||       ST.W.32 (.XD) *X11,X5
 1003c30:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003c34:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 1003c38:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003c3c:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003c40:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003c44:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1003c48:	00 7b 50 16 	||       ST.W.32 (.XD) *X11,X5
 1003c4c:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003c50:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 1003c54:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003c58:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003c5c:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003c60:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003c64:	81 70 00 c8 	||       CMPE.32 (.XD) X0,X4,X7
 1003c68:	00 7b 50 16 	         ST.W.32 (.XD) *X11,X5
 1003c6c:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1003c70:	ff 78 6c fc 	|| [!X0] B.32 (.XD) @(1003bfc <.BB12_matrix_mul_vect>(vliw-4))  ;0xfffc6

01003c74 <.BB11_matrix_mul_vect>:
 1003c74:	19 60 b0 16 	         ADD.32 (.XA) X11,X11,#4
 1003c78:	83 70 00 96 	||       CMPE.32 (.XD) X0,X11,X14
 1003c7c:	02 60 c0 58 	         ADD.32 (.XA) X12,X12,X9
 1003c80:	ff 78 2c f7 	|| [!X0] B.32 (.XD) @(1003b64 <.BB3_matrix_mul_vect+0x10>(vliw-4))  ;0xfff72
 1003c84:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1003c88:	e0 5e       	||       RET.16 (.XD) 
	...

01003ca0 <matrix_mul_matrix>:
 1003ca0:	28 70 00 14 	         CMPG.U.32 (.XD) X0,X10,#0
 1003ca4:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1003ca8:	00 78 2c 0b 	|| [!X0] B.32 (.XD) @(1003e0c <.BB11_matrix_mul_matrix+0x1c>(vliw-4))  ;0xb2

01003cac <.BB2_matrix_mul_matrix>:
 1003cac:	48 70 80 55 	         CMPL.S.32 (.XD) G0,X10,#1
 1003cb0:	00 78 e1 0a 	   [G0]  B.32 (.XD) @(1003e0c <.BB11_matrix_mul_matrix+0x1c>(vliw-0))  ;0xae

01003cb4 <.BB3_matrix_mul_matrix>:
 1003cb4:	08 62 80 95 	         ASL.32 (.XA) G0,X10,#2
 1003cb8:	08 62 80 54 	         ASL.32 (.XA) X8,X10,#1
 1003cbc:	03 60 90 10 	         ADD.32 (.XA) X9,X8,X12
 1003cc0:	00 6c 10 01 	||       MOV.K.32 (.XM) X17,#0		;0x0
 1003cc4:	02 60 00 f1 	         ADD.32 (.XA) X16,G0,X11
 1003cc8:	fa 6b 70 56 	||       MOV.R.32 (.XM) X7,X11
 1003ccc:	fa 6b e0 5a 	         MOV.R.32 (.XM) X14,X13
 1003cd0:	fa 6b 60 5c 	         MOV.R.32 (.XM) X6,X14
 1003cd4:	00 6c a0 01 	         MOV.K.32 (.XM) G2,#0		;0x0
 1003cd8:	00 7b a0 0f 	||       ST.W.32 (.XD) *X7,G2
 1003cdc:	68 63 f0 d4 	         AND.32 (.XA) X15,X10,#3
 1003ce0:	fa 6b 40 58 	||       MOV.R.32 (.XM) X4,X12
 1003ce4:	88 70 90 1f 	||       CMPE.32 (.XD) G1,X15,#0
 1003ce8:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1003cec:	00 78 82 03 	|| [G1]  B.32 (.XD) @(1003d5c <.BB16_matrix_mul_matrix>(vliw-4))  ;0x38

01003cf0 <.BB17_matrix_mul_matrix>:
 1003cf0:	00 7d d0 1d 	         LD.H.S.32 (.XD) G5,*X14
 1003cf4:	00 7d c0 19 	         LD.H.S.32 (.XD) G4,*X12
 1003cf8:	2f 68 c0 79 	         MUL.S.L.32 (.XM) G4,G4,G5
 1003cfc:	18 61 f0 5e 	         SUB.32 (.XA) X15,X15,#1
 1003d00:	88 70 00 1e 	||       CMPE.32 (.XD) X0,X15,#0
 1003d04:	07 60 50 0a 	         ADD.32 (.XA) X5,X5,G4
 1003d08:	02 60 60 1c 	         ADD.32 (.XA) X6,X14,X8
 1003d0c:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003d10:	18 60 40 98 	         ADD.32 (.XA) X4,X12,#2
 1003d14:	00 78 44 02 	|| [X0]  B.32 (.XD) @(1003d5c <.BB16_matrix_mul_matrix>(vliw-4))  ;0x24

01003d18 <.BB18_matrix_mul_matrix>:
 1003d18:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 1003d1c:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003d20:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003d24:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003d28:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003d2c:	18 61 00 5e 	         SUB.32 (.XA) X0,X15,#1
 1003d30:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003d34:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1003d38:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003d3c:	00 78 04 01 	|| [X0]  B.32 (.XD) @(1003d5c <.BB16_matrix_mul_matrix>(vliw-4))  ;0x10

01003d40 <.BB19_matrix_mul_matrix>:
 1003d40:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 1003d44:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003d48:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003d4c:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003d50:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003d54:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003d58:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5

01003d5c <.BB16_matrix_mul_matrix>:
 1003d5c:	28 62 f0 94 	         ASR.32 (.XA) X15,X10,#2
 1003d60:	88 70 00 1e 	||       CMPE.32 (.XD) X0,X15,#0
 1003d64:	00 78 e4 03 	   [X0]  B.32 (.XD) @(1003de0 <.BB14_matrix_mul_matrix>(vliw-0))  ;0x3e

01003d68 <.BB15_matrix_mul_matrix>:
 1003d68:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 1003d6c:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003d70:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003d74:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003d78:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003d7c:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003d80:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003d84:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 1003d88:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003d8c:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003d90:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003d94:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003d98:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003d9c:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003da0:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 1003da4:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003da8:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003dac:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003db0:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003db4:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003db8:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003dbc:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 1003dc0:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1003dc4:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1003dc8:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003dcc:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003dd0:	82 70 00 48 	||       CMPE.32 (.XD) X0,X4,X9
 1003dd4:	00 7b 50 0e 	         ST.W.32 (.XD) *X7,X5
 1003dd8:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003ddc:	ff 78 6c fc 	|| [!X0] B.32 (.XD) @(1003d68 <.BB15_matrix_mul_matrix>(vliw-4))  ;0xfffc6

01003de0 <.BB14_matrix_mul_matrix>:
 1003de0:	19 60 70 0e 	         ADD.32 (.XA) X7,X7,#4
 1003de4:	84 70 00 0e 	||       CMPE.32 (.XD) X0,X7,X16
 1003de8:	18 60 e0 9c 	         ADD.32 (.XA) X14,X14,#2
 1003dec:	ff 78 2c f7 	|| [!X0] B.32 (.XD) @(1003cd0 <.BB3_matrix_mul_matrix+0x1c>(vliw-4))  ;0xfff72

01003df0 <.BB11_matrix_mul_matrix>:
 1003df0:	06 60 00 21 	         ADD.32 (.XA) X16,X16,G0
 1003df4:	02 60 90 12 	         ADD.32 (.XA) X9,X9,X8
 1003df8:	18 60 10 63 	         ADD.32 (.XA) X17,X17,#1
 1003dfc:	06 60 b0 16 	         ADD.32 (.XA) X11,X11,G0
 1003e00:	82 70 00 a2 	||       CMPE.32 (.XD) X0,X17,X10
 1003e04:	02 60 c0 18 	         ADD.32 (.XA) X12,X12,X8
 1003e08:	ff 78 0c f6 	|| [!X0] B.32 (.XD) @(1003cc8 <.BB3_matrix_mul_matrix+0x14>(vliw-4))  ;0xfff60
 1003e0c:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1003e10:	e0 5e       	||       RET.16 (.XD) 
	...

01003e20 <matrix_mul_matrix_bitextract>:
 1003e20:	28 70 00 14 	         CMPG.U.32 (.XD) X0,X10,#0
 1003e24:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1003e28:	00 78 6c 10 	|| [!X0] B.32 (.XD) @(1004034 <.BB11_matrix_mul_matrix_bitextract+0x1c>(vliw-4))  ;0x106

01003e2c <.BB2_matrix_mul_matrix_bitextract>:
 1003e2c:	48 70 80 55 	         CMPL.S.32 (.XD) G0,X10,#1
 1003e30:	00 78 21 10 	   [G0]  B.32 (.XD) @(1004034 <.BB11_matrix_mul_matrix_bitextract+0x1c>(vliw-0))  ;0x102

01003e34 <.BB3_matrix_mul_matrix_bitextract>:
 1003e34:	08 62 80 95 	         ASL.32 (.XA) G0,X10,#2
 1003e38:	08 62 80 54 	         ASL.32 (.XA) X8,X10,#1
 1003e3c:	03 60 90 10 	         ADD.32 (.XA) X9,X8,X12
 1003e40:	00 6c 10 01 	||       MOV.K.32 (.XM) X17,#0		;0x0
 1003e44:	02 60 00 f1 	         ADD.32 (.XA) X16,G0,X11
 1003e48:	fa 6b 70 56 	||       MOV.R.32 (.XM) X7,X11
 1003e4c:	fa 6b e0 5a 	         MOV.R.32 (.XM) X14,X13
 1003e50:	fa 6b 60 5c 	         MOV.R.32 (.XM) X6,X14
 1003e54:	00 6c a0 01 	         MOV.K.32 (.XM) G2,#0		;0x0
 1003e58:	00 7b a0 0f 	||       ST.W.32 (.XD) *X7,G2
 1003e5c:	68 63 f0 d4 	         AND.32 (.XA) X15,X10,#3
 1003e60:	fa 6b 40 58 	||       MOV.R.32 (.XM) X4,X12
 1003e64:	88 70 90 1f 	||       CMPE.32 (.XD) G1,X15,#0
 1003e68:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1003e6c:	00 78 c2 05 	|| [G1]  B.32 (.XD) @(1003f24 <.BB16_matrix_mul_matrix_bitextract>(vliw-4))  ;0x5c

01003e70 <.BB17_matrix_mul_matrix_bitextract>:
 1003e70:	00 7d 00 1c 	         LD.H.S.32 (.XD) X0,*X14
 1003e74:	00 7d d0 19 	         LD.H.S.32 (.XD) G5,*X12
 1003e78:	28 68 d0 3b 	         MUL.S.L.32 (.XM) G5,G5,X0
 1003e7c:	28 62 c0 bb 	         ASR.32 (.XA) G4,G5,#2
 1003e80:	00 6c 00 fe 	||       MOV.K.32 (.XM) X0,#127		;0x7f
 1003e84:	29 62 d0 7b 	         ASR.32 (.XA) G5,G5,#5
 1003e88:	60 63 d0 3b 	         AND.32 (.XA) G5,G5,X0
 1003e8c:	6b 63 c0 f9 	         AND.32 (.XA) G4,G4,#15
 1003e90:	2f 68 c0 79 	||       MUL.S.L.32 (.XM) G4,G4,G5
 1003e94:	18 61 f0 5e 	         SUB.32 (.XA) X15,X15,#1
 1003e98:	88 70 00 1e 	||       CMPE.32 (.XD) X0,X15,#0
 1003e9c:	07 60 50 0a 	         ADD.32 (.XA) X5,X5,G4
 1003ea0:	02 60 60 1c 	         ADD.32 (.XA) X6,X14,X8
 1003ea4:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003ea8:	18 60 40 98 	         ADD.32 (.XA) X4,X12,#2
 1003eac:	00 78 c4 03 	|| [X0]  B.32 (.XD) @(1003f24 <.BB16_matrix_mul_matrix_bitextract>(vliw-4))  ;0x3c

01003eb0 <.BB18_matrix_mul_matrix_bitextract>:
 1003eb0:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1003eb4:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 1003eb8:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1003ebc:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1003ec0:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1003ec4:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1003ec8:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1003ecc:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1003ed0:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1003ed4:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003ed8:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003edc:	18 61 00 5e 	         SUB.32 (.XA) X0,X15,#1
 1003ee0:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003ee4:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1003ee8:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003eec:	00 78 c4 01 	|| [X0]  B.32 (.XD) @(1003f24 <.BB16_matrix_mul_matrix_bitextract>(vliw-4))  ;0x1c

01003ef0 <.BB19_matrix_mul_matrix_bitextract>:
 1003ef0:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1003ef4:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 1003ef8:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1003efc:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1003f00:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1003f04:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1003f08:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1003f0c:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1003f10:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1003f14:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003f18:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003f1c:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003f20:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5

01003f24 <.BB16_matrix_mul_matrix_bitextract>:
 1003f24:	28 62 f0 94 	         ASR.32 (.XA) X15,X10,#2
 1003f28:	88 70 00 1e 	||       CMPE.32 (.XD) X0,X15,#0
 1003f2c:	00 78 e4 06 	   [X0]  B.32 (.XD) @(1004008 <.BB14_matrix_mul_matrix_bitextract>(vliw-0))  ;0x6e

01003f30 <.BB15_matrix_mul_matrix_bitextract>:
 1003f30:	00 7d 00 0c 	         LD.H.S.32 (.XD) X0,*X6
 1003f34:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 1003f38:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1003f3c:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1003f40:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1003f44:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1003f48:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1003f4c:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1003f50:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1003f54:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003f58:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003f5c:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003f60:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003f64:	00 7d 00 0c 	||       LD.H.S.32 (.XD) X0,*X6
 1003f68:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 1003f6c:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1003f70:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1003f74:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1003f78:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1003f7c:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1003f80:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1003f84:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1003f88:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003f8c:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003f90:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003f94:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003f98:	00 7d 00 0c 	||       LD.H.S.32 (.XD) X0,*X6
 1003f9c:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 1003fa0:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1003fa4:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1003fa8:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1003fac:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1003fb0:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1003fb4:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1003fb8:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1003fbc:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003fc0:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1003fc4:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1003fc8:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003fcc:	00 7d 00 0c 	||       LD.H.S.32 (.XD) X0,*X6
 1003fd0:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 1003fd4:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1003fd8:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 1003fdc:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1003fe0:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1003fe4:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1003fe8:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1003fec:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1003ff0:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1003ff4:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1003ff8:	82 70 00 48 	||       CMPE.32 (.XD) X0,X4,X9
 1003ffc:	00 7b 50 0e 	         ST.W.32 (.XD) *X7,X5
 1004000:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1004004:	ff 78 6c f9 	|| [!X0] B.32 (.XD) @(1003f30 <.BB15_matrix_mul_matrix_bitextract>(vliw-4))  ;0xfff96

01004008 <.BB14_matrix_mul_matrix_bitextract>:
 1004008:	19 60 70 0e 	         ADD.32 (.XA) X7,X7,#4
 100400c:	84 70 00 0e 	||       CMPE.32 (.XD) X0,X7,X16
 1004010:	18 60 e0 9c 	         ADD.32 (.XA) X14,X14,#2
 1004014:	ff 78 ec f1 	|| [!X0] B.32 (.XD) @(1003e50 <.BB3_matrix_mul_matrix_bitextract+0x1c>(vliw-4))  ;0xfff1e

01004018 <.BB11_matrix_mul_matrix_bitextract>:
 1004018:	06 60 00 21 	         ADD.32 (.XA) X16,X16,G0
 100401c:	02 60 90 12 	         ADD.32 (.XA) X9,X9,X8
 1004020:	18 60 10 63 	         ADD.32 (.XA) X17,X17,#1
 1004024:	06 60 b0 16 	         ADD.32 (.XA) X11,X11,G0
 1004028:	82 70 00 a2 	||       CMPE.32 (.XD) X0,X17,X10
 100402c:	02 60 c0 18 	         ADD.32 (.XA) X12,X12,X8
 1004030:	ff 78 cc f0 	|| [!X0] B.32 (.XD) @(1003e48 <.BB3_matrix_mul_matrix_bitextract+0x14>(vliw-4))  ;0xfff0c
 1004034:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1004038:	e0 5e       	||       RET.16 (.XD) 
 100403a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100403c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01004040 <core_bench_state>:
 1004040:	fa 6b 40 56 	||       MOV.R.32 (.XM) X4,X11
 1004044:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1004048:	fe 65 f0 e1 	         ADDK.32 (.XA) G7,#-144		;0xff70
 100404c:	00 6c 60 40 	||       MOV.K.32 (.XM) X6,#32		;0x20
 1004050:	54 7b 20 ff 	||       ST.W.32 (.XD) *+G7[#19],X18
 1004054:	01 60 60 be 	         ADD.32 (.XA) X6,G7,X6
 1004058:	54 7b 30 bf 	||       ST.W.32 (.XD) *+G7[#18],X19
 100405c:	01 60 50 7e 	         ADD.32 (.XA) X5,G7,X5
 1004060:	54 7b 40 7f 	||       ST.W.32 (.XD) *+G7[#17],X20

01004064 <.BB154_core_bench_state>:
 1004064:	00 6c 90 01 	         MOV.K.32 (.XM) G1,#0		;0x0
 1004068:	00 6c d0 01 	         MOV.K.32 (.XM) G5,#0		;0x0
 100406c:	19 60 80 0b 	         ADD.32 (.XA) G0,X5,#4
 1004070:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 1004074:	19 60 a0 0d 	         ADD.32 (.XA) G2,X6,#4
 1004078:	00 7b 00 34 	||       ST.W.32 (.XD) *G2,X0
 100407c:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1004080:	19 60 a0 35 	         ADD.32 (.XA) G2,G2,#4
 1004084:	00 7b 00 30 	||       ST.W.32 (.XD) *G0,X0
 1004088:	19 60 80 31 	         ADD.32 (.XA) G0,G0,#4
 100408c:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 1004090:	00 7b 00 0c 	||       ST.W.32 (.XD) *X6,X0
 1004094:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1004098:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 100409c:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10040a0:	00 7b 00 34 	||       ST.W.32 (.XD) *G2,X0
 10040a4:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10040a8:	19 60 a0 35 	         ADD.32 (.XA) G2,G2,#4
 10040ac:	00 7b 00 30 	||       ST.W.32 (.XD) *G0,X0
 10040b0:	19 60 80 31 	         ADD.32 (.XA) G0,G0,#4
 10040b4:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 10040b8:	00 7b 00 34 	||       ST.W.32 (.XD) *G2,X0
 10040bc:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10040c0:	19 60 a0 35 	         ADD.32 (.XA) G2,G2,#4
 10040c4:	00 7b 00 30 	||       ST.W.32 (.XD) *G0,X0
 10040c8:	19 60 80 31 	         ADD.32 (.XA) G0,G0,#4
 10040cc:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 10040d0:	00 7b 00 34 	||       ST.W.32 (.XD) *G2,X0
 10040d4:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10040d8:	19 60 a0 35 	         ADD.32 (.XA) G2,G2,#4
 10040dc:	00 7b 00 30 	||       ST.W.32 (.XD) *G0,X0
 10040e0:	19 60 80 31 	         ADD.32 (.XA) G0,G0,#4
 10040e4:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 10040e8:	00 7b 00 34 	||       ST.W.32 (.XD) *G2,X0
 10040ec:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10040f0:	19 60 a0 35 	         ADD.32 (.XA) G2,G2,#4
 10040f4:	00 7b 00 30 	||       ST.W.32 (.XD) *G0,X0
 10040f8:	19 60 80 31 	         ADD.32 (.XA) G0,G0,#4
 10040fc:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 1004100:	00 7b 00 34 	||       ST.W.32 (.XD) *G2,X0
 1004104:	19 60 a0 35 	         ADD.32 (.XA) G2,G2,#4
 1004108:	00 7b d0 35 	||       ST.W.32 (.XD) *G2,G5
 100410c:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1004110:	00 7b 00 30 	||       ST.W.32 (.XD) *G0,X0
 1004114:	19 60 80 31 	         ADD.32 (.XA) G0,G0,#4
 1004118:	00 7b 90 31 	||       ST.W.32 (.XD) *G0,G1

0100411c <.BB155_core_bench_state>:
 100411c:	80 7c 10 17 	         LD.B.U.32 (.XD) X17,*X11
 1004120:	88 70 10 23 	         CMPE.32 (.XD) X17,X17,#0
 1004124:	18 60 10 63 	         ADD.32 (.XA) X17,X17,#1
 1004128:	00 6c 00 41 	||       MOV.K.32 (.XM) X16,#32		;0x20
 100412c:	88 70 00 22 	||       CMPE.32 (.XD) X0,X17,#0
 1004130:	04 60 00 3f 	         ADD.32 (.XA) X16,G7,X16
 1004134:	00 78 e4 1f 	|| [X0]  B.32 (.XD) @(1004530 <.BB58_core_bench_state+0x78>(vliw-4))  ;0x1fe
 1004138:	80 7c 50 08 	         LD.B.U.32 (.XD) X5,*X4
 100413c:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1004140:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 1004144:	00 78 04 1e 	|| [X0]  B.32 (.XD) @(1004504 <.BB58_core_bench_state+0x4c>(vliw-4))  ;0x1e0

01004148 <.BB5_core_bench_state>:
 1004148:	fa 6b 80 48 	         MOV.R.32 (.XM) X8,X4
 100414c:	00 6c 90 00 	         MOV.K.32 (.XM) X9,#0		;0x0
 1004150:	00 6c 00 58 	         MOV.K.32 (.XM) X0,#44		;0x2c
 1004154:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 1004158:	00 78 6c 00 	   [!X0] B.32 (.XD) @(1004164 <.BB7_core_bench_state+0x8>(vliw-0))  ;0x6

0100415c <.BB7_core_bench_state>:
 100415c:	18 60 70 50 	         ADD.32 (.XA) X7,X8,#1
 1004160:	00 78 60 1d 	||       B.32 (.XD) @(100450c <.BB58_core_bench_state+0x54>(vliw-4))  ;0x1d6
 1004164:	6a 70 00 12 	         CMPL.U.32 (.XD) X0,X9,#8
 1004168:	ab 6c 70 30 	         MOV.K.32 (.XM) X7,#21912		;0x5598
 100416c:	08 62 10 92 	         ASL.32 (.XA) X1,X9,#2
 1004170:	02 6e 70 00 	||       MOV.KH.32 (.XM) X7,#256		;0x100
 1004174:	00 60 70 4e 	         ADD.32 (.XA) X7,X7,X1
 1004178:	00 78 2c 19 	|| [!X0] B.32 (.XD) @(100449c <.BB54_core_bench_state+0x20>(vliw-4))  ;0x192

0100417c <.BB9_core_bench_state>:
 100417c:	00 7e 00 0e 	         LD.W.32 (.XD) X0,*X7
 1004180:	fa 70 00 00 	         B.32 (.XD) X0
 1004184:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004188:	00 60 00 0a 	         ADD.32 (.XA) X0,X5,X0
 100418c:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004190:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004194:	00 78 64 01 	   [X0]  B.32 (.XD) @(10041c0 <.BB12_core_bench_state+0x8>(vliw-0))  ;0x16

01004198 <.BB11_core_bench_state>:
 1004198:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 100419c:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10041a0:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 10041a4:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10041a8:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 10041ac:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 10041b0:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10041b4:	00 78 44 18 	|| [X0]  B.32 (.XD) @(10044bc <.BB58_core_bench_state+0x4>(vliw-4))  ;0x184

010041b8 <.BB12_core_bench_state>:
 10041b8:	00 6c 90 08 	         MOV.K.32 (.XM) X9,#4		;0x4
 10041bc:	ff 78 a0 fc 	||       B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-4))  ;0xfffca
 10041c0:	00 6c 00 56 	         MOV.K.32 (.XM) X0,#43		;0x2b
 10041c4:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 10041c8:	00 78 84 00 	   [X0]  B.32 (.XD) @(10041d8 <.BB14_core_bench_state+0xc>(vliw-0))  ;0x8

010041cc <.BB14_core_bench_state>:
 10041cc:	00 6c 00 5a 	         MOV.K.32 (.XM) X0,#45		;0x2d
 10041d0:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 10041d4:	00 78 4c 00 	   [!X0] B.32 (.XD) @(10041dc <.BB14_core_bench_state+0x10>(vliw-0))  ;0x4
 10041d8:	00 78 e0 02 	         B.32 (.XD) @(1004234 <.BB18_core_bench_state+0x2c>(vliw-0))  ;0x2e
 10041dc:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 10041e0:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 10041e4:	00 78 6c 01 	   [!X0] B.32 (.XD) @(1004210 <.BB18_core_bench_state+0x8>(vliw-0))  ;0x16

010041e8 <.BB17_core_bench_state>:
 10041e8:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 10041ec:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10041f0:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 10041f4:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10041f8:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 10041fc:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1004200:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004204:	00 78 04 16 	|| [X0]  B.32 (.XD) @(10044c4 <.BB58_core_bench_state+0xc>(vliw-4))  ;0x160

01004208 <.BB18_core_bench_state>:
 1004208:	00 6c 90 0a 	         MOV.K.32 (.XM) X9,#5		;0x5
 100420c:	ff 78 20 fa 	||       B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-4))  ;0xfffa2
 1004210:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1004214:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004218:	50 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#1],X0
 100421c:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 1004220:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004224:	00 6c 90 02 	||       MOV.K.32 (.XM) X9,#1		;0x1
 1004228:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 100422c:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004230:	00 78 80 16 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x168
 1004234:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 1004238:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 100423c:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 1004240:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004244:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 1004248:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 100424c:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004250:	00 78 e4 13 	|| [X0]  B.32 (.XD) @(10044cc <.BB58_core_bench_state+0x14>(vliw-4))  ;0x13e

01004254 <.BB21_core_bench_state>:
 1004254:	00 6c 90 04 	         MOV.K.32 (.XM) X9,#2		;0x2
 1004258:	ff 78 c0 f7 	||       B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-4))  ;0xfff7c
 100425c:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004260:	00 60 00 0a 	         ADD.32 (.XA) X0,X5,X0
 1004264:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004268:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 100426c:	00 78 ec 00 	   [!X0] B.32 (.XD) @(1004288 <.BB23_core_bench_state+0x18>(vliw-0))  ;0xe

01004270 <.BB23_core_bench_state>:
 1004270:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1004274:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004278:	00 6c 90 02 	||       MOV.K.32 (.XM) X9,#1		;0x1
 100427c:	50 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#1],X0
 1004280:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004284:	00 78 e0 13 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x13e
 1004288:	00 78 a0 10 	         B.32 (.XD) @(100449c <.BB54_core_bench_state+0x20>(vliw-0))  ;0x10a
 100428c:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004290:	00 60 00 0a 	         ADD.32 (.XA) X0,X5,X0
 1004294:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004298:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 100429c:	00 78 64 01 	   [X0]  B.32 (.XD) @(10042c8 <.BB27_core_bench_state+0x8>(vliw-0))  ;0x16

010042a0 <.BB26_core_bench_state>:
 10042a0:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 10042a4:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10042a8:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 10042ac:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10042b0:	51 7b 00 be 	||       ST.W.32 (.XD) *+G7[#6],X0
 10042b4:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 10042b8:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10042bc:	00 78 c4 10 	|| [X0]  B.32 (.XD) @(10044d4 <.BB58_core_bench_state+0x1c>(vliw-4))  ;0x10c

010042c0 <.BB27_core_bench_state>:
 10042c0:	00 6c 90 0e 	         MOV.K.32 (.XM) X9,#7		;0x7
 10042c4:	ff 78 60 f4 	||       B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-4))  ;0xfff46
 10042c8:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 10042cc:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10042d0:	00 6c 90 02 	||       MOV.K.32 (.XM) X9,#1		;0x1
 10042d4:	51 7b 00 be 	||       ST.W.32 (.XD) *+G7[#6],X0
 10042d8:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10042dc:	00 78 20 11 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x112
 10042e0:	00 6c 00 8a 	         MOV.K.32 (.XM) X0,#69		;0x45
 10042e4:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 10042e8:	00 78 84 00 	   [X0]  B.32 (.XD) @(10042f8 <.BB30_core_bench_state+0xc>(vliw-0))  ;0x8

010042ec <.BB30_core_bench_state>:
 10042ec:	00 6c 00 ca 	         MOV.K.32 (.XM) X0,#101		;0x65
 10042f0:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 10042f4:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1004308 <.BB30_core_bench_state+0x1c>(vliw-0))  ;0xa
 10042f8:	51 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#5]
 10042fc:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004300:	51 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#5],X0
 1004304:	00 78 a0 01 	         B.32 (.XD) @(1004338 <.BB33_core_bench_state+0x1c>(vliw-0))  ;0x1a
 1004308:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 100430c:	00 60 00 0a 	         ADD.32 (.XA) X0,X5,X0
 1004310:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004314:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004318:	00 78 ec 00 	   [!X0] B.32 (.XD) @(1004334 <.BB33_core_bench_state+0x18>(vliw-0))  ;0xe

0100431c <.BB33_core_bench_state>:
 100431c:	51 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#5]
 1004320:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004324:	00 6c 90 02 	||       MOV.K.32 (.XM) X9,#1		;0x1
 1004328:	51 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#5],X0
 100432c:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004330:	00 78 80 0e 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0xe8
 1004334:	00 78 40 0b 	         B.32 (.XD) @(100449c <.BB54_core_bench_state+0x20>(vliw-0))  ;0xb4
 1004338:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 100433c:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 1004340:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1004344:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004348:	00 78 a4 0c 	|| [X0]  B.32 (.XD) @(10044dc <.BB58_core_bench_state+0x24>(vliw-4))  ;0xca

0100434c <.BB36_core_bench_state>:
 100434c:	00 6c 90 06 	         MOV.K.32 (.XM) X9,#3		;0x3
 1004350:	ff 78 00 f0 	||       B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-4))  ;0xfff00
 1004354:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 1004358:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 100435c:	00 78 6c 01 	   [!X0] B.32 (.XD) @(1004388 <.BB39_core_bench_state+0x8>(vliw-0))  ;0x16

01004360 <.BB38_core_bench_state>:
 1004360:	51 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#4]
 1004364:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1004368:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 100436c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004370:	51 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#4],X0
 1004374:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1004378:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 100437c:	00 78 44 0b 	|| [X0]  B.32 (.XD) @(10044e4 <.BB58_core_bench_state+0x2c>(vliw-4))  ;0xb4

01004380 <.BB39_core_bench_state>:
 1004380:	00 6c 90 0a 	         MOV.K.32 (.XM) X9,#5		;0x5
 1004384:	ff 78 60 ee 	||       B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-4))  ;0xffee6
 1004388:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 100438c:	00 60 00 0a 	         ADD.32 (.XA) X0,X5,X0
 1004390:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004394:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004398:	00 78 ec 00 	   [!X0] B.32 (.XD) @(10043b4 <.BB41_core_bench_state+0x18>(vliw-0))  ;0xe

0100439c <.BB41_core_bench_state>:
 100439c:	51 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#4]
 10043a0:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10043a4:	00 6c 90 02 	||       MOV.K.32 (.XM) X9,#1		;0x1
 10043a8:	51 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#4],X0
 10043ac:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10043b0:	00 78 80 0a 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0xa8
 10043b4:	00 78 40 07 	         B.32 (.XD) @(100449c <.BB54_core_bench_state+0x20>(vliw-0))  ;0x74
 10043b8:	00 6c 00 56 	         MOV.K.32 (.XM) X0,#43		;0x2b
 10043bc:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 10043c0:	00 78 84 00 	   [X0]  B.32 (.XD) @(10043d0 <.BB44_core_bench_state+0xc>(vliw-0))  ;0x8

010043c4 <.BB44_core_bench_state>:
 10043c4:	00 6c 00 5a 	         MOV.K.32 (.XM) X0,#45		;0x2d
 10043c8:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 10043cc:	00 78 ac 00 	   [!X0] B.32 (.XD) @(10043e0 <.BB44_core_bench_state+0x1c>(vliw-0))  ;0xa
 10043d0:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 10043d4:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10043d8:	50 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#3],X0
 10043dc:	00 78 e0 00 	         B.32 (.XD) @(10043f8 <.BB44_core_bench_state+0x34>(vliw-0))  ;0xe
 10043e0:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 10043e4:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10043e8:	00 6c 90 02 	||       MOV.K.32 (.XM) X9,#1		;0x1
 10043ec:	50 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#3],X0
 10043f0:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10043f4:	00 78 60 08 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x86
 10043f8:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10043fc:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 1004400:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1004404:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004408:	00 78 24 07 	|| [X0]  B.32 (.XD) @(10044ec <.BB58_core_bench_state+0x34>(vliw-4))  ;0x72

0100440c <.BB48_core_bench_state>:
 100440c:	00 6c 90 0c 	         MOV.K.32 (.XM) X9,#6		;0x6
 1004410:	ff 78 00 ea 	||       B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-4))  ;0xffea0
 1004414:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004418:	00 60 00 0a 	         ADD.32 (.XA) X0,X5,X0
 100441c:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004420:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004424:	00 78 64 01 	   [X0]  B.32 (.XD) @(1004450 <.BB51_core_bench_state+0x8>(vliw-0))  ;0x16

01004428 <.BB50_core_bench_state>:
 1004428:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 100442c:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1004430:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 1004434:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004438:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 100443c:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1004440:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004444:	00 78 84 05 	|| [X0]  B.32 (.XD) @(10044f4 <.BB58_core_bench_state+0x3c>(vliw-4))  ;0x58

01004448 <.BB51_core_bench_state>:
 1004448:	00 6c 90 08 	         MOV.K.32 (.XM) X9,#4		;0x4
 100444c:	ff 78 20 e8 	||       B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-4))  ;0xffe82
 1004450:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 1004454:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 1004458:	00 78 6c 01 	   [!X0] B.32 (.XD) @(1004484 <.BB54_core_bench_state+0x8>(vliw-0))  ;0x16

0100445c <.BB53_core_bench_state>:
 100445c:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 1004460:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1004464:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 1004468:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 100446c:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 1004470:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1004474:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004478:	00 78 24 04 	|| [X0]  B.32 (.XD) @(10044fc <.BB58_core_bench_state+0x44>(vliw-4))  ;0x42

0100447c <.BB54_core_bench_state>:
 100447c:	00 6c 90 0a 	         MOV.K.32 (.XM) X9,#5		;0x5
 1004480:	ff 78 80 e6 	||       B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-4))  ;0xffe68
 1004484:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 1004488:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 100448c:	00 6c 90 02 	||       MOV.K.32 (.XM) X9,#1		;0x1
 1004490:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 1004494:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004498:	00 78 40 03 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x34
 100449c:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10044a0:	80 7c 50 10 	||       LD.B.U.32 (.XD) X5,*X8
 10044a4:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 10044a8:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10044ac:	00 78 a4 02 	|| [X0]  B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x2a

010044b0 <.BB57_core_bench_state>:
 10044b0:	88 70 00 52 	         CMPE.32 (.XD) X0,X9,#1
 10044b4:	ff 78 ec e4 	   [!X0] B.32 (.XD) @(1004150 <.BB5_core_bench_state+0x8>(vliw-0))  ;0xffe4e

010044b8 <.BB58_core_bench_state>:
 10044b8:	00 78 40 02 	         B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-0))  ;0x24
 10044bc:	00 6c 90 08 	         MOV.K.32 (.XM) X9,#4		;0x4
 10044c0:	00 78 00 02 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x20
 10044c4:	00 6c 90 0a 	         MOV.K.32 (.XM) X9,#5		;0x5
 10044c8:	00 78 c0 01 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x1c
 10044cc:	00 6c 90 04 	         MOV.K.32 (.XM) X9,#2		;0x2
 10044d0:	00 78 80 01 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x18
 10044d4:	00 6c 90 0e 	         MOV.K.32 (.XM) X9,#7		;0x7
 10044d8:	00 78 40 01 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x14
 10044dc:	00 6c 90 06 	         MOV.K.32 (.XM) X9,#3		;0x3
 10044e0:	00 78 00 01 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x10
 10044e4:	00 6c 90 0a 	         MOV.K.32 (.XM) X9,#5		;0x5
 10044e8:	00 78 c0 00 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0xc
 10044ec:	00 6c 90 0c 	         MOV.K.32 (.XM) X9,#6		;0x6
 10044f0:	00 78 80 00 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x8
 10044f4:	00 6c 90 08 	         MOV.K.32 (.XM) X9,#4		;0x4
 10044f8:	00 78 40 00 	||       B.32 (.XD) @(1004500 <.BB58_core_bench_state+0x48>(vliw-4))  ;0x4
 10044fc:	00 6c 90 0a 	         MOV.K.32 (.XM) X9,#5		;0x5
 1004500:	00 78 40 00 	||       B.32 (.XD) @(1004508 <.BB58_core_bench_state+0x50>(vliw-4))  ;0x4
 1004504:	00 6c 90 00 	         MOV.K.32 (.XM) X9,#0		;0x0
 1004508:	01 60 70 0c 	         ADD.32 (.XA) X7,X6,X4
 100450c:	08 62 10 92 	         ASL.32 (.XA) X1,X9,#2
 1004510:	80 7c 00 0e 	||       LD.B.U.32 (.XD) X0,*X7
 1004514:	00 60 10 60 	         ADD.32 (.XA) X1,X16,X1
 1004518:	00 7e 20 02 	||       LD.W.32 (.XD) X2,*X1
 100451c:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1004520:	18 60 20 44 	         ADD.32 (.XA) X2,X2,#1
 1004524:	00 7b 20 02 	||       ST.W.32 (.XD) *X1,X2
 1004528:	fa 6b 40 4e 	         MOV.R.32 (.XM) X4,X7
 100452c:	ff 78 6c e0 	|| [!X0] B.32 (.XD) @(1004138 <.BB155_core_bench_state+0x1c>(vliw-4))  ;0xffe06
 1004530:	08 70 80 15 	         CMPG.S.32 (.XD) G0,X10,#0
 1004534:	68 63 80 71 	         AND.32 (.XA) G0,G0,#1
 1004538:	88 70 00 30 	||       CMPE.32 (.XD) X0,G0,#0
 100453c:	00 78 e4 01 	   [X0]  B.32 (.XD) @(1004578 <.BB77_core_bench_state+0xc>(vliw-0))  ;0x1e

01004540 <.BB73_core_bench_state>:
 1004540:	fa 6b 40 56 	         MOV.R.32 (.XM) X4,X11
 1004544:	02 60 50 d4 	         ADD.32 (.XA) X5,X10,X11
 1004548:	80 7c 60 08 	||       LD.B.U.32 (.XD) X6,*X4
 100454c:	00 6c 00 58 	         MOV.K.32 (.XM) X0,#44		;0x2c
 1004550:	80 70 00 0c 	||       CMPE.32 (.XD) X0,X6,X0
 1004554:	00 78 64 00 	   [X0]  B.32 (.XD) @(1004560 <.BB75_core_bench_state+0x8>(vliw-0))  ;0x6

01004558 <.BB75_core_bench_state>:
 1004558:	a1 63 00 98 	         XOR.32 (.XA) X0,X12,X6
 100455c:	00 7f 00 08 	||       ST.B.32 (.XD) *X4,X0
 1004560:	01 60 40 1c 	         ADD.32 (.XA) X4,X14,X4
 1004564:	61 70 00 48 	||       CMPL.U.32 (.XD) X0,X4,X5
 1004568:	ff 78 04 ff 	   [X0]  B.32 (.XD) @(1004548 <.BB73_core_bench_state+0x8>(vliw-0))  ;0xffff0

0100456c <.BB77_core_bench_state>:
 100456c:	80 7c 10 17 	         LD.B.U.32 (.XD) X17,*X11
 1004570:	88 70 10 23 	         CMPE.32 (.XD) X17,X17,#0
 1004574:	18 60 10 63 	         ADD.32 (.XA) X17,X17,#1
 1004578:	88 70 00 22 	||       CMPE.32 (.XD) X0,X17,#0
 100457c:	fa 6b 40 56 	         MOV.R.32 (.XM) X4,X11
 1004580:	00 78 a4 1e 	|| [X0]  B.32 (.XD) @(1004954 <.BB133_core_bench_state+0x4c>(vliw-4))  ;0x1ea
 1004584:	80 7c 70 08 	         LD.B.U.32 (.XD) X7,*X4
 1004588:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 100458c:	88 70 00 0e 	||       CMPE.32 (.XD) X0,X7,#0
 1004590:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1004594:	00 78 c4 1c 	|| [X0]  B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0x1cc

01004598 <.BB80_core_bench_state>:
 1004598:	fa 6b 80 48 	         MOV.R.32 (.XM) X8,X4
 100459c:	00 6c 00 58 	         MOV.K.32 (.XM) X0,#44		;0x2c
 10045a0:	fb 6b 90 0e 	         ZXT1.32 (.XM) X9,X7
 10045a4:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 10045a8:	00 78 6c 00 	   [!X0] B.32 (.XD) @(10045b4 <.BB82_core_bench_state+0x8>(vliw-0))  ;0x6

010045ac <.BB82_core_bench_state>:
 10045ac:	18 60 70 50 	         ADD.32 (.XA) X7,X8,#1
 10045b0:	00 78 00 1c 	||       B.32 (.XD) @(1004930 <.BB133_core_bench_state+0x28>(vliw-4))  ;0x1c0
 10045b4:	6a 70 00 0a 	         CMPL.U.32 (.XD) X0,X5,#8
 10045b8:	ab 6c 70 70 	         MOV.K.32 (.XM) X7,#21944		;0x55b8
 10045bc:	08 62 10 8a 	         ASL.32 (.XA) X1,X5,#2
 10045c0:	02 6e 70 00 	||       MOV.KH.32 (.XM) X7,#256		;0x100
 10045c4:	00 60 70 4e 	         ADD.32 (.XA) X7,X7,X1
 10045c8:	00 78 2c 19 	|| [!X0] B.32 (.XD) @(10048ec <.BB129_core_bench_state+0x1c>(vliw-4))  ;0x192

010045cc <.BB84_core_bench_state>:
 10045cc:	00 7e 00 0e 	         LD.W.32 (.XD) X0,*X7
 10045d0:	fa 70 00 00 	         B.32 (.XD) X0
 10045d4:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 10045d8:	00 60 00 12 	         ADD.32 (.XA) X0,X9,X0
 10045dc:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 10045e0:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 10045e4:	00 78 64 01 	   [X0]  B.32 (.XD) @(1004610 <.BB87_core_bench_state+0x4>(vliw-0))  ;0x16

010045e8 <.BB86_core_bench_state>:
 10045e8:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 10045ec:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10045f0:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 10045f4:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10045f8:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 10045fc:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004600:	88 70 00 0e 	||       CMPE.32 (.XD) X0,X7,#0
 1004604:	00 6c 50 08 	         MOV.K.32 (.XM) X5,#4		;0x4
 1004608:	00 78 24 18 	|| [X0]  B.32 (.XD) @(100490c <.BB133_core_bench_state+0x4>(vliw-4))  ;0x182

0100460c <.BB87_core_bench_state>:
 100460c:	ff 78 80 fc 	         B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xfffc8
 1004610:	00 6c 00 56 	         MOV.K.32 (.XM) X0,#43		;0x2b
 1004614:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 1004618:	00 78 84 00 	   [X0]  B.32 (.XD) @(1004628 <.BB89_core_bench_state+0xc>(vliw-0))  ;0x8

0100461c <.BB89_core_bench_state>:
 100461c:	00 6c 00 5a 	         MOV.K.32 (.XM) X0,#45		;0x2d
 1004620:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 1004624:	00 78 6c 00 	   [!X0] B.32 (.XD) @(1004630 <.BB89_core_bench_state+0x14>(vliw-0))  ;0x6
 1004628:	00 6c 50 04 	         MOV.K.32 (.XM) X5,#2		;0x2
 100462c:	00 78 e0 02 	||       B.32 (.XD) @(1004688 <.BB93_core_bench_state+0x28>(vliw-4))  ;0x2e
 1004630:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 1004634:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 1004638:	00 78 6c 01 	   [!X0] B.32 (.XD) @(1004664 <.BB93_core_bench_state+0x4>(vliw-0))  ;0x16

0100463c <.BB92_core_bench_state>:
 100463c:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 1004640:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1004644:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 1004648:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 100464c:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 1004650:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004654:	88 70 00 0e 	||       CMPE.32 (.XD) X0,X7,#0
 1004658:	00 6c 50 0a 	         MOV.K.32 (.XM) X5,#5		;0x5
 100465c:	00 78 a4 15 	|| [X0]  B.32 (.XD) @(1004910 <.BB133_core_bench_state+0x8>(vliw-4))  ;0x15a

01004660 <.BB93_core_bench_state>:
 1004660:	ff 78 e0 f9 	         B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xfff9e
 1004664:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1004668:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 100466c:	50 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#1],X0
 1004670:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 1004674:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004678:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 100467c:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 1004680:	00 6c 50 02 	         MOV.K.32 (.XM) X5,#1		;0x1
 1004684:	00 78 40 15 	||       B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0x154
 1004688:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 100468c:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1004690:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 1004694:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004698:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 100469c:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 10046a0:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10046a4:	00 78 84 13 	|| [X0]  B.32 (.XD) @(1004914 <.BB133_core_bench_state+0xc>(vliw-4))  ;0x138

010046a8 <.BB96_core_bench_state>:
 10046a8:	ff 78 a0 f7 	         B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xfff7a
 10046ac:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 10046b0:	00 60 00 12 	         ADD.32 (.XA) X0,X9,X0
 10046b4:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 10046b8:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 10046bc:	00 78 ec 00 	   [!X0] B.32 (.XD) @(10046d8 <.BB98_core_bench_state+0x18>(vliw-0))  ;0xe

010046c0 <.BB98_core_bench_state>:
 10046c0:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 10046c4:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10046c8:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10046cc:	50 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#1],X0
 10046d0:	00 6c 50 02 	         MOV.K.32 (.XM) X5,#1		;0x1
 10046d4:	00 78 c0 12 	||       B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0x12c
 10046d8:	00 78 a0 10 	         B.32 (.XD) @(10048ec <.BB129_core_bench_state+0x1c>(vliw-0))  ;0x10a
 10046dc:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 10046e0:	00 60 00 12 	         ADD.32 (.XA) X0,X9,X0
 10046e4:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 10046e8:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 10046ec:	00 78 64 01 	   [X0]  B.32 (.XD) @(1004718 <.BB102_core_bench_state+0x4>(vliw-0))  ;0x16

010046f0 <.BB101_core_bench_state>:
 10046f0:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 10046f4:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10046f8:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 10046fc:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004700:	51 7b 00 be 	||       ST.W.32 (.XD) *+G7[#6],X0
 1004704:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004708:	88 70 00 0e 	||       CMPE.32 (.XD) X0,X7,#0
 100470c:	00 6c 50 0e 	         MOV.K.32 (.XM) X5,#7		;0x7
 1004710:	00 78 44 10 	|| [X0]  B.32 (.XD) @(1004918 <.BB133_core_bench_state+0x10>(vliw-4))  ;0x104

01004714 <.BB102_core_bench_state>:
 1004714:	ff 78 40 f4 	         B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xfff44
 1004718:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 100471c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004720:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004724:	51 7b 00 be 	||       ST.W.32 (.XD) *+G7[#6],X0
 1004728:	00 6c 50 02 	         MOV.K.32 (.XM) X5,#1		;0x1
 100472c:	00 78 00 10 	||       B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0x100
 1004730:	00 6c 00 8a 	         MOV.K.32 (.XM) X0,#69		;0x45
 1004734:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 1004738:	00 78 84 00 	   [X0]  B.32 (.XD) @(1004748 <.BB105_core_bench_state+0xc>(vliw-0))  ;0x8

0100473c <.BB105_core_bench_state>:
 100473c:	00 6c 00 ca 	         MOV.K.32 (.XM) X0,#101		;0x65
 1004740:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 1004744:	00 78 cc 00 	   [!X0] B.32 (.XD) @(100475c <.BB105_core_bench_state+0x20>(vliw-0))  ;0xc
 1004748:	51 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#5]
 100474c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004750:	51 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#5],X0
 1004754:	00 6c 50 06 	         MOV.K.32 (.XM) X5,#3		;0x3
 1004758:	00 78 a0 01 	||       B.32 (.XD) @(100478c <.BB108_core_bench_state+0x1c>(vliw-4))  ;0x1a
 100475c:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004760:	00 60 00 12 	         ADD.32 (.XA) X0,X9,X0
 1004764:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004768:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 100476c:	00 78 ec 00 	   [!X0] B.32 (.XD) @(1004788 <.BB108_core_bench_state+0x18>(vliw-0))  ;0xe

01004770 <.BB108_core_bench_state>:
 1004770:	51 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#5]
 1004774:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004778:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 100477c:	51 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#5],X0
 1004780:	00 6c 50 02 	         MOV.K.32 (.XM) X5,#1		;0x1
 1004784:	00 78 40 0d 	||       B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0xd4
 1004788:	00 78 20 0b 	         B.32 (.XD) @(10048ec <.BB129_core_bench_state+0x1c>(vliw-0))  ;0xb2
 100478c:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1004790:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 1004794:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 1004798:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 100479c:	00 78 04 0c 	|| [X0]  B.32 (.XD) @(100491c <.BB133_core_bench_state+0x14>(vliw-4))  ;0xc0

010047a0 <.BB111_core_bench_state>:
 10047a0:	ff 78 e0 ef 	         B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xffefe
 10047a4:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 10047a8:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 10047ac:	00 78 6c 01 	   [!X0] B.32 (.XD) @(10047d8 <.BB114_core_bench_state+0x4>(vliw-0))  ;0x16

010047b0 <.BB113_core_bench_state>:
 10047b0:	51 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#4]
 10047b4:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10047b8:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 10047bc:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10047c0:	51 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#4],X0
 10047c4:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10047c8:	88 70 00 0e 	||       CMPE.32 (.XD) X0,X7,#0
 10047cc:	00 6c 50 0a 	         MOV.K.32 (.XM) X5,#5		;0x5
 10047d0:	00 78 84 0a 	|| [X0]  B.32 (.XD) @(1004920 <.BB133_core_bench_state+0x18>(vliw-4))  ;0xa8

010047d4 <.BB114_core_bench_state>:
 10047d4:	ff 78 40 ee 	         B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xffee4
 10047d8:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 10047dc:	00 60 00 12 	         ADD.32 (.XA) X0,X9,X0
 10047e0:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 10047e4:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 10047e8:	00 78 ec 00 	   [!X0] B.32 (.XD) @(1004804 <.BB116_core_bench_state+0x18>(vliw-0))  ;0xe

010047ec <.BB116_core_bench_state>:
 10047ec:	51 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#4]
 10047f0:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10047f4:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10047f8:	51 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#4],X0
 10047fc:	00 6c 50 02 	         MOV.K.32 (.XM) X5,#1		;0x1
 1004800:	00 78 60 09 	||       B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0x96
 1004804:	00 78 40 07 	         B.32 (.XD) @(10048ec <.BB129_core_bench_state+0x1c>(vliw-0))  ;0x74
 1004808:	00 6c 00 56 	         MOV.K.32 (.XM) X0,#43		;0x2b
 100480c:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 1004810:	00 78 84 00 	   [X0]  B.32 (.XD) @(1004820 <.BB119_core_bench_state+0xc>(vliw-0))  ;0x8

01004814 <.BB119_core_bench_state>:
 1004814:	00 6c 00 5a 	         MOV.K.32 (.XM) X0,#45		;0x2d
 1004818:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 100481c:	00 78 cc 00 	   [!X0] B.32 (.XD) @(1004834 <.BB119_core_bench_state+0x20>(vliw-0))  ;0xc
 1004820:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 1004824:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004828:	50 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#3],X0
 100482c:	00 6c 50 0c 	         MOV.K.32 (.XM) X5,#6		;0x6
 1004830:	00 78 e0 00 	||       B.32 (.XD) @(100484c <.BB119_core_bench_state+0x38>(vliw-4))  ;0xe
 1004834:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 1004838:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 100483c:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004840:	50 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#3],X0
 1004844:	00 6c 50 02 	         MOV.K.32 (.XM) X5,#1		;0x1
 1004848:	00 78 20 07 	||       B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0x72
 100484c:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1004850:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 1004854:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 1004858:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 100485c:	00 78 44 06 	|| [X0]  B.32 (.XD) @(1004924 <.BB133_core_bench_state+0x1c>(vliw-4))  ;0x64

01004860 <.BB123_core_bench_state>:
 1004860:	ff 78 e0 e9 	         B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xffe9e
 1004864:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004868:	00 60 00 12 	         ADD.32 (.XA) X0,X9,X0
 100486c:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004870:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004874:	00 78 64 01 	   [X0]  B.32 (.XD) @(10048a0 <.BB126_core_bench_state+0x4>(vliw-0))  ;0x16

01004878 <.BB125_core_bench_state>:
 1004878:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 100487c:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1004880:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 1004884:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004888:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 100488c:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1004890:	88 70 00 0e 	||       CMPE.32 (.XD) X0,X7,#0
 1004894:	00 6c 50 08 	         MOV.K.32 (.XM) X5,#4		;0x4
 1004898:	00 78 84 04 	|| [X0]  B.32 (.XD) @(1004928 <.BB133_core_bench_state+0x20>(vliw-4))  ;0x48

0100489c <.BB126_core_bench_state>:
 100489c:	ff 78 00 e8 	         B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xffe80
 10048a0:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 10048a4:	80 70 00 12 	||       CMPE.32 (.XD) X0,X9,X0
 10048a8:	00 78 6c 01 	   [!X0] B.32 (.XD) @(10048d4 <.BB129_core_bench_state+0x4>(vliw-0))  ;0x16

010048ac <.BB128_core_bench_state>:
 10048ac:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 10048b0:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10048b4:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 10048b8:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10048bc:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 10048c0:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10048c4:	88 70 00 0e 	||       CMPE.32 (.XD) X0,X7,#0
 10048c8:	00 6c 50 0a 	         MOV.K.32 (.XM) X5,#5		;0x5
 10048cc:	00 78 04 03 	|| [X0]  B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0x30

010048d0 <.BB129_core_bench_state>:
 10048d0:	ff 78 60 e6 	         B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xffe66
 10048d4:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 10048d8:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10048dc:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10048e0:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 10048e4:	00 6c 50 02 	         MOV.K.32 (.XM) X5,#1		;0x1
 10048e8:	00 78 20 02 	||       B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0x22
 10048ec:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10048f0:	80 7c 70 10 	||       LD.B.U.32 (.XD) X7,*X8
 10048f4:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 10048f8:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10048fc:	00 78 84 01 	|| [X0]  B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-4))  ;0x18

01004900 <.BB132_core_bench_state>:
 1004900:	88 70 00 4a 	         CMPE.32 (.XD) X0,X5,#1
 1004904:	ff 78 cc e4 	   [!X0] B.32 (.XD) @(100459c <.BB80_core_bench_state+0x4>(vliw-0))  ;0xffe4c

01004908 <.BB133_core_bench_state>:
 1004908:	00 78 20 01 	         B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-0))  ;0x12
 100490c:	00 78 00 01 	         B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-0))  ;0x10
 1004910:	00 78 e0 00 	         B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-0))  ;0xe
 1004914:	00 78 c0 00 	         B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-0))  ;0xc
 1004918:	00 78 a0 00 	         B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-0))  ;0xa
 100491c:	00 78 80 00 	         B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-0))  ;0x8
 1004920:	00 78 60 00 	         B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-0))  ;0x6
 1004924:	00 78 40 00 	         B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-0))  ;0x4
 1004928:	00 78 20 00 	         B.32 (.XD) @(100492c <.BB133_core_bench_state+0x24>(vliw-0))  ;0x2
 100492c:	01 60 70 0c 	         ADD.32 (.XA) X7,X6,X4
 1004930:	08 62 10 8a 	         ASL.32 (.XA) X1,X5,#2
 1004934:	80 7c 00 0e 	||       LD.B.U.32 (.XD) X0,*X7
 1004938:	00 60 10 60 	         ADD.32 (.XA) X1,X16,X1
 100493c:	00 7e 20 02 	||       LD.W.32 (.XD) X2,*X1
 1004940:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1004944:	18 60 20 44 	         ADD.32 (.XA) X2,X2,#1
 1004948:	00 7b 20 02 	||       ST.W.32 (.XD) *X1,X2
 100494c:	fa 6b 40 4e 	         MOV.R.32 (.XM) X4,X7
 1004950:	ff 78 ac e1 	|| [!X0] B.32 (.XD) @(1004584 <.BB77_core_bench_state+0x18>(vliw-4))  ;0xffe1a
 1004954:	88 70 00 30 	         CMPE.32 (.XD) X0,G0,#0
 1004958:	00 78 64 01 	   [X0]  B.32 (.XD) @(1004984 <.BB147_core_bench_state+0x14>(vliw-0))  ;0x16

0100495c <.BB145_core_bench_state>:
 100495c:	02 60 50 d4 	         ADD.32 (.XA) X5,X10,X11
 1004960:	80 7c 40 16 	||       LD.B.U.32 (.XD) X4,*X11
 1004964:	00 6c 00 58 	         MOV.K.32 (.XM) X0,#44		;0x2c
 1004968:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 100496c:	00 78 64 00 	   [X0]  B.32 (.XD) @(1004978 <.BB147_core_bench_state+0x8>(vliw-0))  ;0x6

01004970 <.BB147_core_bench_state>:
 1004970:	a1 63 00 1a 	         XOR.32 (.XA) X0,X13,X4
 1004974:	00 7f 00 16 	||       ST.B.32 (.XD) *X11,X0
 1004978:	02 60 b0 dc 	         ADD.32 (.XA) X11,X14,X11
 100497c:	61 70 00 56 	||       CMPL.U.32 (.XD) X0,X11,X5
 1004980:	ff 78 04 ff 	   [X0]  B.32 (.XD) @(1004960 <.BB145_core_bench_state+0x4>(vliw-0))  ;0xffff0
 1004984:	00 6c 30 01 	         MOV.K.32 (.XM) X19,#0		;0x0
 1004988:	00 6c 40 41 	         MOV.K.32 (.XM) X20,#32		;0x20
 100498c:	04 60 30 ff 	         ADD.32 (.XA) X19,G7,X19
 1004990:	00 6c 20 41 	||       MOV.K.32 (.XM) X18,#32		;0x20
 1004994:	05 60 40 21 	         ADD.32 (.XA) X20,X16,X20
 1004998:	04 60 20 bf 	         ADD.32 (.XA) X18,G7,X18

0100499c <.BB157_core_bench_state>:
 100499c:	00 7e a0 24 	||       LD.W.32 (.XD) X10,*X18
 10049a0:	fa 6b b0 5e 	         MOV.R.32 (.XM) X11,X15
 10049a4:	00 7a d0 45 	||       CALL.32 (.XD) @(100525e <crcu32>(vliw-4))  ;0x45d

010049a8 <.BB151_core_bench_state>:
 10049a8:	00 7e a0 26 	         LD.W.32 (.XD) X10,*X19
 10049ac:	fb 6b b0 b8 	         ZXT2.32 (.XM) X11,G4
 10049b0:	00 7a 70 45 	||       CALL.32 (.XD) @(100525e <crcu32>(vliw-4))  ;0x457

010049b4 <.BB152_core_bench_state>:
 10049b4:	19 60 20 25 	         ADD.32 (.XA) X18,X18,#4
 10049b8:	19 60 30 27 	         ADD.32 (.XA) X19,X19,#4
 10049bc:	85 70 00 24 	||       CMPE.32 (.XD) X0,X18,X20
 10049c0:	fb 6b f0 b8 	         ZXT2.32 (.XM) X15,G4
 10049c4:	ff 78 cc fe 	|| [!X0] B.32 (.XD) @(100499c <.BB157_core_bench_state>(vliw-4))  ;0xfffec

010049c8 <.BB153_core_bench_state>:
 10049c8:	54 7e 20 ff 	         LD.W.32 (.XD) X18,*+G7[#19]
 10049cc:	54 7e 30 bf 	         LD.W.32 (.XD) X19,*+G7[#18]
 10049d0:	54 7e 40 7f 	         LD.W.32 (.XD) X20,*+G7[#17]
 10049d4:	01 64 f0 21 	         ADDK.32 (.XA) G7,#144		;0x90
 10049d8:	fa 6b c0 5f 	||       MOV.R.32 (.XM) G4,X15
 10049dc:	e0 5e       	||       RET.16 (.XD) 

010049de <core_init_state>:
 10049de:	18 61 e0 54 	         SUB.32 (.XA) X14,X10,#1
 10049e2:	28 70 00 5c 	||       CMPG.U.32 (.XD) X0,X14,#1
 10049e6:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10049ea:	00 78 0c 0f 	|| [!X0] B.32 (.XD) @(1004bca <.BB22_core_init_state+0xc>(vliw-4))  ;0xf0

010049ee <.BB2_core_init_state>:
 10049ee:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 10049f2:	00 6c 10 01 	         MOV.K.32 (.XM) X17,#0		;0x0
 10049f6:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 10049fa:	08 6c 90 58 	         MOV.K.32 (.XM) X9,#1068		;0x42c
 10049fe:	04 6e 90 00 	         MOV.KH.32 (.XM) X9,#512		;0x200
 1004a02:	88 70 80 0f 	||       CMPE.32 (.XD) G0,X7,#0
 1004a06:	00 78 61 07 	   [G0]  B.32 (.XD) @(1004af2 <.BB32_core_init_state+0x24>(vliw-0))  ;0x76

01004a0a <.BB4_core_init_state>:
 1004a0a:	48 70 90 4f 	         CMPL.S.32 (.XD) G1,X7,#1
 1004a0e:	00 78 22 06 	   [G1]  B.32 (.XD) @(1004ad2 <.BB32_core_init_state+0x4>(vliw-0))  ;0x62

01004a12 <.BB5_core_init_state>:
 1004a12:	fa 6b f0 4e 	         MOV.R.32 (.XM) X15,X7
 1004a16:	fa 6b 40 62 	         MOV.R.32 (.XM) X4,X17
 1004a1a:	02 60 d0 18 	         ADD.32 (.XA) X13,X12,X8
 1004a1e:	04 60 60 4e 	         ADD.32 (.XA) X6,X7,X17
 1004a22:	fa 6b 50 5a 	||       MOV.R.32 (.XM) X5,X13

01004a26 <.BB31_core_init_state>:
 1004a26:	68 63 00 cf 	         AND.32 (.XA) X16,X7,#3
 1004a2a:	88 70 a0 21 	||       CMPE.32 (.XD) G2,X16,#0
 1004a2e:	00 78 63 02 	   [G2]  B.32 (.XD) @(1004a7a <.BB34_core_init_state>(vliw-0))  ;0x26

01004a32 <.BB35_core_init_state>:
 1004a32:	80 7c c0 23 	         LD.B.U.32 (.XD) G4,*X17
 1004a36:	18 61 00 61 	         SUB.32 (.XA) X16,X16,#1
 1004a3a:	88 70 00 20 	||       CMPE.32 (.XD) X0,X16,#0
 1004a3e:	18 60 40 62 	         ADD.32 (.XA) X4,X17,#1
 1004a42:	00 7f c0 1b 	||       ST.B.32 (.XD) *X13,G4
 1004a46:	18 60 50 5a 	         ADD.32 (.XA) X5,X13,#1
 1004a4a:	00 78 84 01 	|| [X0]  B.32 (.XD) @(1004a7a <.BB34_core_init_state>(vliw-4))  ;0x18

01004a4e <.BB36_core_init_state>:
 1004a4e:	80 7c d0 09 	         LD.B.U.32 (.XD) G5,*X4
 1004a52:	18 61 00 60 	         SUB.32 (.XA) X0,X16,#1
 1004a56:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1004a5a:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1004a5e:	00 7f d0 0b 	||       ST.B.32 (.XD) *X5,G5
 1004a62:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004a66:	00 78 a4 00 	|| [X0]  B.32 (.XD) @(1004a7a <.BB34_core_init_state>(vliw-4))  ;0xa

01004a6a <.BB37_core_init_state>:
 1004a6a:	80 7c 00 08 	         LD.B.U.32 (.XD) X0,*X4
 1004a6e:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1004a72:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1004a76:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1

01004a7a <.BB34_core_init_state>:
 1004a7a:	28 62 00 9f 	         ASR.32 (.XA) X16,X15,#2
 1004a7e:	88 70 00 20 	||       CMPE.32 (.XD) X0,X16,#0
 1004a82:	00 78 64 02 	   [X0]  B.32 (.XD) @(1004ace <.BB32_core_init_state>(vliw-0))  ;0x26

01004a86 <.BB33_core_init_state>:
 1004a86:	80 7c 00 08 	         LD.B.U.32 (.XD) X0,*X4
 1004a8a:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1004a8e:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1004a92:	80 7c 00 08 	         LD.B.U.32 (.XD) X0,*X4
 1004a96:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004a9a:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1004a9e:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1004aa2:	80 7c 00 08 	         LD.B.U.32 (.XD) X0,*X4
 1004aa6:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004aaa:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1004aae:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1004ab2:	80 7c 00 08 	         LD.B.U.32 (.XD) X0,*X4
 1004ab6:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004aba:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1004abe:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1004ac2:	81 70 00 88 	         CMPE.32 (.XD) X0,X4,X6
 1004ac6:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004aca:	ff 78 ec fd 	|| [!X0] B.32 (.XD) @(1004a86 <.BB33_core_init_state>(vliw-4))  ;0xfffde

01004ace <.BB32_core_init_state>:
 1004ace:	00 78 40 00 	         B.32 (.XD) @(1004ad6 <.BB32_core_init_state+0x8>(vliw-0))  ;0x4
 1004ad2:	02 60 d0 18 	         ADD.32 (.XA) X13,X12,X8
 1004ad6:	02 60 80 0e 	         ADD.32 (.XA) X8,X7,X8
 1004ada:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 1004ade:	e0 63 00 0e 	         MAX.32 (.XA) X0,X7,X0
 1004ae2:	00 6c 10 58 	||       MOV.K.32 (.XM) X1,#44		;0x2c
 1004ae6:	00 60 00 1a 	         ADD.32 (.XA) X0,X13,X0
 1004aea:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 1004aee:	00 7f 10 00 	||       ST.B.32 (.XD) *X0,X1
 1004af2:	ad 6c 40 10 	         MOV.K.32 (.XM) X4,#22152		;0x5688
 1004af6:	18 60 b0 56 	         ADD.32 (.XA) X11,X11,#1
 1004afa:	02 6e 40 00 	||       MOV.KH.32 (.XM) X4,#256		;0x100
 1004afe:	69 63 00 d6 	         AND.32 (.XA) X0,X11,#7
 1004b02:	08 62 10 80 	         ASL.32 (.XA) X1,X0,#2
 1004b06:	6a 70 00 00 	||       CMPL.U.32 (.XD) X0,X0,#8
 1004b0a:	00 60 40 48 	         ADD.32 (.XA) X4,X4,X1
 1004b0e:	00 78 0c 05 	|| [!X0] B.32 (.XD) @(1004bae <.BB12_core_init_state+0x9c>(vliw-4))  ;0x50

01004b12 <.BB12_core_init_state>:
 1004b12:	00 7e 00 08 	         LD.W.32 (.XD) X0,*X4
 1004b16:	fa 70 00 00 	         B.32 (.XD) X0
 1004b1a:	00 78 a0 03 	         B.32 (.XD) @(1004b8e <.BB12_core_init_state+0x7c>(vliw-0))  ;0x3a
 1004b1e:	28 62 10 d7 	         ASR.32 (.XA) X17,X11,#3
 1004b22:	68 63 10 e3 	         AND.32 (.XA) X17,X17,#3
 1004b26:	08 62 10 a3 	         ASL.32 (.XA) X17,X17,#2
 1004b2a:	00 6c 00 60 	||       MOV.K.32 (.XM) X0,#48		;0x30
 1004b2e:	04 60 10 53 	         ADD.32 (.XA) X17,X9,X17
 1004b32:	00 60 10 23 	         ADD.32 (.XA) X17,X17,X0
 1004b36:	00 7e 10 23 	||       LD.W.32 (.XD) X17,*X17
 1004b3a:	00 6c 70 10 	         MOV.K.32 (.XM) X7,#8		;0x8
 1004b3e:	00 78 80 03 	||       B.32 (.XD) @(1004bae <.BB12_core_init_state+0x9c>(vliw-4))  ;0x38
 1004b42:	00 78 20 00 	         B.32 (.XD) @(1004b46 <.BB12_core_init_state+0x34>(vliw-0))  ;0x2
 1004b46:	28 62 10 d7 	         ASR.32 (.XA) X17,X11,#3
 1004b4a:	68 63 10 e3 	         AND.32 (.XA) X17,X17,#3
 1004b4e:	08 62 10 a3 	         ASL.32 (.XA) X17,X17,#2
 1004b52:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 1004b56:	04 60 10 53 	         ADD.32 (.XA) X17,X9,X17
 1004b5a:	00 60 10 23 	         ADD.32 (.XA) X17,X17,X0
 1004b5e:	00 7e 10 23 	||       LD.W.32 (.XD) X17,*X17
 1004b62:	00 6c 70 10 	         MOV.K.32 (.XM) X7,#8		;0x8
 1004b66:	00 78 40 02 	||       B.32 (.XD) @(1004bae <.BB12_core_init_state+0x9c>(vliw-4))  ;0x24
 1004b6a:	00 78 20 00 	         B.32 (.XD) @(1004b6e <.BB12_core_init_state+0x5c>(vliw-0))  ;0x2
 1004b6e:	28 62 10 d7 	         ASR.32 (.XA) X17,X11,#3
 1004b72:	68 63 10 e3 	         AND.32 (.XA) X17,X17,#3
 1004b76:	08 62 10 a3 	         ASL.32 (.XA) X17,X17,#2
 1004b7a:	04 60 10 53 	         ADD.32 (.XA) X17,X9,X17
 1004b7e:	1c 60 10 23 	         ADD.32 (.XA) X17,X17,#16
 1004b82:	00 7e 10 23 	||       LD.W.32 (.XD) X17,*X17
 1004b86:	00 6c 70 10 	         MOV.K.32 (.XM) X7,#8		;0x8
 1004b8a:	00 78 20 01 	||       B.32 (.XD) @(1004bae <.BB12_core_init_state+0x9c>(vliw-4))  ;0x12
 1004b8e:	00 78 20 00 	         B.32 (.XD) @(1004b92 <.BB12_core_init_state+0x80>(vliw-0))  ;0x2
 1004b92:	28 62 10 d7 	         ASR.32 (.XA) X17,X11,#3
 1004b96:	68 63 10 e3 	         AND.32 (.XA) X17,X17,#3
 1004b9a:	08 62 10 a3 	         ASL.32 (.XA) X17,X17,#2
 1004b9e:	04 60 10 53 	         ADD.32 (.XA) X17,X9,X17
 1004ba2:	00 7e 10 23 	||       LD.W.32 (.XD) X17,*X17
 1004ba6:	00 6c 70 08 	         MOV.K.32 (.XM) X7,#4		;0x4
 1004baa:	00 78 20 00 	||       B.32 (.XD) @(1004bae <.BB12_core_init_state+0x9c>(vliw-4))  ;0x2
 1004bae:	02 60 00 0e 	         ADD.32 (.XA) X0,X7,X8
 1004bb2:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004bb6:	20 70 00 1c 	||       CMPG.U.32 (.XD) X0,X14,X0
 1004bba:	ff 78 44 f2 	   [X0]  B.32 (.XD) @(1004a02 <.BB2_core_init_state+0x14>(vliw-0))  ;0xfff24

01004bbe <.BB22_core_init_state>:
 1004bbe:	22 70 00 14 	         CMPG.U.32 (.XD) X0,X10,X8
 1004bc2:	00 78 cc 00 	   [!X0] B.32 (.XD) @(1004bda <.BB25_core_init_state+0x8>(vliw-0))  ;0xc
 1004bc6:	00 78 c0 00 	         B.32 (.XD) @(1004bde <.BB25_core_init_state+0xc>(vliw-0))  ;0xc
 1004bca:	28 70 00 14 	         CMPG.U.32 (.XD) X0,X10,#0
 1004bce:	00 78 6c 00 	   [!X0] B.32 (.XD) @(1004bda <.BB25_core_init_state+0x8>(vliw-0))  ;0x6

01004bd2 <.BB25_core_init_state>:
 1004bd2:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 1004bd6:	ff 78 80 ff 	||       B.32 (.XD) @(1004bc6 <.BB22_core_init_state+0x8>(vliw-4))  ;0xffff8
 1004bda:	00 78 e0 04 	         B.32 (.XD) @(1004c76 <.BB42_core_init_state>(vliw-0))  ;0x4e
 1004bde:	03 60 50 14 	         ADD.32 (.XA) X5,X10,X12
 1004be2:	03 60 40 10 	         ADD.32 (.XA) X4,X8,X12
 1004be6:	02 61 70 14 	         SUB.32 (.XA) X7,X10,X8

01004bea <.BB28_core_init_state>:
 1004bea:	68 63 60 ce 	         AND.32 (.XA) X6,X7,#3
 1004bee:	88 70 00 0c 	||       CMPE.32 (.XD) X0,X6,#0
 1004bf2:	00 78 04 02 	   [X0]  B.32 (.XD) @(1004c32 <.BB44_core_init_state>(vliw-0))  ;0x20

01004bf6 <.BB45_core_init_state>:
 1004bf6:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1004bfa:	18 61 60 4c 	         SUB.32 (.XA) X6,X6,#1
 1004bfe:	00 7f 00 08 	||       ST.B.32 (.XD) *X4,X0
 1004c02:	88 70 00 0c 	         CMPE.32 (.XD) X0,X6,#0
 1004c06:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1004c0a:	00 78 44 01 	|| [X0]  B.32 (.XD) @(1004c32 <.BB44_core_init_state>(vliw-4))  ;0x14

01004c0e <.BB46_core_init_state>:
 1004c0e:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1004c12:	00 7f 00 08 	||       ST.B.32 (.XD) *X4,X0
 1004c16:	18 61 00 4c 	         SUB.32 (.XA) X0,X6,#1
 1004c1a:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1004c1e:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1004c22:	00 78 84 00 	|| [X0]  B.32 (.XD) @(1004c32 <.BB44_core_init_state>(vliw-4))  ;0x8

01004c26 <.BB47_core_init_state>:
 1004c26:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1004c2a:	00 7f 00 08 	||       ST.B.32 (.XD) *X4,X0
 1004c2e:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1

01004c32 <.BB44_core_init_state>:
 1004c32:	28 62 60 8e 	         ASR.32 (.XA) X6,X7,#2
 1004c36:	88 70 00 0c 	||       CMPE.32 (.XD) X0,X6,#0
 1004c3a:	00 78 e4 01 	   [X0]  B.32 (.XD) @(1004c76 <.BB42_core_init_state>(vliw-0))  ;0x1e

01004c3e <.BB43_core_init_state>:
 1004c3e:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1004c42:	18 60 00 48 	         ADD.32 (.XA) X0,X4,#1
 1004c46:	00 7f 10 00 	||       ST.B.32 (.XD) *X0,X1
 1004c4a:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1004c4e:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004c52:	00 7f 10 00 	||       ST.B.32 (.XD) *X0,X1
 1004c56:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1004c5a:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004c5e:	00 7f 10 00 	||       ST.B.32 (.XD) *X0,X1
 1004c62:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1004c66:	00 7f 10 08 	||       ST.B.32 (.XD) *X4,X1
 1004c6a:	18 60 40 40 	         ADD.32 (.XA) X4,X0,#1
 1004c6e:	81 70 00 48 	||       CMPE.32 (.XD) X0,X4,X5
 1004c72:	ff 78 6c fe 	   [!X0] B.32 (.XD) @(1004c3e <.BB43_core_init_state>(vliw-0))  ;0xfffe6

01004c76 <.BB42_core_init_state>:
 1004c76:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1004c7a:	e0 5e       	||       RET.16 (.XD) 

01004c7c <core_state_transition>:
 1004c7c:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1004c80:	00 7e 60 14 	||       LD.W.32 (.XD) X6,*X10
 1004c84:	80 7c 40 0c 	         LD.B.U.32 (.XD) X4,*X6
 1004c88:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004c8c:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1004c90:	00 78 e4 1e 	|| [X0]  B.32 (.XD) @(100506c <.BB55_core_state_transition+0x4c>(vliw-4))  ;0x1ee

01004c94 <.BB2_core_state_transition>:
 1004c94:	1e 60 d0 16 	         ADD.32 (.XA) X13,X11,#24
 1004c98:	1d 60 e0 16 	         ADD.32 (.XA) X14,X11,#20
 1004c9c:	1c 60 f0 16 	         ADD.32 (.XA) X15,X11,#16
 1004ca0:	fa 6b 70 4c 	||       MOV.R.32 (.XM) X7,X6
 1004ca4:	1b 60 c0 16 	         ADD.32 (.XA) X12,X11,#12
 1004ca8:	00 6c c0 01 	||       MOV.K.32 (.XM) G4,#0		;0x0
 1004cac:	1a 60 90 16 	         ADD.32 (.XA) X9,X11,#8
 1004cb0:	00 6c 00 58 	||       MOV.K.32 (.XM) X0,#44		;0x2c
 1004cb4:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004cb8:	00 78 6c 00 	   [!X0] B.32 (.XD) @(1004cc4 <.BB4_core_state_transition+0x8>(vliw-0))  ;0x6

01004cbc <.BB4_core_state_transition>:
 1004cbc:	18 60 60 4e 	         ADD.32 (.XA) X6,X7,#1
 1004cc0:	00 78 a0 1d 	||       B.32 (.XD) @(1005074 <.BB55_core_state_transition+0x54>(vliw-4))  ;0x1da
 1004cc4:	6a 70 00 38 	         CMPL.U.32 (.XD) X0,G4,#8
 1004cc8:	ad 6c 80 50 	         MOV.K.32 (.XM) X8,#22184		;0x56a8
 1004ccc:	08 62 d0 b9 	         ASL.32 (.XA) G5,G4,#2
 1004cd0:	02 6e 80 00 	||       MOV.KH.32 (.XM) X8,#256		;0x100
 1004cd4:	07 60 80 50 	         ADD.32 (.XA) X8,X8,G5
 1004cd8:	00 78 6c 19 	|| [!X0] B.32 (.XD) @(1005004 <.BB51_core_state_transition+0x20>(vliw-4))  ;0x196

01004cdc <.BB6_core_state_transition>:
 1004cdc:	00 7e 00 10 	         LD.W.32 (.XD) X0,*X8
 1004ce0:	fa 70 00 00 	         B.32 (.XD) X0
 1004ce4:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004ce8:	00 60 00 08 	         ADD.32 (.XA) X0,X4,X0
 1004cec:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004cf0:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004cf4:	00 78 64 01 	   [X0]  B.32 (.XD) @(1004d20 <.BB9_core_state_transition+0x8>(vliw-0))  ;0x16

01004cf8 <.BB8_core_state_transition>:
 1004cf8:	00 7e 00 16 	         LD.W.32 (.XD) X0,*X11
 1004cfc:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004d00:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1004d04:	00 7b 00 16 	||       ST.W.32 (.XD) *X11,X0
 1004d08:	80 7c 40 0e 	         LD.B.U.32 (.XD) X4,*X7
 1004d0c:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004d10:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004d14:	00 78 84 18 	|| [X0]  B.32 (.XD) @(1005024 <.BB55_core_state_transition+0x4>(vliw-4))  ;0x188

01004d18 <.BB9_core_state_transition>:
 1004d18:	00 6c c0 09 	         MOV.K.32 (.XM) G4,#4		;0x4
 1004d1c:	ff 78 a0 fc 	||       B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-4))  ;0xfffca
 1004d20:	00 6c 00 56 	         MOV.K.32 (.XM) X0,#43		;0x2b
 1004d24:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004d28:	00 78 84 00 	   [X0]  B.32 (.XD) @(1004d38 <.BB11_core_state_transition+0xc>(vliw-0))  ;0x8

01004d2c <.BB11_core_state_transition>:
 1004d2c:	00 6c 00 5a 	         MOV.K.32 (.XM) X0,#45		;0x2d
 1004d30:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004d34:	00 78 4c 00 	   [!X0] B.32 (.XD) @(1004d3c <.BB11_core_state_transition+0x10>(vliw-0))  ;0x4
 1004d38:	00 78 00 03 	         B.32 (.XD) @(1004d98 <.BB15_core_state_transition+0x30>(vliw-0))  ;0x30
 1004d3c:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 1004d40:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004d44:	00 78 6c 01 	   [!X0] B.32 (.XD) @(1004d70 <.BB15_core_state_transition+0x8>(vliw-0))  ;0x16

01004d48 <.BB14_core_state_transition>:
 1004d48:	00 7e 00 16 	         LD.W.32 (.XD) X0,*X11
 1004d4c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004d50:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1004d54:	00 7b 00 16 	||       ST.W.32 (.XD) *X11,X0
 1004d58:	80 7c 40 0e 	         LD.B.U.32 (.XD) X4,*X7
 1004d5c:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004d60:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004d64:	00 78 44 16 	|| [X0]  B.32 (.XD) @(100502c <.BB55_core_state_transition+0xc>(vliw-4))  ;0x164

01004d68 <.BB15_core_state_transition>:
 1004d68:	00 6c c0 0b 	         MOV.K.32 (.XM) G4,#5		;0x5
 1004d6c:	ff 78 20 fa 	||       B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-4))  ;0xfffa2
 1004d70:	00 7e 00 16 	         LD.W.32 (.XD) X0,*X11
 1004d74:	19 60 10 16 	         ADD.32 (.XA) X1,X11,#4
 1004d78:	00 7e 20 02 	||       LD.W.32 (.XD) X2,*X1
 1004d7c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004d80:	00 7b 00 16 	||       ST.W.32 (.XD) *X11,X0
 1004d84:	18 60 20 44 	         ADD.32 (.XA) X2,X2,#1
 1004d88:	00 6c c0 03 	||       MOV.K.32 (.XM) G4,#1		;0x1
 1004d8c:	00 7b 20 02 	||       ST.W.32 (.XD) *X1,X2
 1004d90:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004d94:	00 78 a0 16 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x16a
 1004d98:	00 7e 00 16 	         LD.W.32 (.XD) X0,*X11
 1004d9c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004da0:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1004da4:	00 7b 00 16 	||       ST.W.32 (.XD) *X11,X0
 1004da8:	80 7c 40 0e 	         LD.B.U.32 (.XD) X4,*X7
 1004dac:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004db0:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004db4:	00 78 04 14 	|| [X0]  B.32 (.XD) @(1005034 <.BB55_core_state_transition+0x14>(vliw-4))  ;0x140

01004db8 <.BB18_core_state_transition>:
 1004db8:	00 6c c0 05 	         MOV.K.32 (.XM) G4,#2		;0x2
 1004dbc:	ff 78 a0 f7 	||       B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-4))  ;0xfff7a
 1004dc0:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004dc4:	00 60 00 08 	         ADD.32 (.XA) X0,X4,X0
 1004dc8:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004dcc:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004dd0:	00 78 0c 01 	   [!X0] B.32 (.XD) @(1004df0 <.BB20_core_state_transition+0x1c>(vliw-0))  ;0x10

01004dd4 <.BB20_core_state_transition>:
 1004dd4:	19 60 00 16 	         ADD.32 (.XA) X0,X11,#4
 1004dd8:	00 7e 10 00 	||       LD.W.32 (.XD) X1,*X0
 1004ddc:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1004de0:	00 6c c0 03 	||       MOV.K.32 (.XM) G4,#1		;0x1
 1004de4:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1004de8:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004dec:	00 78 e0 13 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x13e
 1004df0:	00 78 a0 10 	         B.32 (.XD) @(1005004 <.BB51_core_state_transition+0x20>(vliw-0))  ;0x10a
 1004df4:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004df8:	00 60 00 08 	         ADD.32 (.XA) X0,X4,X0
 1004dfc:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004e00:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004e04:	00 78 64 01 	   [X0]  B.32 (.XD) @(1004e30 <.BB24_core_state_transition+0x8>(vliw-0))  ;0x16

01004e08 <.BB23_core_state_transition>:
 1004e08:	00 7e 00 1a 	         LD.W.32 (.XD) X0,*X13
 1004e0c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004e10:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1004e14:	00 7b 00 1a 	||       ST.W.32 (.XD) *X13,X0
 1004e18:	80 7c 40 0e 	         LD.B.U.32 (.XD) X4,*X7
 1004e1c:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004e20:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004e24:	00 78 c4 10 	|| [X0]  B.32 (.XD) @(100503c <.BB55_core_state_transition+0x1c>(vliw-4))  ;0x10c

01004e28 <.BB24_core_state_transition>:
 1004e28:	00 6c c0 0f 	         MOV.K.32 (.XM) G4,#7		;0x7
 1004e2c:	ff 78 20 f4 	||       B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-4))  ;0xfff42
 1004e30:	00 7e 00 1a 	         LD.W.32 (.XD) X0,*X13
 1004e34:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004e38:	00 6c c0 03 	||       MOV.K.32 (.XM) G4,#1		;0x1
 1004e3c:	00 7b 00 1a 	||       ST.W.32 (.XD) *X13,X0
 1004e40:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004e44:	00 78 20 11 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x112
 1004e48:	00 6c 00 8a 	         MOV.K.32 (.XM) X0,#69		;0x45
 1004e4c:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004e50:	00 78 84 00 	   [X0]  B.32 (.XD) @(1004e60 <.BB27_core_state_transition+0xc>(vliw-0))  ;0x8

01004e54 <.BB27_core_state_transition>:
 1004e54:	00 6c 00 ca 	         MOV.K.32 (.XM) X0,#101		;0x65
 1004e58:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004e5c:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1004e70 <.BB27_core_state_transition+0x1c>(vliw-0))  ;0xa
 1004e60:	00 7e 00 1c 	         LD.W.32 (.XD) X0,*X14
 1004e64:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004e68:	00 7b 00 1c 	||       ST.W.32 (.XD) *X14,X0
 1004e6c:	00 78 a0 01 	         B.32 (.XD) @(1004ea0 <.BB30_core_state_transition+0x1c>(vliw-0))  ;0x1a
 1004e70:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004e74:	00 60 00 08 	         ADD.32 (.XA) X0,X4,X0
 1004e78:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004e7c:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004e80:	00 78 ec 00 	   [!X0] B.32 (.XD) @(1004e9c <.BB30_core_state_transition+0x18>(vliw-0))  ;0xe

01004e84 <.BB30_core_state_transition>:
 1004e84:	00 7e 00 1c 	         LD.W.32 (.XD) X0,*X14
 1004e88:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004e8c:	00 6c c0 03 	||       MOV.K.32 (.XM) G4,#1		;0x1
 1004e90:	00 7b 00 1c 	||       ST.W.32 (.XD) *X14,X0
 1004e94:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004e98:	00 78 80 0e 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0xe8
 1004e9c:	00 78 40 0b 	         B.32 (.XD) @(1005004 <.BB51_core_state_transition+0x20>(vliw-0))  ;0xb4
 1004ea0:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1004ea4:	80 7c 40 0e 	||       LD.B.U.32 (.XD) X4,*X7
 1004ea8:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004eac:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004eb0:	00 78 a4 0c 	|| [X0]  B.32 (.XD) @(1005044 <.BB55_core_state_transition+0x24>(vliw-4))  ;0xca

01004eb4 <.BB33_core_state_transition>:
 1004eb4:	00 6c c0 07 	         MOV.K.32 (.XM) G4,#3		;0x3
 1004eb8:	ff 78 c0 ef 	||       B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-4))  ;0xffefc
 1004ebc:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 1004ec0:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004ec4:	00 78 6c 01 	   [!X0] B.32 (.XD) @(1004ef0 <.BB36_core_state_transition+0x8>(vliw-0))  ;0x16

01004ec8 <.BB35_core_state_transition>:
 1004ec8:	00 7e 00 1e 	         LD.W.32 (.XD) X0,*X15
 1004ecc:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004ed0:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1004ed4:	00 7b 00 1e 	||       ST.W.32 (.XD) *X15,X0
 1004ed8:	80 7c 40 0e 	         LD.B.U.32 (.XD) X4,*X7
 1004edc:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004ee0:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004ee4:	00 78 44 0b 	|| [X0]  B.32 (.XD) @(100504c <.BB55_core_state_transition+0x2c>(vliw-4))  ;0xb4

01004ee8 <.BB36_core_state_transition>:
 1004ee8:	00 6c c0 0b 	         MOV.K.32 (.XM) G4,#5		;0x5
 1004eec:	ff 78 20 ee 	||       B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-4))  ;0xffee2
 1004ef0:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004ef4:	00 60 00 08 	         ADD.32 (.XA) X0,X4,X0
 1004ef8:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004efc:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004f00:	00 78 ec 00 	   [!X0] B.32 (.XD) @(1004f1c <.BB38_core_state_transition+0x18>(vliw-0))  ;0xe

01004f04 <.BB38_core_state_transition>:
 1004f04:	00 7e 00 1e 	         LD.W.32 (.XD) X0,*X15
 1004f08:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004f0c:	00 6c c0 03 	||       MOV.K.32 (.XM) G4,#1		;0x1
 1004f10:	00 7b 00 1e 	||       ST.W.32 (.XD) *X15,X0
 1004f14:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004f18:	00 78 80 0a 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0xa8
 1004f1c:	00 78 40 07 	         B.32 (.XD) @(1005004 <.BB51_core_state_transition+0x20>(vliw-0))  ;0x74
 1004f20:	00 6c 00 56 	         MOV.K.32 (.XM) X0,#43		;0x2b
 1004f24:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004f28:	00 78 84 00 	   [X0]  B.32 (.XD) @(1004f38 <.BB41_core_state_transition+0xc>(vliw-0))  ;0x8

01004f2c <.BB41_core_state_transition>:
 1004f2c:	00 6c 00 5a 	         MOV.K.32 (.XM) X0,#45		;0x2d
 1004f30:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004f34:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1004f48 <.BB41_core_state_transition+0x1c>(vliw-0))  ;0xa
 1004f38:	00 7e 00 18 	         LD.W.32 (.XD) X0,*X12
 1004f3c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004f40:	00 7b 00 18 	||       ST.W.32 (.XD) *X12,X0
 1004f44:	00 78 e0 00 	         B.32 (.XD) @(1004f60 <.BB41_core_state_transition+0x34>(vliw-0))  ;0xe
 1004f48:	00 7e 00 18 	         LD.W.32 (.XD) X0,*X12
 1004f4c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004f50:	00 6c c0 03 	||       MOV.K.32 (.XM) G4,#1		;0x1
 1004f54:	00 7b 00 18 	||       ST.W.32 (.XD) *X12,X0
 1004f58:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004f5c:	00 78 60 08 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x86
 1004f60:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1004f64:	80 7c 40 0e 	||       LD.B.U.32 (.XD) X4,*X7
 1004f68:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004f6c:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004f70:	00 78 24 07 	|| [X0]  B.32 (.XD) @(1005054 <.BB55_core_state_transition+0x34>(vliw-4))  ;0x72

01004f74 <.BB45_core_state_transition>:
 1004f74:	00 6c c0 0d 	         MOV.K.32 (.XM) G4,#6		;0x6
 1004f78:	ff 78 c0 e9 	||       B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-4))  ;0xffe9c
 1004f7c:	ff 6d 00 a0 	         MOV.K.32 (.XM) X0,#-48		;0xffd0
 1004f80:	00 60 00 08 	         ADD.32 (.XA) X0,X4,X0
 1004f84:	fb 6b 00 00 	||       ZXT1.32 (.XM) X0,X0
 1004f88:	2a 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,#9
 1004f8c:	00 78 64 01 	   [X0]  B.32 (.XD) @(1004fb8 <.BB48_core_state_transition+0x8>(vliw-0))  ;0x16

01004f90 <.BB47_core_state_transition>:
 1004f90:	00 7e 00 12 	         LD.W.32 (.XD) X0,*X9
 1004f94:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004f98:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1004f9c:	00 7b 00 12 	||       ST.W.32 (.XD) *X9,X0
 1004fa0:	80 7c 40 0e 	         LD.B.U.32 (.XD) X4,*X7
 1004fa4:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004fa8:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004fac:	00 78 84 05 	|| [X0]  B.32 (.XD) @(100505c <.BB55_core_state_transition+0x3c>(vliw-4))  ;0x58

01004fb0 <.BB48_core_state_transition>:
 1004fb0:	00 6c c0 09 	         MOV.K.32 (.XM) G4,#4		;0x4
 1004fb4:	ff 78 e0 e7 	||       B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-4))  ;0xffe7e
 1004fb8:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 1004fbc:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1004fc0:	00 78 6c 01 	   [!X0] B.32 (.XD) @(1004fec <.BB51_core_state_transition+0x8>(vliw-0))  ;0x16

01004fc4 <.BB50_core_state_transition>:
 1004fc4:	00 7e 00 12 	         LD.W.32 (.XD) X0,*X9
 1004fc8:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004fcc:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1004fd0:	00 7b 00 12 	||       ST.W.32 (.XD) *X9,X0
 1004fd4:	80 7c 40 0e 	         LD.B.U.32 (.XD) X4,*X7
 1004fd8:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1004fdc:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1004fe0:	00 78 24 04 	|| [X0]  B.32 (.XD) @(1005064 <.BB55_core_state_transition+0x44>(vliw-4))  ;0x42

01004fe4 <.BB51_core_state_transition>:
 1004fe4:	00 6c c0 0b 	         MOV.K.32 (.XM) G4,#5		;0x5
 1004fe8:	ff 78 40 e6 	||       B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-4))  ;0xffe64
 1004fec:	00 7e 00 12 	         LD.W.32 (.XD) X0,*X9
 1004ff0:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1004ff4:	00 6c c0 03 	||       MOV.K.32 (.XM) G4,#1		;0x1
 1004ff8:	00 7b 00 12 	||       ST.W.32 (.XD) *X9,X0
 1004ffc:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1005000:	00 78 40 03 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x34
 1005004:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1005008:	80 7c 40 0e 	||       LD.B.U.32 (.XD) X4,*X7
 100500c:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1005010:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1005014:	00 78 a4 02 	|| [X0]  B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x2a

01005018 <.BB54_core_state_transition>:
 1005018:	88 70 00 78 	         CMPE.32 (.XD) X0,G4,#1
 100501c:	ff 78 ac e4 	   [!X0] B.32 (.XD) @(1004cb0 <.BB2_core_state_transition+0x1c>(vliw-0))  ;0xffe4a

01005020 <.BB55_core_state_transition>:
 1005020:	00 78 40 02 	         B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-0))  ;0x24
 1005024:	00 6c c0 09 	         MOV.K.32 (.XM) G4,#4		;0x4
 1005028:	00 78 00 02 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x20
 100502c:	00 6c c0 0b 	         MOV.K.32 (.XM) G4,#5		;0x5
 1005030:	00 78 c0 01 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x1c
 1005034:	00 6c c0 05 	         MOV.K.32 (.XM) G4,#2		;0x2
 1005038:	00 78 80 01 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x18
 100503c:	00 6c c0 0f 	         MOV.K.32 (.XM) G4,#7		;0x7
 1005040:	00 78 40 01 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x14
 1005044:	00 6c c0 07 	         MOV.K.32 (.XM) G4,#3		;0x3
 1005048:	00 78 00 01 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x10
 100504c:	00 6c c0 0b 	         MOV.K.32 (.XM) G4,#5		;0x5
 1005050:	00 78 c0 00 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0xc
 1005054:	00 6c c0 0d 	         MOV.K.32 (.XM) G4,#6		;0x6
 1005058:	00 78 80 00 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x8
 100505c:	00 6c c0 09 	         MOV.K.32 (.XM) G4,#4		;0x4
 1005060:	00 78 40 00 	||       B.32 (.XD) @(1005068 <.BB55_core_state_transition+0x48>(vliw-4))  ;0x4
 1005064:	00 6c c0 0b 	         MOV.K.32 (.XM) G4,#5		;0x5
 1005068:	00 78 40 00 	||       B.32 (.XD) @(1005070 <.BB55_core_state_transition+0x50>(vliw-4))  ;0x4
 100506c:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1005070:	01 60 60 8a 	         ADD.32 (.XA) X6,X5,X6
 1005074:	00 7b 60 14 	||       ST.W.32 (.XD) *X10,X6
 1005078:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 100507c:	e0 5e       	||       RET.16 (.XD) 
	...

01005080 <get_seed_32>:
 1005080:	88 70 00 54 	         CMPE.32 (.XD) X0,X10,#1
 1005084:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1005088:	00 78 e4 03 	|| [X0]  B.32 (.XD) @(1005104 <.BB6_get_seed_32+0x58>(vliw-4))  ;0x3e

0100508c <.BB2_get_seed_32>:
 100508c:	88 70 80 95 	         CMPE.32 (.XD) G0,X10,#2
 1005090:	00 78 01 03 	   [G0]  B.32 (.XD) @(10050f0 <.BB6_get_seed_32+0x44>(vliw-0))  ;0x30

01005094 <.BB3_get_seed_32>:
 1005094:	88 70 90 d5 	         CMPE.32 (.XD) G1,X10,#3
 1005098:	00 78 22 02 	   [G1]  B.32 (.XD) @(10050dc <.BB6_get_seed_32+0x30>(vliw-0))  ;0x22

0100509c <.BB4_get_seed_32>:
 100509c:	89 70 a0 15 	         CMPE.32 (.XD) G2,X10,#4
 10050a0:	00 78 43 01 	   [G2]  B.32 (.XD) @(10050c8 <.BB6_get_seed_32+0x1c>(vliw-0))  ;0x14

010050a4 <.BB5_get_seed_32>:
 10050a4:	89 70 00 54 	         CMPE.32 (.XD) X0,X10,#5
 10050a8:	00 78 64 00 	   [X0]  B.32 (.XD) @(10050b4 <.BB6_get_seed_32+0x8>(vliw-0))  ;0x6

010050ac <.BB6_get_seed_32>:
 10050ac:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10050b0:	00 78 20 03 	||       B.32 (.XD) @(1005114 <.BB6_get_seed_32+0x68>(vliw-4))  ;0x32
 10050b4:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10050b8:	09 6c d0 01 	         MOV.K.32 (.XM) G5,#1152		;0x480
 10050bc:	04 6e d0 01 	         MOV.KH.32 (.XM) G5,#512		;0x200
 10050c0:	17 7e c0 79 	||       LD.W.32 (.XD) G4,*+G4[G5]
 10050c4:	00 78 80 02 	         B.32 (.XD) @(1005114 <.BB6_get_seed_32+0x68>(vliw-0))  ;0x28
 10050c8:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10050cc:	08 6c 00 e8 	         MOV.K.32 (.XM) X0,#1140		;0x474
 10050d0:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 10050d4:	10 7e c0 39 	||       LD.W.32 (.XD) G4,*+G4[X0]
 10050d8:	00 78 e0 01 	         B.32 (.XD) @(1005114 <.BB6_get_seed_32+0x68>(vliw-0))  ;0x1e
 10050dc:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10050e0:	08 6c 00 e0 	         MOV.K.32 (.XM) X0,#1136		;0x470
 10050e4:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 10050e8:	10 7e c0 39 	||       LD.W.32 (.XD) G4,*+G4[X0]
 10050ec:	00 78 40 01 	         B.32 (.XD) @(1005114 <.BB6_get_seed_32+0x68>(vliw-0))  ;0x14
 10050f0:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10050f4:	08 6c 00 f8 	         MOV.K.32 (.XM) X0,#1148		;0x47c
 10050f8:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 10050fc:	10 7e c0 39 	||       LD.W.32 (.XD) G4,*+G4[X0]
 1005100:	00 78 a0 00 	         B.32 (.XD) @(1005114 <.BB6_get_seed_32+0x68>(vliw-0))  ;0xa
 1005104:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1005108:	08 6c 00 f0 	         MOV.K.32 (.XM) X0,#1144		;0x478
 100510c:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 1005110:	10 7e c0 39 	||       LD.W.32 (.XD) G4,*+G4[X0]
 1005114:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1005118:	e0 5e       	||       RET.16 (.XD) 
 100511a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100511c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01005120 <crcu8>:
 1005120:	fa 6b c0 57 	||       MOV.R.32 (.XM) G4,X11
 1005124:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1005128:	00 6c 40 00 	||       MOV.K.32 (.XM) X4,#0		;0x0

0100512c <.BB7_crcu8>:
 100512c:	a7 63 00 14 	         XOR.32 (.XA) X0,X10,G4
 1005130:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1005134:	48 62 a0 54 	         LSR.32 (.XA) X10,X10,#1
 1005138:	88 70 00 40 	||       CMPE.32 (.XD) X0,X0,#1
 100513c:	fb 6b a0 14 	         ZXT1.32 (.XM) X10,X10
 1005140:	00 78 2c 01 	|| [!X0] B.32 (.XD) @(1005164 <.BB3_crcu8+0x20>(vliw-4))  ;0x12

01005144 <.BB3_crcu8>:
 1005144:	80 6c 00 04 	         MOV.K.32 (.XM) X0,#16386		;0x4002
 1005148:	00 6d d0 01 	         MOV.K.32 (.XM) G5,#-32768		;0x8000
 100514c:	a0 63 c0 39 	         XOR.32 (.XA) G4,G4,X0
 1005150:	00 6e d0 01 	||       MOV.KH.32 (.XM) G5,#0		;0x0
 1005154:	48 62 c0 79 	         LSR.32 (.XA) G4,G4,#1
 1005158:	87 63 c0 79 	         OR.32 (.XA) G4,G4,G5
 100515c:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 1005160:	00 78 80 00 	||       B.32 (.XD) @(1005170 <.BB3_crcu8+0x2c>(vliw-8))  ;0x8
 1005164:	02 6c 00 1e 	         MOV.K.32 (.XM) X0,#271		;0x10f
 1005168:	e8 61 c0 39 	         EXT.U.32 (.XA) G4,G4,X0
 100516c:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 1005170:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1005174:	fb 6b 40 08 	||       ZXT1.32 (.XM) X4,X4
 1005178:	8a 70 00 08 	||       CMPE.32 (.XD) X0,X4,#8
 100517c:	ff 78 8c fd 	   [!X0] B.32 (.XD) @(100512c <.BB7_crcu8>(vliw-0))  ;0xfffd8

01005180 <.BB6_crcu8>:
 1005180:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1005184:	e0 5e       	||       RET.16 (.XD) 
	...

010051a0 <crcu16>:
 10051a0:	fa 6b c0 57 	         MOV.R.32 (.XM) G4,X11
 10051a4:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10051a8:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10051ac:	fb 6b 40 14 	||       ZXT1.32 (.XM) X4,X10

010051b0 <.BB12_crcu16>:
 10051b0:	a7 63 00 08 	         XOR.32 (.XA) X0,X4,G4
 10051b4:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10051b8:	48 62 40 48 	         LSR.32 (.XA) X4,X4,#1
 10051bc:	88 70 00 40 	||       CMPE.32 (.XD) X0,X0,#1
 10051c0:	fb 6b 40 08 	         ZXT1.32 (.XM) X4,X4
 10051c4:	00 78 0c 01 	|| [!X0] B.32 (.XD) @(10051e4 <.BB3_crcu16+0x1c>(vliw-4))  ;0x10

010051c8 <.BB3_crcu16>:
 10051c8:	80 6c 00 04 	         MOV.K.32 (.XM) X0,#16386		;0x4002
 10051cc:	00 6d d0 01 	         MOV.K.32 (.XM) G5,#-32768		;0x8000
 10051d0:	a0 63 c0 39 	         XOR.32 (.XA) G4,G4,X0
 10051d4:	00 6e d0 01 	||       MOV.KH.32 (.XM) G5,#0		;0x0
 10051d8:	48 62 c0 79 	         LSR.32 (.XA) G4,G4,#1
 10051dc:	87 63 c0 79 	         OR.32 (.XA) G4,G4,G5
 10051e0:	00 78 60 00 	||       B.32 (.XD) @(10051ec <.BB3_crcu16+0x24>(vliw-4))  ;0x6
 10051e4:	02 6c 00 1e 	         MOV.K.32 (.XM) X0,#271		;0x10f
 10051e8:	e8 61 c0 39 	         EXT.U.32 (.XA) G4,G4,X0
 10051ec:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 10051f0:	fb 6b 50 0a 	||       ZXT1.32 (.XM) X5,X5
 10051f4:	8a 70 00 0a 	||       CMPE.32 (.XD) X0,X5,#8
 10051f8:	ff 78 cc fd 	   [!X0] B.32 (.XD) @(10051b0 <.BB12_crcu16>(vliw-0))  ;0xfffdc

010051fc <.BB13_crcu16>:
 10051fc:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 1005200:	4a 62 50 14 	         LSR.32 (.XA) X5,X10,#8
 1005204:	fb 6b 50 0a 	||       ZXT1.32 (.XM) X5,X5

01005208 <.BB14_crcu16>:
 1005208:	a7 63 00 0a 	         XOR.32 (.XA) X0,X5,G4
 100520c:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1005210:	48 62 50 4a 	         LSR.32 (.XA) X5,X5,#1
 1005214:	88 70 00 40 	||       CMPE.32 (.XD) X0,X0,#1
 1005218:	fb 6b 50 0a 	         ZXT1.32 (.XM) X5,X5
 100521c:	00 78 2c 01 	|| [!X0] B.32 (.XD) @(1005240 <.BB8_crcu16+0x20>(vliw-4))  ;0x12

01005220 <.BB8_crcu16>:
 1005220:	80 6c 10 04 	         MOV.K.32 (.XM) X1,#16386		;0x4002
 1005224:	00 6d 00 00 	         MOV.K.32 (.XM) X0,#-32768		;0x8000
 1005228:	a0 63 c0 79 	         XOR.32 (.XA) G4,G4,X1
 100522c:	00 6e 00 00 	||       MOV.KH.32 (.XM) X0,#0		;0x0
 1005230:	48 62 c0 79 	         LSR.32 (.XA) G4,G4,#1
 1005234:	80 63 c0 39 	         OR.32 (.XA) G4,G4,X0
 1005238:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 100523c:	00 78 80 00 	||       B.32 (.XD) @(100524c <.BB8_crcu16+0x2c>(vliw-8))  ;0x8
 1005240:	02 6c 00 1e 	         MOV.K.32 (.XM) X0,#271		;0x10f
 1005244:	e8 61 c0 39 	         EXT.U.32 (.XA) G4,G4,X0
 1005248:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 100524c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1005250:	8a 70 00 08 	||       CMPE.32 (.XD) X0,X4,#8
 1005254:	ff 78 ac fd 	   [!X0] B.32 (.XD) @(1005208 <.BB14_crcu16>(vliw-0))  ;0xfffda

01005258 <.BB11_crcu16>:
 1005258:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 100525c:	e0 5e       	||       RET.16 (.XD) 

0100525e <crcu32>:
 100525e:	fa 6b c0 57 	         MOV.R.32 (.XM) G4,X11
 1005262:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1005266:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 100526a:	fb 6b 40 14 	||       ZXT1.32 (.XM) X4,X10

0100526e <.BB22_crcu32>:
 100526e:	a7 63 00 08 	         XOR.32 (.XA) X0,X4,G4
 1005272:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1005276:	48 62 40 48 	         LSR.32 (.XA) X4,X4,#1
 100527a:	88 70 00 40 	||       CMPE.32 (.XD) X0,X0,#1
 100527e:	fb 6b 40 08 	         ZXT1.32 (.XM) X4,X4
 1005282:	00 78 0c 01 	|| [!X0] B.32 (.XD) @(10052a2 <.BB3_crcu32+0x1c>(vliw-4))  ;0x10

01005286 <.BB3_crcu32>:
 1005286:	80 6c 00 04 	         MOV.K.32 (.XM) X0,#16386		;0x4002
 100528a:	00 6d d0 01 	         MOV.K.32 (.XM) G5,#-32768		;0x8000
 100528e:	a0 63 c0 39 	         XOR.32 (.XA) G4,G4,X0
 1005292:	00 6e d0 01 	||       MOV.KH.32 (.XM) G5,#0		;0x0
 1005296:	48 62 c0 79 	         LSR.32 (.XA) G4,G4,#1
 100529a:	87 63 c0 79 	         OR.32 (.XA) G4,G4,G5
 100529e:	00 78 60 00 	||       B.32 (.XD) @(10052aa <.BB3_crcu32+0x24>(vliw-4))  ;0x6
 10052a2:	02 6c 00 1e 	         MOV.K.32 (.XM) X0,#271		;0x10f
 10052a6:	e8 61 c0 39 	         EXT.U.32 (.XA) G4,G4,X0
 10052aa:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 10052ae:	fb 6b 50 0a 	||       ZXT1.32 (.XM) X5,X5
 10052b2:	8a 70 00 0a 	||       CMPE.32 (.XD) X0,X5,#8
 10052b6:	ff 78 cc fd 	   [!X0] B.32 (.XD) @(100526e <.BB22_crcu32>(vliw-0))  ;0xfffdc

010052ba <.BB23_crcu32>:
 10052ba:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 10052be:	4a 62 50 14 	         LSR.32 (.XA) X5,X10,#8
 10052c2:	fb 6b 50 0a 	||       ZXT1.32 (.XM) X5,X5

010052c6 <.BB24_crcu32>:
 10052c6:	a7 63 00 0a 	         XOR.32 (.XA) X0,X5,G4
 10052ca:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10052ce:	48 62 50 4a 	         LSR.32 (.XA) X5,X5,#1
 10052d2:	88 70 00 40 	||       CMPE.32 (.XD) X0,X0,#1
 10052d6:	fb 6b 50 0a 	         ZXT1.32 (.XM) X5,X5
 10052da:	00 78 0c 01 	|| [!X0] B.32 (.XD) @(10052fa <.BB8_crcu32+0x1c>(vliw-4))  ;0x10

010052de <.BB8_crcu32>:
 10052de:	80 6c 10 04 	         MOV.K.32 (.XM) X1,#16386		;0x4002
 10052e2:	00 6d 00 00 	         MOV.K.32 (.XM) X0,#-32768		;0x8000
 10052e6:	a0 63 c0 79 	         XOR.32 (.XA) G4,G4,X1
 10052ea:	00 6e 00 00 	||       MOV.KH.32 (.XM) X0,#0		;0x0
 10052ee:	48 62 c0 79 	         LSR.32 (.XA) G4,G4,#1
 10052f2:	80 63 c0 39 	         OR.32 (.XA) G4,G4,X0
 10052f6:	00 78 60 00 	||       B.32 (.XD) @(1005302 <.BB8_crcu32+0x24>(vliw-4))  ;0x6
 10052fa:	02 6c 00 1e 	         MOV.K.32 (.XM) X0,#271		;0x10f
 10052fe:	e8 61 c0 39 	         EXT.U.32 (.XA) G4,G4,X0
 1005302:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1005306:	8a 70 00 08 	||       CMPE.32 (.XD) X0,X4,#8
 100530a:	ff 78 ec fd 	   [!X0] B.32 (.XD) @(10052c6 <.BB24_crcu32>(vliw-0))  ;0xfffde

0100530e <.BB11_crcu32>:
 100530e:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1005312:	4c 62 60 14 	         LSR.32 (.XA) X6,X10,#16
 1005316:	fb 6b 40 0c 	||       ZXT1.32 (.XM) X4,X6

0100531a <.BB26_crcu32>:
 100531a:	a7 63 00 08 	         XOR.32 (.XA) X0,X4,G4
 100531e:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1005322:	48 62 40 48 	         LSR.32 (.XA) X4,X4,#1
 1005326:	88 70 00 40 	||       CMPE.32 (.XD) X0,X0,#1
 100532a:	fb 6b 40 08 	         ZXT1.32 (.XM) X4,X4
 100532e:	00 78 0c 01 	|| [!X0] B.32 (.XD) @(100534e <.BB13_crcu32+0x1c>(vliw-4))  ;0x10

01005332 <.BB13_crcu32>:
 1005332:	80 6c 10 04 	         MOV.K.32 (.XM) X1,#16386		;0x4002
 1005336:	00 6d 00 00 	         MOV.K.32 (.XM) X0,#-32768		;0x8000
 100533a:	a0 63 c0 79 	         XOR.32 (.XA) G4,G4,X1
 100533e:	00 6e 00 00 	||       MOV.KH.32 (.XM) X0,#0		;0x0
 1005342:	48 62 c0 79 	         LSR.32 (.XA) G4,G4,#1
 1005346:	80 63 c0 39 	         OR.32 (.XA) G4,G4,X0
 100534a:	00 78 60 00 	||       B.32 (.XD) @(1005356 <.BB13_crcu32+0x24>(vliw-4))  ;0x6
 100534e:	02 6c 00 1e 	         MOV.K.32 (.XM) X0,#271		;0x10f
 1005352:	e8 61 c0 39 	         EXT.U.32 (.XA) G4,G4,X0
 1005356:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 100535a:	8a 70 00 0a 	||       CMPE.32 (.XD) X0,X5,#8
 100535e:	ff 78 ec fd 	   [!X0] B.32 (.XD) @(100531a <.BB26_crcu32>(vliw-0))  ;0xfffde

01005362 <.BB16_crcu32>:
 1005362:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 1005366:	4a 62 50 0c 	         LSR.32 (.XA) X5,X6,#8
 100536a:	fb 6b 50 0a 	||       ZXT1.32 (.XM) X5,X5

0100536e <.BB28_crcu32>:
 100536e:	a7 63 00 0a 	         XOR.32 (.XA) X0,X5,G4
 1005372:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1005376:	48 62 50 4a 	         LSR.32 (.XA) X5,X5,#1
 100537a:	88 70 00 40 	||       CMPE.32 (.XD) X0,X0,#1
 100537e:	fb 6b 50 0a 	         ZXT1.32 (.XM) X5,X5
 1005382:	00 78 2c 01 	|| [!X0] B.32 (.XD) @(10053a6 <.BB18_crcu32+0x20>(vliw-4))  ;0x12

01005386 <.BB18_crcu32>:
 1005386:	80 6c 10 04 	         MOV.K.32 (.XM) X1,#16386		;0x4002
 100538a:	00 6d 00 00 	         MOV.K.32 (.XM) X0,#-32768		;0x8000
 100538e:	a0 63 c0 79 	         XOR.32 (.XA) G4,G4,X1
 1005392:	00 6e 00 00 	||       MOV.KH.32 (.XM) X0,#0		;0x0
 1005396:	48 62 c0 79 	         LSR.32 (.XA) G4,G4,#1
 100539a:	80 63 c0 39 	         OR.32 (.XA) G4,G4,X0
 100539e:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 10053a2:	00 78 80 00 	||       B.32 (.XD) @(10053b2 <.BB18_crcu32+0x2c>(vliw-8))  ;0x8
 10053a6:	02 6c 00 1e 	         MOV.K.32 (.XM) X0,#271		;0x10f
 10053aa:	e8 61 c0 39 	         EXT.U.32 (.XA) G4,G4,X0
 10053ae:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 10053b2:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 10053b6:	8a 70 00 08 	||       CMPE.32 (.XD) X0,X4,#8
 10053ba:	ff 78 ac fd 	   [!X0] B.32 (.XD) @(100536e <.BB28_crcu32>(vliw-0))  ;0xfffda

010053be <.BB21_crcu32>:
 10053be:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 10053c2:	e0 5e       	||       RET.16 (.XD) 
	...

010053e0 <crc16>:
 10053e0:	fa 6b c0 57 	         MOV.R.32 (.XM) G4,X11
 10053e4:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10053e8:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10053ec:	fb 6b 40 14 	||       ZXT1.32 (.XM) X4,X10

010053f0 <.BB12_crc16>:
 10053f0:	a7 63 00 08 	         XOR.32 (.XA) X0,X4,G4
 10053f4:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10053f8:	48 62 40 48 	         LSR.32 (.XA) X4,X4,#1
 10053fc:	88 70 00 40 	||       CMPE.32 (.XD) X0,X0,#1
 1005400:	fb 6b 40 08 	         ZXT1.32 (.XM) X4,X4
 1005404:	00 78 0c 01 	|| [!X0] B.32 (.XD) @(1005424 <.BB3_crc16+0x1c>(vliw-4))  ;0x10

01005408 <.BB3_crc16>:
 1005408:	80 6c 00 04 	         MOV.K.32 (.XM) X0,#16386		;0x4002
 100540c:	00 6d d0 01 	         MOV.K.32 (.XM) G5,#-32768		;0x8000
 1005410:	a0 63 c0 39 	         XOR.32 (.XA) G4,G4,X0
 1005414:	00 6e d0 01 	||       MOV.KH.32 (.XM) G5,#0		;0x0
 1005418:	48 62 c0 79 	         LSR.32 (.XA) G4,G4,#1
 100541c:	87 63 c0 79 	         OR.32 (.XA) G4,G4,G5
 1005420:	00 78 60 00 	||       B.32 (.XD) @(100542c <.BB3_crc16+0x24>(vliw-4))  ;0x6
 1005424:	02 6c 00 1e 	         MOV.K.32 (.XM) X0,#271		;0x10f
 1005428:	e8 61 c0 39 	         EXT.U.32 (.XA) G4,G4,X0
 100542c:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1005430:	fb 6b 50 0a 	||       ZXT1.32 (.XM) X5,X5
 1005434:	8a 70 00 0a 	||       CMPE.32 (.XD) X0,X5,#8
 1005438:	ff 78 cc fd 	   [!X0] B.32 (.XD) @(10053f0 <.BB12_crc16>(vliw-0))  ;0xfffdc

0100543c <.BB13_crc16>:
 100543c:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 1005440:	4a 62 50 14 	         LSR.32 (.XA) X5,X10,#8
 1005444:	fb 6b 50 0a 	||       ZXT1.32 (.XM) X5,X5

01005448 <.BB14_crc16>:
 1005448:	a7 63 00 0a 	         XOR.32 (.XA) X0,X5,G4
 100544c:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1005450:	48 62 50 4a 	         LSR.32 (.XA) X5,X5,#1
 1005454:	88 70 00 40 	||       CMPE.32 (.XD) X0,X0,#1
 1005458:	fb 6b 50 0a 	         ZXT1.32 (.XM) X5,X5
 100545c:	00 78 2c 01 	|| [!X0] B.32 (.XD) @(1005480 <.BB8_crc16+0x20>(vliw-4))  ;0x12

01005460 <.BB8_crc16>:
 1005460:	80 6c 10 04 	         MOV.K.32 (.XM) X1,#16386		;0x4002
 1005464:	00 6d 00 00 	         MOV.K.32 (.XM) X0,#-32768		;0x8000
 1005468:	a0 63 c0 79 	         XOR.32 (.XA) G4,G4,X1
 100546c:	00 6e 00 00 	||       MOV.KH.32 (.XM) X0,#0		;0x0
 1005470:	48 62 c0 79 	         LSR.32 (.XA) G4,G4,#1
 1005474:	80 63 c0 39 	         OR.32 (.XA) G4,G4,X0
 1005478:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 100547c:	00 78 80 00 	||       B.32 (.XD) @(100548c <.BB8_crc16+0x2c>(vliw-8))  ;0x8
 1005480:	02 6c 00 1e 	         MOV.K.32 (.XM) X0,#271		;0x10f
 1005484:	e8 61 c0 39 	         EXT.U.32 (.XA) G4,G4,X0
 1005488:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 100548c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1005490:	8a 70 00 08 	||       CMPE.32 (.XD) X0,X4,#8
 1005494:	ff 78 ac fd 	   [!X0] B.32 (.XD) @(1005448 <.BB14_crc16>(vliw-0))  ;0xfffda

01005498 <.BB11_crc16>:
 1005498:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 100549c:	e0 5e       	||       RET.16 (.XD) 

0100549e <check_data_types>:
 100549e:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10054a2:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 10054a6:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 10054aa:	e0 5e       	||       RET.16 (.XD) 
	...

010054c0 <start_time>:
 10054c0:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 10054c4:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 10054c8:	e0 5e       	||       RET.16 (.XD) 
	...

010054e0 <stop_time>:
 10054e0:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 10054e4:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 10054e8:	e0 5e       	||       RET.16 (.XD) 
	...

01005500 <get_time>:
 1005500:	4e 6c c0 21 	         MOV.K.32 (.XM) G4,#10000		;0x2710
 1005504:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1005508:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 100550c:	e0 5e       	||       RET.16 (.XD) 
	...

01005520 <time_in_secs>:
 1005520:	00 6c c0 15 	         MOV.K.32 (.XM) G4,#10		;0xa
 1005524:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1005528:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 100552c:	e0 5e       	||       RET.16 (.XD) 
	...

01005540 <portable_init>:
 1005540:	00 6c 00 02 	         MOV.K.32 (.XM) X0,#1		;0x1
 1005544:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1005548:	00 7f 00 14 	||       ST.B.32 (.XD) *X10,X0
 100554c:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1005550:	e0 5e       	||       RET.16 (.XD) 
	...

01005560 <portable_fini>:
 1005560:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1005564:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1005568:	00 7f 00 14 	||       ST.B.32 (.XD) *X10,X0
 100556c:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1005570:	e0 5e       	||       RET.16 (.XD) 
	...

Disassembly of section .rodata:

01005580 <_temp_jump_table0_1_40-0x18>:
 1005580:	53 74 61 74 	         ;0x74537461
 1005584:	69 63 00 00 	         AND.32 (.XA) X0,X0,#4
 1005588:	48 65 61 70 	   [G0]  ADDK.32 (.XA) X6,#-23496		;0xa438
 100558c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100558e:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005590:	53 74 61 63 	         ;0x74536361
 1005594:	6b 00       	         _LILY_ISA_ (.XA) X11,X6
	...

01005598 <_temp_jump_table0_1_40>:
 1005598:	84 41       	         ;0x4184
 100559a:	00 01       	         ;0x100
 100559c:	9c 44       	         ;0x449c
 100559e:	00 01       	         ;0x100
 10055a0:	14 44       	         LD.H.S.16 (.XD) X20
 10055a2:	00 01       	         ;0x100
 10055a4:	b8 43       	         ;0x43b8
 10055a6:	00 01       	         ;0x100
 10055a8:	54 43       	         ;0x4354
 10055aa:	00 01       	         ;0x100
 10055ac:	e0 42       	         ;0x42e0
 10055ae:	00 01       	         ;0x100
 10055b0:	8c 42       	         ;0x428c
 10055b2:	00 01       	         ;0x100
 10055b4:	5c 42       	         ;0x425c
 10055b6:	00 01       	         ;0x100

010055b8 <_temp_jump_table1_1_41>:
 10055b8:	d4 45       	         ;0x45d4
 10055ba:	00 01       	         ;0x100
 10055bc:	ec 48       	         ;0x48ec
 10055be:	00 01       	         ;0x100
 10055c0:	64 48       	         ;0x4864
 10055c2:	00 01       	         ;0x100
 10055c4:	08 48       	         LD.W.16 (.XD) X8
 10055c6:	00 01       	         ;0x100
 10055c8:	a4 47       	         ;0x47a4
 10055ca:	00 01       	         ;0x100
 10055cc:	30 47       	         ;0x4730
 10055ce:	00 01       	         ;0x100
 10055d0:	dc 46       	         ;0x46dc
 10055d2:	00 01       	         ;0x100
 10055d4:	ac 46       	         ;0x46ac
 10055d6:	00 01       	         ;0x100
 10055d8:	35 30       	         MUL.S.LH.16 (.XM) X5,X3
 10055da:	31 32       	         MUL.SU.LH.16 (.XM) X1,X3
 10055dc:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10055de:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10055e0:	31 32       	||       MUL.SU.LH.16 (.XM) X1,X3
 10055e2:	33 34       	         SMULL.H.16 (.XM) X3,X3
 10055e4:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10055e6:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10055e8:	2d 38       	         ;0x382d
 10055ea:	37 34       	         SMULL.H.16 (.XM) X7,X3
 10055ec:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10055ee:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10055f0:	2b 31       	||       MUL.U.LH.16 (.XM) X11,X2
 10055f2:	32 32       	         MUL.SU.LH.16 (.XM) X2,X3
 10055f4:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10055f6:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10055f8:	33 35       	||       SMULL.L.16 (.XM) X3,X3
 10055fa:	2e 35       	         SMULL.L.16 (.XM) G2,X2
 10055fc:	34 34       	         SMULL.H.16 (.XM) X4,X3
 10055fe:	30 30       	         MUL.S.LH.16 (.XM) X0,X3
 1005600:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005602:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005604:	2e 31       	||       MUL.U.LH.16 (.XM) G2,X2
 1005606:	32 33       	         MUL.US.LH.16 (.XM) X2,X3
 1005608:	34 35       	         SMULL.L.16 (.XM) X4,X3
 100560a:	30 30       	         MUL.S.LH.16 (.XM) X0,X3
 100560c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100560e:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005610:	2d 31       	||       MUL.U.LH.16 (.XM) G1,X2
 1005612:	31 30       	         MUL.S.LH.16 (.XM) X1,X3
 1005614:	2e 37       	         SMULL.LH.16 (.XM) G2,X2
 1005616:	30 30       	         MUL.S.LH.16 (.XM) X0,X3
 1005618:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100561a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100561c:	2b 30       	||       MUL.S.LH.16 (.XM) X11,X2
 100561e:	2e 36       	         SMULL.HL.16 (.XM) G2,X2
 1005620:	34 34       	         SMULL.H.16 (.XM) X4,X3
 1005622:	30 30       	         MUL.S.LH.16 (.XM) X0,X3
 1005624:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005626:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005628:	35 2e       	||       MUL.SU.HL.16 (.XM) X5,X3
 100562a:	35 30       	         MUL.S.LH.16 (.XM) X5,X3
 100562c:	30 65 2b 33 	   [!G2] ADDK.32 (.XA) X18,#-26599		;0x9819
 1005630:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005632:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005634:	2d 2e       	||       MUL.SU.HL.16 (.XM) G1,X2
 1005636:	31 32       	         MUL.SU.LH.16 (.XM) X1,X3
 1005638:	33 65 2d 32 	   [!X1] ADDK.32 (.XA) X2,#-26215		;0x9999
 100563c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100563e:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005640:	2d 38       	         ;0x382d
 1005642:	37 65 2b 38 	   [!G2] ADDK.32 (.XA) X2,#-25700		;0x9b9c
 1005646:	33 32       	||       MUL.SU.LH.16 (.XM) X3,X3
 1005648:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100564a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100564c:	2b 30       	||       MUL.S.LH.16 (.XM) X11,X2
 100564e:	2e 36       	         SMULL.HL.16 (.XM) G2,X2
 1005650:	65 2d       	         MUL.U.HL.16 (.XM) X5,X6
 1005652:	31 32       	         MUL.SU.LH.16 (.XM) X1,X3
 1005654:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005656:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005658:	54 30       	||       MUL.S.LH.16 (.XM) X4,X5
 100565a:	2e 33       	         MUL.US.LH.16 (.XM) G2,X2
 100565c:	65 2d       	         MUL.U.HL.16 (.XM) X5,X6
 100565e:	31 46       	         ;0x4631
 1005660:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005662:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005664:	2d 54       	||       ADD.16 (.XD) G1,X2
 1005666:	2e 54       	         ADD.16 (.XD) G2,X2
 1005668:	2b 2b       	         MUL.SU.L.16 (.XM) X11,X2
 100566a:	54 71 00 00 	         ;0x71540000
 100566e:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1005670:	31 54       	||       ADD.16 (.XD) X1,X3
 1005672:	33 2e       	         MUL.SU.HL.16 (.XM) X3,X3
 1005674:	34 65 34 7a 	   [X0]  ADDK.32 (.XA) X3,#-26051		;0x9a3d
 1005678:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100567a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100567c:	33 34       	||       SMULL.H.16 (.XM) X3,X3
 100567e:	2e 30       	         MUL.S.LH.16 (.XM) G2,X2
 1005680:	65 2d       	         MUL.U.HL.16 (.XM) X5,X6
 1005682:	54 5e       	         ;0x5e54
 1005684:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01005688 <_temp_jump_table5_4_15>:
 1005688:	1a 4b       	         ;0x4b1a
 100568a:	00 01       	         ;0x100
 100568c:	8e 4b       	         ;0x4b8e
 100568e:	00 01       	         ;0x100
 1005690:	92 4b       	         ;0x4b92
 1005692:	00 01       	         ;0x100
 1005694:	6a 4b       	         ;0x4b6a
 1005696:	00 01       	         ;0x100
 1005698:	6e 4b       	         ;0x4b6e
 100569a:	00 01       	         ;0x100
 100569c:	42 4b       	         ;0x4b42
 100569e:	00 01       	         ;0x100
 10056a0:	46 4b       	         ;0x4b46
 10056a2:	00 01       	         ;0x100
 10056a4:	1e 4b       	         ;0x4b1e
 10056a6:	00 01       	         ;0x100

010056a8 <_temp_jump_table6_2_23>:
 10056a8:	e4 4c       	         ;0x4ce4
 10056aa:	00 01       	         ;0x100
 10056ac:	04 50       	         ST.W.16 (.XD) X4
 10056ae:	00 01       	         ;0x100
 10056b0:	7c 4f       	         ;0x4f7c
 10056b2:	00 01       	         ;0x100
 10056b4:	20 4f       	         ;0x4f20
 10056b6:	00 01       	         ;0x100
 10056b8:	bc 4e       	         ;0x4ebc
 10056ba:	00 01       	         ;0x100
 10056bc:	48 4e       	         ;0x4e48
 10056be:	00 01       	         ;0x100
 10056c0:	f4 4d       	         ;0x4df4
 10056c2:	00 01       	         ;0x100
 10056c4:	c0 4d       	         ;0x4dc0
 10056c6:	00 01       	         ;0x100

Disassembly of section .data:

02000000 <_ctrl_stack_area>:
	...

02000400 <list_known_crc>:
 2000400:	b0 d4       	         ADD.16 (.YD) Y0,Y11
 2000402:	40 33       	         MUL.US.LH.16 (.XM) X0,X4
 2000404:	79 6a 14 e7 	         ;0x6a79e714
 2000408:	c1 e3 52 be 	   [G1]  PACK.L.2.32 (.YA) Y5,G7,Y6

0200040a <matrix_known_crc>:
 200040a:	52 be       	         ;0xbe52
 200040c:	99 11       	         ASR.2.16 (.XA) X9,#9
 200040e:	08 56       	||       PUSH.16 (.XD) X8
 2000410:	d7 1f       	         ;0x1fd7
 2000412:	47 07       	         ASL.16 (.XA) X7,#4

02000414 <state_known_crc>:
 2000414:	47 5e       	         ;0x5e47
 2000416:	bf 39       	         ;0x39bf
 2000418:	a4 e5 3a 8e 	   [!G1] ADDK.32 (.YA) Y3,#-11705		;0xd247
 200041c:	84 8d       	         LSR.2.16 (.YA) Y4,#8
	...

02000420 <mem_name>:
 2000420:	80 55       	         SUB.16 (.XD) X0,X8
 2000422:	00 01       	         ;0x100
 2000424:	88 55       	         SUB.16 (.XD) X8,X8
 2000426:	00 01       	         ;0x100
 2000428:	90 55       	         SUB.16 (.XD) X0,X9
 200042a:	00 01       	         ;0x100

0200042c <intpat>:
 200042c:	d8 55       	         SUB.16 (.XD) X8,G1
 200042e:	00 01       	         ;0x100
 2000430:	e0 55       	         SUB.16 (.XD) X0,G2
 2000432:	00 01       	         ;0x100
 2000434:	e8 55       	         SUB.16 (.XD) X8,G2
 2000436:	00 01       	         ;0x100
 2000438:	f0 55       	         SUB.16 (.XD) X0,G3
 200043a:	00 01       	         ;0x100

0200043c <floatpat>:
 200043c:	f8 55       	         SUB.16 (.XD) X8,G3
 200043e:	00 01       	         ;0x100
 2000440:	04 56       	         PUSH.16 (.XD) X4
 2000442:	00 01       	         ;0x100
 2000444:	10 56       	         PUSH.16 (.XD) X16
 2000446:	00 01       	         ;0x100
 2000448:	1c 56       	         PUSH.16 (.XD) G4
 200044a:	00 01       	         ;0x100

0200044c <scipat>:
 200044c:	28 56       	         POP.16 (.XD) X8
 200044e:	00 01       	         ;0x100
 2000450:	34 56       	         POP.16 (.XD) X20
 2000452:	00 01       	         ;0x100
 2000454:	40 56       	         ;0x5640
 2000456:	00 01       	         ;0x100
 2000458:	4c 56       	         ;0x564c
 200045a:	00 01       	         ;0x100

0200045c <errpat>:
 200045c:	58 56       	         ;0x5658
 200045e:	00 01       	         ;0x100
 2000460:	64 56       	         ;0x5664
 2000462:	00 01       	         ;0x100
 2000464:	70 56       	         ;0x5670
 2000466:	00 01       	         ;0x100
 2000468:	7c 56       	         ;0x567c
 200046a:	00 01       	         ;0x100

Disassembly of section .sdata:

0200046c <default_num_contexts>:
 200046c:	01 00       	         _LILY_ISA_ (.XA) X1,X0
	...

02000470 <seed3_volatile>:
 2000470:	66 00       	         _LILY_ISA_ (.XA) X6,X6
	...

02000474 <seed4_volatile>:
 2000474:	01 00       	         _LILY_ISA_ (.XA) X1,X0
	...

Disassembly of section .sbss:

02000478 <seed1_volatile>:
 2000478:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

0200047c <seed2_volatile>:
 200047c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

02000480 <seed5_volatile>:
 2000480:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	23 4f       	         ;0x4f23
   2:	70 65 6e 36 	   [!Y0] ADDK.32 (.XA) X6,#-18405		;0xb81b
   6:	34 20       	||       MUL.S.H.16 (.XM) X4,X3
   8:	43 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-24136		;0xa1b8
   c:	69 6c 65 72 	   [X1]  MOV.K.32 (.XM) X6,#13497		;0x34b9
  10:	20 56       	||       POP.16 (.XD) X0
  12:	65 72 73 69 	         ;0x72656973
  16:	6f 6e 20 34 	         MOV.KH.32 (.XM) X2,#14234		;0x379a
  1a:	2e 32       	         MUL.SU.LH.16 (.XM) G2,X2
  1c:	20 3a       	         ADD.16 (.XM) X0,X2
  1e:	20 63 6f 72 	   [!Y1] MAX.S.V.32 (.XA) X6,G1,X1
  22:	65 5f       	         ;0x5f65
  24:	6c 69 73 74 	   [G2]  MAC.L.32 (.XM) --,G2,X17
  28:	5f 6a 6f 69 	   [!Y1] NXOR.32 (.XM) X22,X20,G5
  2c:	6e 2e       	         MUL.SU.HL.16 (.XM) G2,X6
  2e:	63 20       	         MUL.S.H.16 (.XM) X3,X6
  30:	63 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-20040		;0xb1b8
  34:	69 6c 65 64 	   [X1]  MOV.K.32 (.XM) X6,#13490		;0x34b2
  38:	20 77 69 74 	         ;0x77207469
  3c:	68 20       	         MUL.S.H.16 (.XM) X8,X6
  3e:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  40:	2d 4f       	         ;0x4f2d
  42:	33 20       	         MUL.S.H.16 (.XM) X3,X3
  44:	00 23       	         MUL.US.H.16 (.XM) X0,#0
  46:	4f 70 65 6e 	|| [X1]  CMPL.S.32 (.XD) X6,X23,#-3
  4a:	36 34       	         SMULL.H.16 (.XM) X6,X3
  4c:	20 43       	         ;0x4320
  4e:	6f 6d 70 69 	         MOV.K.32 (.XM) X23,#-18508		;0xb7b4
  52:	6c 65 72 20 	   [G1]  ADDK.32 (.XA) X7,#-18928		;0xb610
  56:	56 65 72 73 	   [G1]  ADDK.32 (.XA) X23,#-21703		;0xab39
  5a:	69 6f 6e 20 	|| [!Y0] MOV.KH.32 (.XM) X6,#-19312		;0xb490
  5e:	34 2e       	         MUL.SU.HL.16 (.XM) X4,X3
  60:	32 20       	         MUL.S.H.16 (.XM) X2,X3
  62:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  64:	63 6f 72 65 	   [G1]  MOV.KH.32 (.XM) X23,#-20046		;0xb1b2
  68:	5f 6d 61 69 	   [G0]  MOV.K.32 (.XM) X22,#-20556		;0xafb4
  6c:	6e 2e       	         MUL.SU.HL.16 (.XM) G2,X6
  6e:	63 20       	         MUL.S.H.16 (.XM) X3,X6
  70:	63 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-20040		;0xb1b8
  74:	69 6c 65 64 	   [X1]  MOV.K.32 (.XM) X6,#13490		;0x34b2
  78:	20 77 69 74 	         ;0x77207469
  7c:	68 20       	         MUL.S.H.16 (.XM) X8,X6
  7e:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  80:	2d 4f       	         ;0x4f2d
  82:	33 20       	         MUL.S.H.16 (.XM) X3,X3
  84:	00 23       	         MUL.US.H.16 (.XM) X0,#0
  86:	4f 70 65 6e 	|| [X1]  CMPL.S.32 (.XD) X6,X23,#-3
  8a:	36 34       	         SMULL.H.16 (.XM) X6,X3
  8c:	20 43       	         ;0x4320
  8e:	6f 6d 70 69 	         MOV.K.32 (.XM) X23,#-18508		;0xb7b4
  92:	6c 65 72 20 	   [G1]  ADDK.32 (.XA) X7,#-18928		;0xb610
  96:	56 65 72 73 	   [G1]  ADDK.32 (.XA) X23,#-21703		;0xab39
  9a:	69 6f 6e 20 	|| [!Y0] MOV.KH.32 (.XM) X6,#-19312		;0xb490
  9e:	34 2e       	         MUL.SU.HL.16 (.XM) X4,X3
  a0:	32 20       	         MUL.S.H.16 (.XM) X2,X3
  a2:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  a4:	63 6f 72 65 	   [G1]  MOV.KH.32 (.XM) X23,#-20046		;0xb1b2
  a8:	5f 6d 61 74 	   [G0]  MOV.K.32 (.XM) X6,#-20550		;0xafba
  ac:	72 69 78 2e 	   [1000] MAC.L.32 (.XM) --,X23,#8
  b0:	63 20       	         MUL.S.H.16 (.XM) X3,X6
  b2:	63 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-20040		;0xb1b8
  b6:	69 6c 65 64 	   [X1]  MOV.K.32 (.XM) X6,#13490		;0x34b2
  ba:	20 77 69 74 	         ;0x77207469
  be:	68 20       	         MUL.S.H.16 (.XM) X8,X6
  c0:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  c2:	2d 4f       	         ;0x4f2d
  c4:	33 20       	         MUL.S.H.16 (.XM) X3,X3
  c6:	00 23       	         MUL.US.H.16 (.XM) X0,#0
  c8:	4f 70 65 6e 	|| [X1]  CMPL.S.32 (.XD) X6,X23,#-3
  cc:	36 34       	         SMULL.H.16 (.XM) X6,X3
  ce:	20 43       	         ;0x4320
  d0:	6f 6d 70 69 	         MOV.K.32 (.XM) X23,#-18508		;0xb7b4
  d4:	6c 65 72 20 	   [G1]  ADDK.32 (.XA) X7,#-18928		;0xb610
  d8:	56 65 72 73 	   [G1]  ADDK.32 (.XA) X23,#-21703		;0xab39
  dc:	69 6f 6e 20 	|| [!Y0] MOV.KH.32 (.XM) X6,#-19312		;0xb490
  e0:	34 2e       	         MUL.SU.HL.16 (.XM) X4,X3
  e2:	32 20       	         MUL.S.H.16 (.XM) X2,X3
  e4:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  e6:	63 6f 72 65 	   [G1]  MOV.KH.32 (.XM) X23,#-20046		;0xb1b2
  ea:	5f 73 74 61 	         ;0x735f6174
  ee:	74 65 2e 63 	   [!Y0] ADDK.32 (.XA) X18,#-17871		;0xba31
  f2:	20 63 6f 6d 	   [!Y1] MAX.S.V.32 (.XA) X22,X22,X1
  f6:	70 69 6c 65 	|| [!X0] MAC.L.32 (.XM) --,X18,#1
  fa:	64 20       	         MUL.S.H.16 (.XM) X4,X6
  fc:	77 69 74 68 	   [X0]  MAC.L.32 (.XM) --,X20,#-3
 100:	20 3a       	         ADD.16 (.XM) X0,X2
 102:	20 2d       	         MUL.U.HL.16 (.XM) X0,X2
 104:	4f 33       	         MUL.US.LH.16 (.XM) G3,X4
 106:	20 00       	         _LILY_ISA_ (.XA) X0,X2
 108:	23 4f       	         ;0x4f23
 10a:	70 65 6e 36 	   [!Y0] ADDK.32 (.XA) X6,#-18405		;0xb81b
 10e:	34 20       	||       MUL.S.H.16 (.XM) X4,X3
 110:	43 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-24136		;0xa1b8
 114:	69 6c 65 72 	   [X1]  MOV.K.32 (.XM) X6,#13497		;0x34b9
 118:	20 56       	||       POP.16 (.XD) X0
 11a:	65 72 73 69 	         ;0x72656973
 11e:	6f 6e 20 34 	         MOV.KH.32 (.XM) X2,#14234		;0x379a
 122:	2e 32       	         MUL.SU.LH.16 (.XM) G2,X2
 124:	20 3a       	         ADD.16 (.XM) X0,X2
 126:	20 63 6f 72 	   [!Y1] MAX.S.V.32 (.XA) X6,G1,X1
 12a:	65 5f       	         ;0x5f65
 12c:	75 74 69 6c 	         ;0x74756c69
 130:	2e 63 20 63 	         MAX.U.V.32 (.XA) X18,X17,G1
 134:	6f 6d 70 69 	||       MOV.K.32 (.XM) X23,#-18508		;0xb7b4
 138:	6c 65 64 20 	   [X0]  ADDK.32 (.XA) X6,#-18928		;0xb610
 13c:	77 69 74 68 	|| [X0]  MAC.L.32 (.XM) --,X20,#-3
 140:	20 3a       	         ADD.16 (.XM) X0,X2
 142:	20 2d       	         MUL.U.HL.16 (.XM) X0,X2
 144:	4f 33       	         MUL.US.LH.16 (.XM) G3,X4
 146:	20 00       	         _LILY_ISA_ (.XA) X0,X2
 148:	23 4f       	         ;0x4f23
 14a:	70 65 6e 36 	   [!Y0] ADDK.32 (.XA) X6,#-18405		;0xb81b
 14e:	34 20       	||       MUL.S.H.16 (.XM) X4,X3
 150:	43 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-24136		;0xa1b8
 154:	69 6c 65 72 	   [X1]  MOV.K.32 (.XM) X6,#13497		;0x34b9
 158:	20 56       	||       POP.16 (.XD) X0
 15a:	65 72 73 69 	         ;0x72656973
 15e:	6f 6e 20 34 	         MOV.KH.32 (.XM) X2,#14234		;0x379a
 162:	2e 32       	         MUL.SU.LH.16 (.XM) G2,X2
 164:	20 3a       	         ADD.16 (.XM) X0,X2
 166:	20 6c 69 6c 	   [!G0] MOV.K.32 (.XM) X6,#4150		;0x1036
 16a:	79 2f       	         MUL.US.HL.16 (.XM) X9,X7
 16c:	63 6f 72 65 	   [G1]  MOV.KH.32 (.XM) X23,#-20046		;0xb1b2
 170:	5f 70 6f 72 	         ;0x705f726f
 174:	74 6d 65 2e 	   [X1]  MOV.K.32 (.XM) X6,#-17897		;0xba17
 178:	63 20       	         MUL.S.H.16 (.XM) X3,X6
 17a:	63 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-20040		;0xb1b8
 17e:	69 6c 65 64 	   [X1]  MOV.K.32 (.XM) X6,#13490		;0x34b2
 182:	20 77 69 74 	         ;0x77207469
 186:	68 20       	         MUL.S.H.16 (.XM) X8,X6
 188:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
 18a:	2d 4f       	         ;0x4f2d
 18c:	33 20       	         MUL.S.H.16 (.XM) X3,X3
	...
