library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity MUX is
    generic(N : integer);
    Port ( Sel : in std_logic;
           A : in unsigned(N downto 0);
           B : in unsigned(N downto 0);
           C : out unsigned(N downto 0));
end MUX;

architecture Behavioral of MUX is

begin
    
    process(sel, A, B)
    begin
        if(sel = '0') then
            C <= A;
        else
            C <= B;
        end if;
    end process;

end Behavioral;
