{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449865915792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449865915988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 12:31:40 2015 " "Processing started: Fri Dec 11 12:31:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449865915988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449865915988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449865915988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449865918766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.sv 3 3 " "Found 3 design units, including 3 entities, in source file se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE " "Found entity 1: SE" {  } { { "SE.sv" "" { Text "U:/E E 471/Lab 4 FINAL/SE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960198 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE30 " "Found entity 2: SE30" {  } { { "SE.sv" "" { Text "U:/E E 471/Lab 4 FINAL/SE.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960198 ""} { "Info" "ISGN_ENTITY_NAME" "3 SE0 " "Found entity 3: SE0" {  } { { "SE.sv" "" { Text "U:/E E 471/Lab 4 FINAL/SE.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865960198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 19 19 " "Found 19 design units, including 19 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_r " "Found entity 2: mux2_r" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4_1 " "Found entity 3: mux4_1" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux8_1 " "Found entity 4: mux8_1" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux32_1 " "Found entity 5: mux32_1" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux32_32 " "Found entity 6: mux32_32" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "7 D_FF " "Found entity 7: D_FF" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "9 register_32 " "Found entity 9: register_32" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "10 register_module " "Found entity 10: register_module" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "11 register32 " "Found entity 11: register32" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "12 register16 " "Found entity 12: register16" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "13 register5 " "Found entity 13: register5" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "14 register2 " "Found entity 14: register2" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "15 dec2_4 " "Found entity 15: dec2_4" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "16 dec3_8 " "Found entity 16: dec3_8" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "17 dec5_32 " "Found entity 17: dec5_32" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "18 regfile " "Found entity 18: regfile" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""} { "Info" "ISGN_ENTITY_NAME" "19 regfile_testbench " "Found entity 19: regfile_testbench" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865960626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.sv" "" { Text "U:/E E 471/Lab 4 FINAL/InstructionMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865960832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865960832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegDstTo2 regdstto2 datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"RegDstTo2\" differs only in case from object \"regdstto2\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluDataTo2 aluDatato2 datapath.sv(14) " "Verilog HDL Declaration information at datapath.sv(14): object \"aluDataTo2\" differs only in case from object \"aluDatato2\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DaFrom2 Dafrom2 datapath.sv(14) " "Verilog HDL Declaration information at datapath.sv(14): object \"DaFrom2\" differs only in case from object \"Dafrom2\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DbFrom2 Dbfrom2 datapath.sv(14) " "Verilog HDL Declaration information at datapath.sv(14): object \"DbFrom2\" differs only in case from object \"Dbfrom2\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUoutTo3 aluoutto3 datapath.sv(15) " "Verilog HDL Declaration information at datapath.sv(15): object \"ALUoutTo3\" differs only in case from object \"aluoutto3\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dataTo4 datato4 datapath.sv(15) " "Verilog HDL Declaration information at datapath.sv(15): object \"dataTo4\" differs only in case from object \"datato4\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrFrom4 regwrfrom4 datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"RegWrFrom4\" differs only in case from object \"regwrfrom4\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegDstFrom4 regdstfrom4 datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"RegDstFrom4\" differs only in case from object \"regdstfrom4\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961048 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath_testbench " "Found entity 2: datapath_testbench" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865961048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "U:/E E 471/Lab 4 FINAL/dataMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865961157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865961253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b ALU.sv(4) " "Verilog HDL Declaration information at ALU.sv(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 9 9 " "Found 9 design units, including 9 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""} { "Info" "ISGN_ENTITY_NAME" "3 bit1 " "Found entity 3: bit1" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2_alu " "Found entity 4: mux2_alu" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4_alu " "Found entity 5: mux4_alu" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""} { "Info" "ISGN_ENTITY_NAME" "6 zero " "Found entity 6: zero" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""} { "Info" "ISGN_ENTITY_NAME" "7 zero_testbench " "Found entity 7: zero_testbench" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""} { "Info" "ISGN_ENTITY_NAME" "8 adder32 " "Found entity 8: adder32" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""} { "Info" "ISGN_ENTITY_NAME" "9 ALU_testbench " "Found entity 9: ALU_testbench" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865961366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rsDataSel1 rsdatasel1 forwardingUnit.sv(6) " "Verilog HDL Declaration information at forwardingUnit.sv(6): object \"rsDataSel1\" differs only in case from object \"rsdatasel1\" in the same scope" {  } { { "forwardingUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/forwardingUnit.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rsDataSel2 rsdatasel2 forwardingUnit.sv(6) " "Verilog HDL Declaration information at forwardingUnit.sv(6): object \"rsDataSel2\" differs only in case from object \"rsdatasel2\" in the same scope" {  } { { "forwardingUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/forwardingUnit.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rtDataSel1 rtdatasel1 forwardingUnit.sv(6) " "Verilog HDL Declaration information at forwardingUnit.sv(6): object \"rtDataSel1\" differs only in case from object \"rtdatasel1\" in the same scope" {  } { { "forwardingUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/forwardingUnit.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rtDataSel2 rtdatasel2 forwardingUnit.sv(6) " "Verilog HDL Declaration information at forwardingUnit.sv(6): object \"rtDataSel2\" differs only in case from object \"rtdatasel2\" in the same scope" {  } { { "forwardingUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/forwardingUnit.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865961472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 3 3 " "Found 3 design units, including 3 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/forwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961482 ""} { "Info" "ISGN_ENTITY_NAME" "2 chooseData " "Found entity 2: chooseData" {  } { { "forwardingUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/forwardingUnit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961482 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux32 " "Found entity 3: mux32" {  } { { "forwardingUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/forwardingUnit.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865961482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit.sv 4 4 " "Found 4 design units, including 4 entities, in source file fetchunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetchUnit " "Found entity 1: fetchUnit" {  } { { "fetchUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961591 ""} { "Info" "ISGN_ENTITY_NAME" "2 proCoun " "Found entity 2: proCoun" {  } { { "fetchUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961591 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder30 " "Found entity 3: adder30" {  } { { "fetchUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961591 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux30 " "Found entity 4: mux30" {  } { { "fetchUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865961591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkifbranch.sv 2 2 " "Found 2 design units, including 2 entities, in source file checkifbranch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 checkIfbranch " "Found entity 1: checkIfbranch" {  } { { "checkIfBranch.sv" "" { Text "U:/E E 471/Lab 4 FINAL/checkIfBranch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961696 ""} { "Info" "ISGN_ENTITY_NAME" "2 checkDaDb " "Found entity 2: checkDaDb" {  } { { "checkIfBranch.sv" "" { Text "U:/E E 471/Lab 4 FINAL/checkIfBranch.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865961696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865961696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel regfile.sv(7) " "Verilog HDL Implicit Net warning at regfile.sv(7): created implicit net for \"nsel\"" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865961708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA regfile.sv(17) " "Verilog HDL Implicit Net warning at regfile.sv(17): created implicit net for \"notA\"" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865961708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y0 regfile.sv(18) " "Verilog HDL Implicit Net warning at regfile.sv(18): created implicit net for \"y0\"" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865961708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 regfile.sv(19) " "Verilog HDL Implicit Net warning at regfile.sv(19): created implicit net for \"y1\"" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865961709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel ALU.sv(83) " "Verilog HDL Implicit Net warning at ALU.sv(83): created implicit net for \"nsel\"" {  } { { "ALU.sv" "" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865961709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449865962047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchUnit fetchUnit:fetchU " "Elaborating entity \"fetchUnit\" for hierarchy \"fetchUnit:fetchU\"" {  } { { "datapath.sv" "fetchU" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865962687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE30 fetchUnit:fetchU\|SE30:signexten " "Elaborating entity \"SE30\" for hierarchy \"fetchUnit:fetchU\|SE30:signexten\"" {  } { { "fetchUnit.sv" "signexten" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865962883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux30 fetchUnit:fetchU\|mux30:mux1 " "Elaborating entity \"mux30\" for hierarchy \"fetchUnit:fetchU\|mux30:mux1\"" {  } { { "fetchUnit.sv" "mux1" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865963061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_r fetchUnit:fetchU\|mux30:mux1\|mux2_r:eachMux2\[0\].m " "Elaborating entity \"mux2_r\" for hierarchy \"fetchUnit:fetchU\|mux30:mux1\|mux2_r:eachMux2\[0\].m\"" {  } { { "fetchUnit.sv" "eachMux2\[0\].m" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865963226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder30 fetchUnit:fetchU\|adder30:ad " "Elaborating entity \"adder30\" for hierarchy \"fetchUnit:fetchU\|adder30:ad\"" {  } { { "fetchUnit.sv" "ad" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865963404 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout fetchUnit.sv(52) " "Output port \"Cout\" at fetchUnit.sv(52) has no driver" {  } { { "fetchUnit.sv" "" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1449865963413 "|datapath|fetchUnit:fetchU|adder30:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder fetchUnit:fetchU\|adder30:ad\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"fetchUnit:fetchU\|adder30:ad\|adder:add1\"" {  } { { "fetchUnit.sv" "add1" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865963689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proCoun fetchUnit:fetchU\|proCoun:pro " "Elaborating entity \"proCoun\" for hierarchy \"fetchUnit:fetchU\|proCoun:pro\"" {  } { { "fetchUnit.sv" "pro" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865964295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF fetchUnit:fetchU\|proCoun:pro\|D_FF:eachDFF\[0\].d " "Elaborating entity \"D_FF\" for hierarchy \"fetchUnit:fetchU\|proCoun:pro\|D_FF:eachDFF\[0\].d\"" {  } { { "fetchUnit.sv" "eachDFF\[0\].d" { Text "U:/E E 471/Lab 4 FINAL/fetchUnit.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865964529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:inst " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:inst\"" {  } { { "datapath.sv" "inst" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865965028 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "57 0 1023 InstructionMem.sv(46) " "Verilog HDL warning at InstructionMem.sv(46): number of words (57) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstructionMem.sv" "" { Text "U:/E E 471/Lab 4 FINAL/InstructionMem.sv" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1449865965092 "|datapath|InstructionMem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.data_a 0 InstructionMem.sv(5) " "Net \"instrmem.data_a\" at InstructionMem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.sv" "" { Text "U:/E E 471/Lab 4 FINAL/InstructionMem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1449865965225 "|datapath|InstructionMem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.waddr_a 0 InstructionMem.sv(5) " "Net \"instrmem.waddr_a\" at InstructionMem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.sv" "" { Text "U:/E E 471/Lab 4 FINAL/InstructionMem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1449865965226 "|datapath|InstructionMem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.we_a 0 InstructionMem.sv(5) " "Net \"instrmem.we_a\" at InstructionMem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.sv" "" { Text "U:/E E 471/Lab 4 FINAL/InstructionMem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1449865965226 "|datapath|InstructionMem:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkIfbranch checkIfbranch:check " "Elaborating entity \"checkIfbranch\" for hierarchy \"checkIfbranch:check\"" {  } { { "datapath.sv" "check" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865965420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 register32:regi32 " "Elaborating entity \"register32\" for hierarchy \"register32:regi32\"" {  } { { "datapath.sv" "regi32" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865965631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controlU " "Elaborating entity \"control\" for hierarchy \"control:controlU\"" {  } { { "datapath.sv" "controlU" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865965810 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965817 "|datapath|control:controlU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965818 "|datapath|control:controlU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965818 "|datapath|control:controlU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWr control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"RegWr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965818 "|datapath|control:controlU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWr control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"MemWr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965818 "|datapath|control:controlU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965819 "|datapath|control:controlU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JumpR control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"JumpR\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965820 "|datapath|control:controlU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUcntrl control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"ALUcntrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965820 "|datapath|control:controlU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readRs control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"readRs\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965820 "|datapath|control:controlU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readRt control.sv(6) " "Verilog HDL Always Construct warning at control.sv(6): inferring latch(es) for variable \"readRt\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865965821 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readRt control.sv(6) " "Inferred latch for \"readRt\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965825 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readRs control.sv(6) " "Inferred latch for \"readRs\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965826 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUcntrl\[0\] control.sv(6) " "Inferred latch for \"ALUcntrl\[0\]\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965826 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUcntrl\[1\] control.sv(6) " "Inferred latch for \"ALUcntrl\[1\]\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965827 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpR control.sv(6) " "Inferred latch for \"JumpR\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965828 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump control.sv(6) " "Inferred latch for \"Jump\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965829 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr control.sv(6) " "Inferred latch for \"MemWr\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965829 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWr control.sv(6) " "Inferred latch for \"RegWr\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965829 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg control.sv(6) " "Inferred latch for \"MemToReg\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965830 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control.sv(6) " "Inferred latch for \"ALUSrc\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965830 "|datapath|control:controlU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst control.sv(6) " "Inferred latch for \"RegDst\" at control.sv(6)" {  } { { "control.sv" "" { Text "U:/E E 471/Lab 4 FINAL/control.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865965830 "|datapath|control:controlU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkDaDb checkDaDb:checkData " "Elaborating entity \"checkDaDb\" for hierarchy \"checkDaDb:checkData\"" {  } { { "datapath.sv" "checkData" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865966019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5 register5:regdstto2 " "Elaborating entity \"register5\" for hierarchy \"register5:regdstto2\"" {  } { { "datapath.sv" "regdstto2" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865966171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg1\"" {  } { { "datapath.sv" "reg1" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865966321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5_32 regfile:reg1\|dec5_32:dec " "Elaborating entity \"dec5_32\" for hierarchy \"regfile:reg1\|dec5_32:dec\"" {  } { { "regfile.sv" "dec" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865966533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_4 regfile:reg1\|dec5_32:dec\|dec2_4:m0 " "Elaborating entity \"dec2_4\" for hierarchy \"regfile:reg1\|dec5_32:dec\|dec2_4:m0\"" {  } { { "regfile.sv" "m0" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865966682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3_8 regfile:reg1\|dec5_32:dec\|dec3_8:m1 " "Elaborating entity \"dec3_8\" for hierarchy \"regfile:reg1\|dec5_32:dec\|dec3_8:m1\"" {  } { { "regfile.sv" "m1" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865966835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_module regfile:reg1\|register_module:register1 " "Elaborating entity \"register_module\" for hierarchy \"regfile:reg1\|register_module:register1\"" {  } { { "regfile.sv" "register1" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865967133 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset 0 regfile.sv(119) " "Net \"reset\" at regfile.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "regfile.sv" "" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1449865967167 "|datapath|regfile:reg1|register_module:register1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 regfile:reg1\|register_module:register1\|register_32:eachbit\[1\].r " "Elaborating entity \"register_32\" for hierarchy \"regfile:reg1\|register_module:register1\|register_32:eachbit\[1\].r\"" {  } { { "regfile.sv" "eachbit\[1\].r" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865967349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:reg1\|register_module:register1\|register_32:eachbit\[1\].r\|register:eachregister\[0\].r " "Elaborating entity \"register\" for hierarchy \"regfile:reg1\|register_module:register1\|register_32:eachbit\[1\].r\|register:eachregister\[0\].r\"" {  } { { "regfile.sv" "eachregister\[0\].r" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865967509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_32 regfile:reg1\|mux32_32:mux_1 " "Elaborating entity \"mux32_32\" for hierarchy \"regfile:reg1\|mux32_32:mux_1\"" {  } { { "regfile.sv" "mux_1" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865971133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:reg1\|mux32_32:mux_1\|mux32_1:eachbit\[0\].m " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:reg1\|mux32_32:mux_1\|mux32_1:eachbit\[0\].m\"" {  } { { "regfile.sv" "eachbit\[0\].m" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865971553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 regfile:reg1\|mux32_32:mux_1\|mux32_1:eachbit\[0\].m\|mux8_1:m0 " "Elaborating entity \"mux8_1\" for hierarchy \"regfile:reg1\|mux32_32:mux_1\|mux32_1:eachbit\[0\].m\|mux8_1:m0\"" {  } { { "regfile.sv" "m0" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865971756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 regfile:reg1\|mux32_32:mux_1\|mux32_1:eachbit\[0\].m\|mux8_1:m0\|mux4_1:m0 " "Elaborating entity \"mux4_1\" for hierarchy \"regfile:reg1\|mux32_32:mux_1\|mux32_1:eachbit\[0\].m\|mux8_1:m0\|mux4_1:m0\"" {  } { { "regfile.sv" "m0" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865971909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 regfile:reg1\|mux32_32:mux_1\|mux32_1:eachbit\[0\].m\|mux8_1:m0\|mux4_1:m0\|mux2_1:m0 " "Elaborating entity \"mux2_1\" for hierarchy \"regfile:reg1\|mux32_32:mux_1\|mux32_1:eachbit\[0\].m\|mux8_1:m0\|mux4_1:m0\|mux2_1:m0\"" {  } { { "regfile.sv" "m0" { Text "U:/E E 471/Lab 4 FINAL/regfile.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865972046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:fwrd " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:fwrd\"" {  } { { "datapath.sv" "fwrd" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865976009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooseData forwardingUnit:fwrd\|chooseData:chooseRs " "Elaborating entity \"chooseData\" for hierarchy \"forwardingUnit:fwrd\|chooseData:chooseRs\"" {  } { { "forwardingUnit.sv" "chooseRs" { Text "U:/E E 471/Lab 4 FINAL/forwardingUnit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865976356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 forwardingUnit:fwrd\|mux32:rsdatasel1out " "Elaborating entity \"mux32\" for hierarchy \"forwardingUnit:fwrd\|mux32:rsdatasel1out\"" {  } { { "forwardingUnit.sv" "rsdatasel1out" { Text "U:/E E 471/Lab 4 FINAL/forwardingUnit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865976572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 register2:alufrom2 " "Elaborating entity \"register2\" for hierarchy \"register2:alufrom2\"" {  } { { "datapath.sv" "alufrom2" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865976861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE SE:se32 " "Elaborating entity \"SE\" for hierarchy \"SE:se32\"" {  } { { "datapath.sv" "se32" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865977011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU3\"" {  } { { "datapath.sv" "ALU3" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865977269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1 ALU:ALU3\|bit1:b " "Elaborating entity \"bit1\" for hierarchy \"ALU:ALU3\|bit1:b\"" {  } { { "ALU.sv" "b" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865977441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_alu ALU:ALU3\|bit1:b\|mux2_alu:m " "Elaborating entity \"mux2_alu\" for hierarchy \"ALU:ALU3\|bit1:b\|mux2_alu:m\"" {  } { { "ALU.sv" "m" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865977596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_alu ALU:ALU3\|bit1:b\|mux4_alu:m1 " "Elaborating entity \"mux4_alu\" for hierarchy \"ALU:ALU3\|bit1:b\|mux4_alu:m1\"" {  } { { "ALU.sv" "m1" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865977745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero ALU:ALU3\|zero:z1 " "Elaborating entity \"zero\" for hierarchy \"ALU:ALU3\|zero:z1\"" {  } { { "ALU.sv" "z1" { Text "U:/E E 471/Lab 4 FINAL/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865978073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:datamem4 " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:datamem4\"" {  } { { "datapath.sv" "datamem4" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865978374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/E E 471/Lab 4 FINAL/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/E E 471/Lab 4 FINAL/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449866002461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449866007113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449866007113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449866009979 "|datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "datapath.sv" "" { Text "U:/E E 471/Lab 4 FINAL/datapath.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449866009979 "|datapath|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1449866009979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449866009993 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449866009993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449866009993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449866010554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 12:33:30 2015 " "Processing ended: Fri Dec 11 12:33:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449866010554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449866010554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449866010554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449866010554 ""}
