/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:22:59 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (inter-block routing)                                                                                         0.220     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[2].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.218     1.710
rq_b[2].out[0] (.names at (5,2))                                                                                0.000     1.710
| (intra 'clb' routing)                                                                                         0.000     1.710
| (inter-block routing)                                                                                         0.399     2.109
| (intra 'io' routing)                                                                                          0.733     2.842
out:rq_b[2].outpad[0] (.output at (2,8))                                                                        0.000     2.842
data arrival time                                                                                                         2.842

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.842
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.342


#Path 2
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (inter-block routing)                                                                                         0.220     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[3].in[2] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.218     1.710
rq_b[3].out[0] (.names at (5,2))                                                                                0.000     1.710
| (intra 'clb' routing)                                                                                         0.000     1.710
| (inter-block routing)                                                                                         0.399     2.109
| (intra 'io' routing)                                                                                          0.733     2.842
out:rq_b[3].outpad[0] (.output at (2,8))                                                                        0.000     2.842
data arrival time                                                                                                         2.842

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.842
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.342


#Path 3
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (inter-block routing)                                                                                         0.220     1.459
| (intra 'clb' routing)                                                                                         0.085     1.545
rq_a[6].in[1] (.names at (5,3))                                                                                 0.000     1.545
| (primitive '.names' combinational delay)                                                                      0.148     1.692
rq_a[6].out[0] (.names at (5,3))                                                                                0.000     1.692
| (intra 'clb' routing)                                                                                         0.000     1.692
| (inter-block routing)                                                                                         0.399     2.092
| (intra 'io' routing)                                                                                          0.733     2.825
out:rq_a[6].outpad[0] (.output at (2,8))                                                                        0.000     2.825
data arrival time                                                                                                         2.825

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.825
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.325


#Path 4
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (inter-block routing)                                                                                         0.220     1.459
| (intra 'clb' routing)                                                                                         0.085     1.545
rq_a[1].in[1] (.names at (5,3))                                                                                 0.000     1.545
| (primitive '.names' combinational delay)                                                                      0.148     1.692
rq_a[1].out[0] (.names at (5,3))                                                                                0.000     1.692
| (intra 'clb' routing)                                                                                         0.000     1.692
| (inter-block routing)                                                                                         0.399     2.092
| (intra 'io' routing)                                                                                          0.733     2.825
out:rq_a[1].outpad[0] (.output at (2,8))                                                                        0.000     2.825
data arrival time                                                                                                         2.825

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.825
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.325


#Path 5
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (inter-block routing)                                                                                         0.220     1.459
| (intra 'clb' routing)                                                                                         0.085     1.545
rq_a[5].in[1] (.names at (5,3))                                                                                 0.000     1.545
| (primitive '.names' combinational delay)                                                                      0.148     1.692
rq_a[5].out[0] (.names at (5,3))                                                                                0.000     1.692
| (intra 'clb' routing)                                                                                         0.000     1.692
| (inter-block routing)                                                                                         0.399     2.092
| (intra 'io' routing)                                                                                          0.733     2.825
out:rq_a[5].outpad[0] (.output at (2,8))                                                                        0.000     2.825
data arrival time                                                                                                         2.825

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.825
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.325


#Path 6
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (inter-block routing)                                                                                         0.220     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[7].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.197     1.689
rq_b[7].out[0] (.names at (5,2))                                                                                0.000     1.689
| (intra 'clb' routing)                                                                                         0.000     1.689
| (inter-block routing)                                                                                         0.399     2.088
| (intra 'io' routing)                                                                                          0.733     2.821
out:rq_b[7].outpad[0] (.output at (2,8))                                                                        0.000     2.821
data arrival time                                                                                                         2.821

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.821
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.321


#Path 7
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (inter-block routing)                                                                                         0.220     1.459
| (intra 'clb' routing)                                                                                         0.085     1.545
rq_a[0].in[2] (.names at (5,3))                                                                                 0.000     1.545
| (primitive '.names' combinational delay)                                                                      0.136     1.680
rq_a[0].out[0] (.names at (5,3))                                                                                0.000     1.680
| (intra 'clb' routing)                                                                                         0.000     1.680
| (inter-block routing)                                                                                         0.399     2.079
| (intra 'io' routing)                                                                                          0.733     2.812
out:rq_a[0].outpad[0] (.output at (2,8))                                                                        0.000     2.812
data arrival time                                                                                                         2.812

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.812
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.312


#Path 8
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (inter-block routing)                                                                                         0.220     1.459
| (intra 'clb' routing)                                                                                         0.085     1.545
rq_a[3].in[1] (.names at (5,3))                                                                                 0.000     1.545
| (primitive '.names' combinational delay)                                                                      0.136     1.680
rq_a[3].out[0] (.names at (5,3))                                                                                0.000     1.680
| (intra 'clb' routing)                                                                                         0.000     1.680
| (inter-block routing)                                                                                         0.399     2.079
| (intra 'io' routing)                                                                                          0.733     2.812
out:rq_a[3].outpad[0] (.output at (2,8))                                                                        0.000     2.812
data arrival time                                                                                                         2.812

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.812
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.312


#Path 9
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (inter-block routing)                                                                                         0.220     1.459
| (intra 'clb' routing)                                                                                         0.085     1.545
rq_a[4].in[1] (.names at (5,3))                                                                                 0.000     1.545
| (primitive '.names' combinational delay)                                                                      0.136     1.680
rq_a[4].out[0] (.names at (5,3))                                                                                0.000     1.680
| (intra 'clb' routing)                                                                                         0.000     1.680
| (inter-block routing)                                                                                         0.399     2.079
| (intra 'io' routing)                                                                                          0.733     2.812
out:rq_a[4].outpad[0] (.output at (2,8))                                                                        0.000     2.812
data arrival time                                                                                                         2.812

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.812
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.312


#Path 10
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (inter-block routing)                                                                                         0.220     1.459
| (intra 'clb' routing)                                                                                         0.085     1.545
rq_a[7].in[1] (.names at (5,3))                                                                                 0.000     1.545
| (primitive '.names' combinational delay)                                                                      0.136     1.680
rq_a[7].out[0] (.names at (5,3))                                                                                0.000     1.680
| (intra 'clb' routing)                                                                                         0.000     1.680
| (inter-block routing)                                                                                         0.399     2.079
| (intra 'io' routing)                                                                                          0.733     2.812
out:rq_a[7].outpad[0] (.output at (2,8))                                                                        0.000     2.812
data arrival time                                                                                                         2.812

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.812
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.312


#Path 11
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (inter-block routing)                                                                                         0.220     1.459
| (intra 'clb' routing)                                                                                         0.085     1.545
rq_a[2].in[1] (.names at (5,3))                                                                                 0.000     1.545
| (primitive '.names' combinational delay)                                                                      0.099     1.644
rq_a[2].out[0] (.names at (5,3))                                                                                0.000     1.644
| (intra 'clb' routing)                                                                                         0.000     1.644
| (inter-block routing)                                                                                         0.399     2.043
| (intra 'io' routing)                                                                                          0.733     2.776
out:rq_a[2].outpad[0] (.output at (2,8))                                                                        0.000     2.776
data arrival time                                                                                                         2.776

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.776
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.276


#Path 12
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (inter-block routing)                                                                                         0.220     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[4].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.148     1.640
rq_b[4].out[0] (.names at (5,2))                                                                                0.000     1.640
| (intra 'clb' routing)                                                                                         0.000     1.640
| (inter-block routing)                                                                                         0.399     2.039
| (intra 'io' routing)                                                                                          0.733     2.772
out:rq_b[4].outpad[0] (.output at (2,8))                                                                        0.000     2.772
data arrival time                                                                                                         2.772

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.772
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.272


#Path 13
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (inter-block routing)                                                                                         0.220     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[6].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.136     1.627
rq_b[6].out[0] (.names at (5,2))                                                                                0.000     1.627
| (intra 'clb' routing)                                                                                         0.000     1.627
| (inter-block routing)                                                                                         0.399     2.027
| (intra 'io' routing)                                                                                          0.733     2.759
out:rq_b[6].outpad[0] (.output at (2,8))                                                                        0.000     2.759
data arrival time                                                                                                         2.759

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.759
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.259


#Path 14
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (inter-block routing)                                                                                         0.220     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[5].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.136     1.627
rq_b[5].out[0] (.names at (5,2))                                                                                0.000     1.627
| (intra 'clb' routing)                                                                                         0.000     1.627
| (inter-block routing)                                                                                         0.399     2.027
| (intra 'io' routing)                                                                                          0.733     2.759
out:rq_b[5].outpad[0] (.output at (2,8))                                                                        0.000     2.759
data arrival time                                                                                                         2.759

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.759
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.259


#Path 15
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (inter-block routing)                                                                                         0.220     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[1].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.136     1.627
rq_b[1].out[0] (.names at (5,2))                                                                                0.000     1.627
| (intra 'clb' routing)                                                                                         0.000     1.627
| (inter-block routing)                                                                                         0.399     2.027
| (intra 'io' routing)                                                                                          0.733     2.759
out:rq_b[1].outpad[0] (.output at (2,8))                                                                        0.000     2.759
data arrival time                                                                                                         2.759

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.759
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.259


#Path 16
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (inter-block routing)                                                                                         0.220     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[0].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.136     1.627
rq_b[0].out[0] (.names at (5,2))                                                                                0.000     1.627
| (intra 'clb' routing)                                                                                         0.000     1.627
| (inter-block routing)                                                                                         0.399     2.027
| (intra 'io' routing)                                                                                          0.733     2.759
out:rq_b[0].outpad[0] (.output at (2,8))                                                                        0.000     2.759
data arrival time                                                                                                         2.759

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.759
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.259


#Path 17
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12473.D[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                               0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                       0.000     1.000
| (intra 'io' routing)                                                                 0.894     1.894
| (inter-block routing)                                                                0.521     2.416
| (intra 'clb' routing)                                                                0.085     2.501
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names at (6,3))                        0.000     2.501
| (primitive '.names' combinational delay)                                             0.218     2.719
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names at (6,3))                       0.000     2.719
| (intra 'clb' routing)                                                                0.000     2.719
| (inter-block routing)                                                                0.220     2.939
| (intra 'clb' routing)                                                                0.233     3.171
$auto$memory_libmap.cc:2267:execute$12473.D[0] (dffre at (5,2))                        0.000     3.171
data arrival time                                                                                3.171

clock clock1 (rise edge)                                                               2.500     2.500
clock source latency                                                                   0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                      0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre at (5,2))                        0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.171
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.191


#Path 18
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.521     2.416
| (intra 'clb' routing)                                                                                       0.085     2.501
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[1] (.names at (6,3))                                          0.000     2.501
| (primitive '.names' combinational delay)                                                                    0.218     2.719
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names at (6,3))                                         0.000     2.719
| (intra 'clb' routing)                                                                                       0.000     2.719
| (inter-block routing)                                                                                       0.220     2.939
| (intra 'bram' routing)                                                                                      0.000     2.939
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K at (7,2))                       0.000     2.939
data arrival time                                                                                                       2.939

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.199     3.196
data required time                                                                                                      3.196
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.196
data arrival time                                                                                                      -2.939
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.257


#Path 19
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.521     2.416
| (intra 'clb' routing)                                                                                       0.085     2.501
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[1] (.names at (6,3))                                          0.000     2.501
| (primitive '.names' combinational delay)                                                                    0.218     2.719
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names at (6,3))                                         0.000     2.719
| (intra 'clb' routing)                                                                                       0.000     2.719
| (inter-block routing)                                                                                       0.220     2.939
| (intra 'bram' routing)                                                                                      0.000     2.939
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K at (7,2))                       0.000     2.939
data arrival time                                                                                                       2.939

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.159     3.236
data required time                                                                                                      3.236
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.236
data arrival time                                                                                                      -2.939
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.297


#Path 20
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.521     2.416
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.501
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.501
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.719
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.719
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.719
| (inter-block routing)                                                                                                                                                                                                                                             0.220     2.939
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.024
$auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.024
data arrival time                                                                                                                                                                                                                                                             3.024

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[2].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.339


#Path 21
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.521     2.416
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.501
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.501
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.719
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.719
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.719
| (inter-block routing)                                                                                                                                                                                                                                             0.220     2.939
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.024
$auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.024
data arrival time                                                                                                                                                                                                                                                             3.024

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.339


#Path 22
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.521     2.416
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.501
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.501
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.719
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.719
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.719
| (inter-block routing)                                                                                                                                                                                                                                             0.220     2.939
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.024
$auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.024
data arrival time                                                                                                                                                                                                                                                             3.024

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[1].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.339


#Path 23
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.521     2.416
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.501
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.501
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.719
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.719
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.719
| (inter-block routing)                                                                                                                                                                                                                                             0.220     2.939
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.024
$auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.024
data arrival time                                                                                                                                                                                                                                                             3.024

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.339


#Path 24
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.521     2.416
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.501
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.501
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.719
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.719
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.719
| (inter-block routing)                                                                                                                                                                                                                                             0.220     2.939
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.024
$auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.024
data arrival time                                                                                                                                                                                                                                                             3.024

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[0].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.339


#Path 25
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.521     2.416
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.501
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.501
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.719
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.719
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.719
| (inter-block routing)                                                                                                                                                                                                                                             0.220     2.939
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.024
$auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.024
data arrival time                                                                                                                                                                                                                                                             3.024

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[7].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.339


#Path 26
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.521     2.416
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.501
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.501
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.719
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.719
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.719
| (inter-block routing)                                                                                                                                                                                                                                             0.220     2.939
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.024
$auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.024
data arrival time                                                                                                                                                                                                                                                             3.024

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[6].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.339


#Path 27
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.521     2.416
| (intra 'clb' routing)                                                                                       0.085     2.501
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[1] (.names at (6,3))                                          0.000     2.501
| (primitive '.names' combinational delay)                                                                    0.218     2.719
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names at (6,3))                                         0.000     2.719
| (intra 'clb' routing)                                                                                       0.000     2.719
| (inter-block routing)                                                                                       0.220     2.939
| (intra 'bram' routing)                                                                                      0.000     2.939
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K at (7,2))                        0.000     2.939
data arrival time                                                                                                       2.939

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.112     3.283
data required time                                                                                                      3.283
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.283
data arrival time                                                                                                      -2.939
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.344


#Path 28
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.521     2.416
| (intra 'clb' routing)                                                                                       0.085     2.501
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names at (6,3))                                               0.000     2.501
| (primitive '.names' combinational delay)                                                                    0.218     2.719
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names at (6,3))                                              0.000     2.719
| (intra 'clb' routing)                                                                                       0.000     2.719
| (inter-block routing)                                                                                       0.220     2.939
| (intra 'bram' routing)                                                                                      0.000     2.939
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K at (7,2))                       0.000     2.939
data arrival time                                                                                                       2.939

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.085     3.309
data required time                                                                                                      3.309
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.309
data arrival time                                                                                                      -2.939
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.370


#Path 29
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.521     2.416
| (intra 'clb' routing)                                                                                       0.085     2.501
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names at (6,3))                                               0.000     2.501
| (primitive '.names' combinational delay)                                                                    0.218     2.719
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names at (6,3))                                              0.000     2.719
| (intra 'clb' routing)                                                                                       0.000     2.719
| (inter-block routing)                                                                                       0.220     2.939
| (intra 'bram' routing)                                                                                      0.000     2.939
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K at (7,2))                       0.000     2.939
data arrival time                                                                                                       2.939

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.081     3.313
data required time                                                                                                      3.313
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.313
data arrival time                                                                                                      -2.939
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.374


#Path 30
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                               0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                       0.000     1.000
| (intra 'io' routing)                                                                 0.894     1.894
| (inter-block routing)                                                                0.342     2.236
| (intra 'clb' routing)                                                                0.085     2.321
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names at (6,3))                        0.000     2.321
| (primitive '.names' combinational delay)                                             0.148     2.469
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names at (6,3))                       0.000     2.469
| (intra 'clb' routing)                                                                0.000     2.469
| (inter-block routing)                                                                0.281     2.749
| (intra 'clb' routing)                                                                0.221     2.970
$auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre at (5,3))                        0.000     2.970
data arrival time                                                                                2.970

clock clock0 (rise edge)                                                               2.500     2.500
clock source latency                                                                   0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                      0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre at (5,3))                        0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.970
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.393


#Path 31
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.521     2.416
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.501
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.501
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.719
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.719
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.719
| (inter-block routing)                                                                                                                                                                                                                                             0.162     2.881
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.966
$auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre at (6,3))                                                                                                                                                                                                  0.000     2.966
data arrival time                                                                                                                                                                                                                                                             2.966

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[3].C[0] (dffre at (6,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -2.966
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.397


#Path 32
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'clb' routing)                                                                                       0.085     2.321
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[1] (.names at (6,3))                                          0.000     2.321
| (primitive '.names' combinational delay)                                                                    0.148     2.469
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names at (6,3))                                         0.000     2.469
| (intra 'clb' routing)                                                                                       0.000     2.469
| (inter-block routing)                                                                                       0.220     2.688
| (intra 'bram' routing)                                                                                      0.000     2.688
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K at (7,2))                       0.000     2.688
data arrival time                                                                                                       2.688

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.231     3.164
data required time                                                                                                      3.164
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.164
data arrival time                                                                                                      -2.688
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.475


#Path 33
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'clb' routing)                                                                                       0.085     2.321
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[1] (.names at (6,3))                                          0.000     2.321
| (primitive '.names' combinational delay)                                                                    0.148     2.469
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names at (6,3))                                         0.000     2.469
| (intra 'clb' routing)                                                                                       0.000     2.469
| (inter-block routing)                                                                                       0.220     2.688
| (intra 'bram' routing)                                                                                      0.000     2.688
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K at (7,2))                       0.000     2.688
data arrival time                                                                                                       2.688

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.228     3.167
data required time                                                                                                      3.167
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.167
data arrival time                                                                                                      -2.688
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.478


#Path 34
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[4].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.321
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.518
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.518
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.518
| (inter-block routing)                                                                                                                                                                                                                                             0.281     2.798
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.884
$auto$memory_libmap.cc:2266:execute$12479[4].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     2.884
data arrival time                                                                                                                                                                                                                                                             2.884

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[4].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -2.884
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.479


#Path 35
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[1].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.321
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.518
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.518
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.518
| (inter-block routing)                                                                                                                                                                                                                                             0.281     2.798
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.884
$auto$memory_libmap.cc:2266:execute$12479[1].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     2.884
data arrival time                                                                                                                                                                                                                                                             2.884

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[1].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -2.884
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.479


#Path 36
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[5].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.321
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.518
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.518
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.518
| (inter-block routing)                                                                                                                                                                                                                                             0.281     2.798
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.884
$auto$memory_libmap.cc:2266:execute$12479[5].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     2.884
data arrival time                                                                                                                                                                                                                                                             2.884

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[5].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -2.884
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.479


#Path 37
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[3].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.321
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.518
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.518
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.518
| (inter-block routing)                                                                                                                                                                                                                                             0.281     2.798
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.884
$auto$memory_libmap.cc:2266:execute$12479[3].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     2.884
data arrival time                                                                                                                                                                                                                                                             2.884

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[3].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -2.884
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.479


#Path 38
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[2].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.321
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.518
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.518
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.518
| (inter-block routing)                                                                                                                                                                                                                                             0.281     2.798
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.884
$auto$memory_libmap.cc:2266:execute$12479[2].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     2.884
data arrival time                                                                                                                                                                                                                                                             2.884

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[2].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -2.884
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.479


#Path 39
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.321
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.518
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.518
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.518
| (inter-block routing)                                                                                                                                                                                                                                             0.281     2.798
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.884
$auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     2.884
data arrival time                                                                                                                                                                                                                                                             2.884

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -2.884
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.479


#Path 40
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.321
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.518
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.518
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.518
| (inter-block routing)                                                                                                                                                                                                                                             0.281     2.798
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.884
$auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     2.884
data arrival time                                                                                                                                                                                                                                                             2.884

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[7].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -2.884
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.479


#Path 41
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre at (5,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                             0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.321
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.518
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.518
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.518
| (inter-block routing)                                                                                                                                                                                                                                             0.220     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.823
$auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre at (5,4))                                                                                                                                                                                                  0.000     2.823
data arrival time                                                                                                                                                                                                                                                             2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[0].C[0] (dffre at (5,4))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -2.823
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.540


#Path 42
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'clb' routing)                                                                                       0.085     2.321
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names at (6,3))                                               0.000     2.321
| (primitive '.names' combinational delay)                                                                    0.148     2.469
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names at (6,3))                                              0.000     2.469
| (intra 'clb' routing)                                                                                       0.000     2.469
| (inter-block routing)                                                                                       0.220     2.688
| (intra 'bram' routing)                                                                                      0.000     2.688
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K at (7,2))                       0.000     2.688
data arrival time                                                                                                       2.688

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.140     3.254
data required time                                                                                                      3.254
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.254
data arrival time                                                                                                      -2.688
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.566


#Path 43
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'clb' routing)                                                                                       0.085     2.321
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names at (6,3))                                               0.000     2.321
| (primitive '.names' combinational delay)                                                                    0.148     2.469
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names at (6,3))                                              0.000     2.469
| (intra 'clb' routing)                                                                                       0.000     2.469
| (inter-block routing)                                                                                       0.220     2.688
| (intra 'bram' routing)                                                                                      0.000     2.688
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K at (7,2))                       0.000     2.688
data arrival time                                                                                                       2.688

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.121     3.273
data required time                                                                                                      3.273
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.273
data arrival time                                                                                                      -2.688
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.585


#Path 44
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'clb' routing)                                                                                       0.085     2.321
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[1] (.names at (6,3))                                          0.000     2.321
| (primitive '.names' combinational delay)                                                                    0.148     2.469
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names at (6,3))                                         0.000     2.469
| (intra 'clb' routing)                                                                                       0.000     2.469
| (inter-block routing)                                                                                       0.220     2.688
| (intra 'bram' routing)                                                                                      0.000     2.688
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K at (7,2))                        0.000     2.688
data arrival time                                                                                                       2.688

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.111     3.283
data required time                                                                                                      3.283
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.283
data arrival time                                                                                                      -2.688
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.595


#Path 45
Startpoint: wd_a[1].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[1].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 46
Startpoint: wd_a[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[2].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 47
Startpoint: wd_a[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[3].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 48
Startpoint: wd_a[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[4].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 49
Startpoint: wd_a[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[5].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 50
Startpoint: wd_a[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[6].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 51
Startpoint: wd_a[7].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[7].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 52
Startpoint: wd_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[0].inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 53
Startpoint: addr_b[8].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[8].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.770


#Path 54
Startpoint: addr_b[1].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[1].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.770


#Path 55
Startpoint: addr_b[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[2].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.770


#Path 56
Startpoint: addr_b[0].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[0].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.770


#Path 57
Startpoint: addr_b[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[3].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.770


#Path 58
Startpoint: addr_b[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[4].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.770


#Path 59
Startpoint: addr_b[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[5].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.770


#Path 60
Startpoint: addr_b[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[6].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.770


#Path 61
Startpoint: addr_b[7].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[7].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.770


#Path 62
Startpoint: addr_b[9].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[9].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.770


#Path 63
Startpoint: addr_b[10].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[10].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.770


#Path 64
Startpoint: addr_b[11].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[11].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.770


#Path 65
Startpoint: addr_a[10].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[10].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.134     3.261
data required time                                                                                                        3.261
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.261
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.848


#Path 66
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[11] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[11] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.134     3.261
data required time                                                                                                        3.261
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.261
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.848


#Path 67
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.134     3.261
data required time                                                                                                        3.261
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.261
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.848


#Path 68
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.848


#Path 69
Startpoint: addr_a[5].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[5].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.848


#Path 70
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.848


#Path 71
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.848


#Path 72
Startpoint: addr_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[2].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.848


#Path 73
Startpoint: addr_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[1].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.848


#Path 74
Startpoint: addr_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[0].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.848


#Path 75
Startpoint: addr_a[9].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[9].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.134     3.261
data required time                                                                                                        3.261
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.261
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.848


#Path 76
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.130     3.264
data required time                                                                                                        3.264
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.264
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.851


#Path 77
Startpoint: addr_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[0].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.851


#Path 78
Startpoint: addr_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[1].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.851


#Path 79
Startpoint: addr_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[2].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.851


#Path 80
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.851


#Path 81
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.851


#Path 82
Startpoint: addr_a[5].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[5].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.851


#Path 83
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.851


#Path 84
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[11] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[11] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.130     3.264
data required time                                                                                                        3.264
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.264
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.851


#Path 85
Startpoint: addr_a[9].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[9].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.130     3.264
data required time                                                                                                        3.264
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.264
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.851


#Path 86
Startpoint: addr_a[10].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[13] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[10].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[13] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.130     3.264
data required time                                                                                                        3.264
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.264
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.851


#Path 87
Startpoint: addr_a[11].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[11].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.130     3.264
data required time                                                                                                        3.264
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.264
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.851


#Path 88
Startpoint: addr_b[9].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[9].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.125     3.269
data required time                                                                                                        3.269
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.269
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.856


#Path 89
Startpoint: addr_b[0].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[0].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.856


#Path 90
Startpoint: addr_b[1].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[1].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.856


#Path 91
Startpoint: addr_b[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[2].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.856


#Path 92
Startpoint: addr_b[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[3].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.856


#Path 93
Startpoint: addr_b[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[4].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.856


#Path 94
Startpoint: addr_b[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[8] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[5].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[8] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.856


#Path 95
Startpoint: addr_b[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[6].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.518     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.856


#Path 96
Startpoint: addr_b[7].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[7].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.125     3.269
data required time                                                                                                        3.269
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.269
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.856


#Path 97
Startpoint: addr_b[8].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[8].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.125     3.269
data required time                                                                                                        3.269
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.269
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.856


#Path 98
Startpoint: addr_b[10].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[10].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.125     3.269
data required time                                                                                                        3.269
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.269
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.856


#Path 99
Startpoint: wd_b[1].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[1].inpad[0] (.input at (8,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.099     3.296
data required time                                                                                                        3.296
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.296
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.883


#Path 100
Startpoint: wd_b[0].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[0].inpad[0] (.input at (8,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (inter-block routing)                                                                                         0.518     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.099     3.296
data required time                                                                                                        3.296
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.296
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.883


#End of timing report
