Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Tue Mar 31 17:49:52 2015
| Host         : arrow-platform running 64-bit Ubuntu 13.10
| Command      : report_clock_utilization -file test_pmod_audio_clock_utilization_placed.rpt
| Design       : test_pmod_audio
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y2
9. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    1 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                             |                                                                                       |   Num Loads  |       |               |           |
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                                                   | Net Name                                                                              | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | test_pmod_audio_design_i/clk_wiz_0/U0/clkf_buf              | test_pmod_audio_design_i/clk_wiz_0/U0/clkfbout_buf_test_pmod_audio_design_clk_wiz_0_0 |    1 |     1 |    no |         1.712 |     0.086 |
|     2 | test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf           | test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1                                        |   25 |     9 |    no |         1.856 |     0.236 |
|     3 | test_pmod_audio_design_i/pMOD_Audio_in_0/DATA_s_reg[11]_i_2 | test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div                                      |   31 |     7 |    no |         1.857 |     0.231 |
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                      |                                                                                   |   Num Loads  |       |               |           |
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | PLL Cell                                             | Net Name                                                                          | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst | test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0 |    1 |     1 |    no |         1.713 |     0.086 |
|     2 | test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst | test_pmod_audio_design_i/clk_wiz_0/U0/clkfbout_test_pmod_audio_design_clk_wiz_0_0 |    1 |     1 |    no |         1.713 |     0.086 |
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   54 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    2 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y2
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                  Clock Net Name                  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  23 |     0 |        0 | test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1   |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  31 |     0 |        0 | test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------+


9. Net wise resources used in clock region X1Y2
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                     Clock Net Name                                    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | test_pmod_audio_design_i/clk_wiz_0/U0/clkfbout_buf_test_pmod_audio_design_clk_wiz_0_0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1                                        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells test_pmod_audio_design_i/clk_wiz_0/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells test_pmod_audio_design_i/pMOD_Audio_in_0/DATA_s_reg[11]_i_2]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X1Y2 [get_cells test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk_i]

# Clock net "test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1" driven by instance "test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div" driven by instance "test_pmod_audio_design_i/pMOD_Audio_in_0/DATA_s_reg[11]_i_2" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div
add_cells_to_pblock [get_pblocks  CLKAG_test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div"}]]]
resize_pblock [get_pblocks CLKAG_test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
