set_property SRC_FILE_INFO {cfile:D:/FPGA_Projects/SAP_1/SAP_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-25-Master.xdc rfile:../../../SAP_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-25-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN F14   IOSTANDARD LVCMOS33 } [get_ports { CLK }]; #IO_L13P_T2_MRCC_15 Sch=uclk
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN G15   IOSTANDARD LVCMOS33 } [get_ports { RST_btn }]; #IO_L18N_T2_A23_15 Sch=btn[0]
