## ğŸ CPU Simulation

![CPU Simulation](cpu_simulation.gif.gif)

---

## ğŸ§  15-bit CPU Design

Custom CPU design project for **CSE332: Computer Architecture & Organization**  
Under the guidance of **TNF Ma'am**  
Designed using a **customized 15-bit Instruction Set Architecture (ISA)**

---

## ğŸ“Œ Overview

This project is a simplified 15-bit CPU built from scratch, focusing on core architecture and instruction execution.  
It simulates essential CPU operations including:

- Arithmetic & logic
- Data transfer
- Control flow

All powered by a **custom hardwired control unit**.

---

## ğŸ§± Features

- ğŸ”¢ 15-bit Instruction Format  
- ğŸ§® Custom RISC-style ISA  
- ğŸ—ƒ 8 General-Purpose Registers (R0â€“R7)  
- ğŸ”„ Single-cycle CPU (fetch â†’ decode â†’ execute)  
- ğŸ“¤ Hardwired Control Unit  
- ğŸ§  ALU with arithmetic and logic ops  
- ğŸ’¾ Separate instruction and data memory  

---

## âš™ï¸ Architecture

