<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jul 26 12:07:30 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1715</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>837</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>33</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>CLOCK_IN_ibuf/I </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.252</td>
<td>444.000
<td>0.000</td>
<td>1.126</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.252</td>
<td>444.000
<td>0.000</td>
<td>1.126</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.523</td>
<td>44.400
<td>0.000</td>
<td>11.261</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>6.757</td>
<td>148.000
<td>0.000</td>
<td>3.378</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>44.400(MHz)</td>
<td>65.918(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>148.000(MHz)</td>
<td style="color: #FF0000;">135.858(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLOCK_IN!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>-7.753</td>
<td>33</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.604</td>
<td>line_draw/voltage_y1_2_s0/Q</td>
<td>line_draw/line_draw_state_3_s2/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.317</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.601</td>
<td>line_draw/voltage_y1_2_s0/Q</td>
<td>line_draw/line_draw_state_1_s2/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.314</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.584</td>
<td>line_draw/voltage_y1_2_s0/Q</td>
<td>line_draw/line_draw_state_2_s2/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.941</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.558</td>
<td>line_draw/voltage_y1_2_s0/Q</td>
<td>line_draw/line_draw_state_2_s2/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.271</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.470</td>
<td>line_draw/voltage_y1_2_s0/Q</td>
<td>line_draw/line_draw_state_next_13_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.827</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.417</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_14_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.774</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.392</td>
<td>line_draw/voltage_y1_2_s0/Q</td>
<td>line_draw/line_draw_state_next_14_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.749</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.366</td>
<td>display/rst_frame_buffer_count_10_s1/Q</td>
<td>display/rst_state_0_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.723</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.335</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_13_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.692</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.308</td>
<td>display/rst_frame_buffer_count_10_s1/Q</td>
<td>display/rst_bram_complete_s1/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.022</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.308</td>
<td>display/rst_frame_buffer_count_10_s1/Q</td>
<td>display/rst_data_wren_s1/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.022</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.233</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_10_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.590</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.187</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_9_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.544</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.187</td>
<td>adc/refresh_state_count_19_s0/Q</td>
<td>adc/disp_state_0_s1/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.900</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.179</td>
<td>adc/refresh_state_count_19_s0/Q</td>
<td>adc/refresh_state_count_24_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.892</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.179</td>
<td>adc/refresh_state_count_19_s0/Q</td>
<td>adc/refresh_state_count_25_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.892</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.179</td>
<td>adc/refresh_state_count_19_s0/Q</td>
<td>adc/refresh_state_count_26_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.892</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.179</td>
<td>adc/refresh_state_count_19_s0/Q</td>
<td>adc/refresh_state_count_27_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.892</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.179</td>
<td>adc/refresh_state_count_19_s0/Q</td>
<td>adc/refresh_state_count_28_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.892</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.179</td>
<td>adc/refresh_state_count_19_s0/Q</td>
<td>adc/refresh_state_count_29_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.892</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.176</td>
<td>line_draw/time_x0_3_s2/Q</td>
<td>line_draw/adc_data_addr_6_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.533</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.170</td>
<td>adc/refresh_state_count_19_s0/Q</td>
<td>adc/refresh_state_count_30_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.883</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.170</td>
<td>adc/refresh_state_count_19_s0/Q</td>
<td>adc/refresh_state_count_31_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.883</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.145</td>
<td>line_draw/voltage_y1_2_s0/Q</td>
<td>line_draw/line_draw_state_1_s2/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.502</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.095</td>
<td>line_draw/voltage_y1_2_s0/Q</td>
<td>line_draw/line_draw_state_3_s2/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.452</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.318</td>
<td>adc/adc_bram_wr_clk_en_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CEA</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>adc/adc_bram_din_6_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/DI[6]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.523</td>
<td>adc/adc_bram_wr_addr_7_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/ADA[10]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>4</td>
<td>0.523</td>
<td>adc/adc_bram_wr_addr_5_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/ADA[8]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>5</td>
<td>0.556</td>
<td>display/rst_state_1_s1/Q</td>
<td>display/rst_state_1_s1/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.558</td>
<td>line_draw/line_draw_state_9_s2/Q</td>
<td>line_draw/addr_y_value_mult_2_4_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>line_draw/addr_y_value_mult_sum_0_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_0_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>line_draw/addr_y_value_mult_sum_2_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_2_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>adc/refresh_state_count_0_s1/Q</td>
<td>adc/refresh_state_count_0_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>adc/waiting_state_count_0_s0/Q</td>
<td>adc/waiting_state_count_0_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>adc/adc_mem_addr_count_5_s0/Q</td>
<td>adc/adc_mem_addr_count_5_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>adc/adc_mem_addr_count_6_s0/Q</td>
<td>adc/adc_mem_addr_count_6_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>adc/adc_mem_addr_count_7_s0/Q</td>
<td>adc/adc_mem_addr_count_7_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>display/rst_frame_buffer_count_2_s1/Q</td>
<td>display/rst_frame_buffer_count_2_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>display/rst_frame_buffer_count_3_s1/Q</td>
<td>display/rst_frame_buffer_count_3_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>display/rst_frame_buffer_count_12_s1/Q</td>
<td>display/rst_frame_buffer_count_12_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_11_s1/Q</td>
<td>display/rst_frame_buffer_count_11_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_14_s1/Q</td>
<td>display/rst_frame_buffer_count_14_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>display/x_Count_0_s0/Q</td>
<td>display/x_Count_0_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>adc/adc_mem_addr_count_0_s0/Q</td>
<td>adc/adc_mem_addr_count_0_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>display/y_Count_5_s3/Q</td>
<td>display/y_Count_5_s3/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>display/y_Count_4_s1/Q</td>
<td>display/y_Count_4_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.712</td>
<td>adc/adc_state_2_s1/Q</td>
<td>adc/adc_state_2_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>24</td>
<td>0.712</td>
<td>display/y_Count_7_s1/Q</td>
<td>display/y_Count_7_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>25</td>
<td>0.714</td>
<td>adc/adc_state_0_s1/Q</td>
<td>adc/adc_state_0_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/adc_bram_din_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/refresh_state_count_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>line_draw/addr_y_value_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>line_draw/addr_y_value_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/refresh_state_count_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>line_draw/voltage_y1_2_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_2_s0/Q</td>
</tr>
<tr>
<td>3.916</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td>line_draw/n120_s0/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n120_s0/COUT</td>
</tr>
<tr>
<td>4.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>line_draw/n121_s0/CIN</td>
</tr>
<tr>
<td>5.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n121_s0/COUT</td>
</tr>
<tr>
<td>5.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>line_draw/n122_s0/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n122_s0/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][B]</td>
<td>line_draw/n123_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n123_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td>line_draw/n124_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n124_s0/COUT</td>
</tr>
<tr>
<td>7.227</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>line_draw/line_draw_state_3_s5/I2</td>
</tr>
<tr>
<td>7.852</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/line_draw_state_3_s5/F</td>
</tr>
<tr>
<td>8.971</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>line_draw/line_draw_state_3_s2/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>line_draw/line_draw_state_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.898, 25.939%; route: 4.961, 67.798%; tC2Q: 0.458, 6.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>line_draw/voltage_y1_2_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_2_s0/Q</td>
</tr>
<tr>
<td>3.916</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td>line_draw/n120_s0/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n120_s0/COUT</td>
</tr>
<tr>
<td>4.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>line_draw/n121_s0/CIN</td>
</tr>
<tr>
<td>5.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n121_s0/COUT</td>
</tr>
<tr>
<td>5.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>line_draw/n122_s0/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n122_s0/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][B]</td>
<td>line_draw/n123_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n123_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td>line_draw/n124_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n124_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>line_draw/line_draw_state_1_s6/I1</td>
</tr>
<tr>
<td>8.264</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">line_draw/line_draw_state_1_s6/F</td>
</tr>
<tr>
<td>8.968</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[1][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[1][A]</td>
<td>line_draw/line_draw_state_1_s2/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C8[1][A]</td>
<td>line_draw/line_draw_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.299, 31.432%; route: 4.557, 62.302%; tC2Q: 0.458, 6.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>line_draw/voltage_y1_2_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_2_s0/Q</td>
</tr>
<tr>
<td>3.916</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td>line_draw/n120_s0/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n120_s0/COUT</td>
</tr>
<tr>
<td>4.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>line_draw/n121_s0/CIN</td>
</tr>
<tr>
<td>5.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n121_s0/COUT</td>
</tr>
<tr>
<td>5.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>line_draw/n122_s0/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n122_s0/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][B]</td>
<td>line_draw/n123_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n123_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td>line_draw/n124_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n124_s0/COUT</td>
</tr>
<tr>
<td>7.563</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>line_draw/n262_s12/I1</td>
</tr>
<tr>
<td>8.595</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n262_s12/F</td>
</tr>
<tr>
<td>8.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>line_draw/line_draw_state_2_s2/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>line_draw/line_draw_state_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.305, 33.209%; route: 4.178, 60.187%; tC2Q: 0.458, 6.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>line_draw/voltage_y1_2_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_2_s0/Q</td>
</tr>
<tr>
<td>3.916</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td>line_draw/n120_s0/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n120_s0/COUT</td>
</tr>
<tr>
<td>4.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>line_draw/n121_s0/CIN</td>
</tr>
<tr>
<td>5.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n121_s0/COUT</td>
</tr>
<tr>
<td>5.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>line_draw/n122_s0/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n122_s0/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][B]</td>
<td>line_draw/n123_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n123_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td>line_draw/n124_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n124_s0/COUT</td>
</tr>
<tr>
<td>7.563</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>line_draw/line_draw_state_2_s6/I1</td>
</tr>
<tr>
<td>8.589</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">line_draw/line_draw_state_2_s6/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>line_draw/line_draw_state_2_s2/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>line_draw/line_draw_state_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.299, 31.618%; route: 4.514, 62.078%; tC2Q: 0.458, 6.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_next_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>line_draw/voltage_y1_2_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_2_s0/Q</td>
</tr>
<tr>
<td>4.065</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td>line_draw/n63_s16/I1</td>
</tr>
<tr>
<td>4.615</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n63_s16/COUT</td>
</tr>
<tr>
<td>4.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[2][A]</td>
<td>line_draw/n63_s17/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n63_s17/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td>line_draw/n63_s18/CIN</td>
</tr>
<tr>
<td>4.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n63_s18/COUT</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td>line_draw/n63_s19/CIN</td>
</tr>
<tr>
<td>4.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n63_s19/COUT</td>
</tr>
<tr>
<td>6.818</td>
<td>2.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>line_draw/n417_s9/I2</td>
</tr>
<tr>
<td>7.444</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n417_s9/F</td>
</tr>
<tr>
<td>7.449</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>line_draw/n417_s10/I0</td>
</tr>
<tr>
<td>8.481</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n417_s10/F</td>
</tr>
<tr>
<td>8.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_next_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>line_draw/line_draw_state_next_13_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>line_draw/line_draw_state_next_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.379, 34.846%; route: 3.990, 58.440%; tC2Q: 0.458, 6.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_8_s1/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n93_s/I0</td>
</tr>
<tr>
<td>4.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n93_s/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n92_s/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n92_s/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n91_s/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n91_s/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>line_draw/n90_s/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n90_s/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td>line_draw/n89_s/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n89_s/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[2][A]</td>
<td>line_draw/n88_s/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n88_s/COUT</td>
</tr>
<tr>
<td>6.764</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>line_draw/n577_s15/I2</td>
</tr>
<tr>
<td>7.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n577_s15/F</td>
</tr>
<tr>
<td>7.396</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>line_draw/n577_s14/I0</td>
</tr>
<tr>
<td>8.428</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n577_s14/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_14_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.988, 44.111%; route: 3.327, 49.122%; tC2Q: 0.458, 6.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_next_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>line_draw/voltage_y1_2_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_2_s0/Q</td>
</tr>
<tr>
<td>4.065</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td>line_draw/n63_s16/I1</td>
</tr>
<tr>
<td>4.615</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n63_s16/COUT</td>
</tr>
<tr>
<td>4.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[2][A]</td>
<td>line_draw/n63_s17/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n63_s17/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td>line_draw/n63_s18/CIN</td>
</tr>
<tr>
<td>4.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n63_s18/COUT</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td>line_draw/n63_s19/CIN</td>
</tr>
<tr>
<td>4.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n63_s19/COUT</td>
</tr>
<tr>
<td>6.333</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>line_draw/n414_s9/I2</td>
</tr>
<tr>
<td>7.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n414_s9/F</td>
</tr>
<tr>
<td>7.370</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>line_draw/n414_s10/I0</td>
</tr>
<tr>
<td>8.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n414_s10/F</td>
</tr>
<tr>
<td>8.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_next_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>line_draw/line_draw_state_next_14_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>line_draw/line_draw_state_next_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.785, 41.268%; route: 3.505, 51.940%; tC2Q: 0.458, 6.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>display/rst_frame_buffer_count_10_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_10_s1/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>display/n358_s6/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">display/n358_s6/F</td>
</tr>
<tr>
<td>4.456</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I3</td>
</tr>
<tr>
<td>5.082</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>5.909</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][B]</td>
<td>display/n356_s13/I2</td>
</tr>
<tr>
<td>6.535</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C14[3][B]</td>
<td style=" background: #97FFFF;">display/n356_s13/F</td>
</tr>
<tr>
<td>7.345</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>display/n356_s6/I0</td>
</tr>
<tr>
<td>8.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">display/n356_s6/F</td>
</tr>
<tr>
<td>8.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>display/rst_state_0_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>display/rst_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.383, 50.322%; route: 2.881, 42.860%; tC2Q: 0.458, 6.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_8_s1/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n93_s/I0</td>
</tr>
<tr>
<td>4.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n93_s/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n92_s/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n92_s/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n91_s/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n91_s/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>line_draw/n90_s/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n90_s/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td>line_draw/n89_s/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n89_s/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[2][A]</td>
<td>line_draw/n88_s/CIN</td>
</tr>
<tr>
<td>5.383</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n88_s/SUM</td>
</tr>
<tr>
<td>5.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>line_draw/n579_s11/I3</td>
</tr>
<tr>
<td>6.828</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">line_draw/n579_s11/F</td>
</tr>
<tr>
<td>7.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>line_draw/n579_s9/I3</td>
</tr>
<tr>
<td>8.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n579_s9/F</td>
</tr>
<tr>
<td>8.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_13_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.926, 58.665%; route: 2.308, 34.486%; tC2Q: 0.458, 6.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_bram_complete_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>display/rst_frame_buffer_count_10_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_10_s1/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>display/n358_s6/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">display/n358_s6/F</td>
</tr>
<tr>
<td>4.456</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I3</td>
</tr>
<tr>
<td>5.082</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>5.909</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][B]</td>
<td>display/n356_s13/I2</td>
</tr>
<tr>
<td>6.535</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C14[3][B]</td>
<td style=" background: #97FFFF;">display/n356_s13/F</td>
</tr>
<tr>
<td>7.345</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>display/n373_s4/I1</td>
</tr>
<tr>
<td>7.970</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">display/n373_s4/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">display/rst_bram_complete_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>display/rst_bram_complete_s1/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>display/rst_bram_complete_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.976, 42.384%; route: 3.587, 51.089%; tC2Q: 0.458, 6.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_wren_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>display/rst_frame_buffer_count_10_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_10_s1/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>display/n358_s6/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">display/n358_s6/F</td>
</tr>
<tr>
<td>4.456</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I3</td>
</tr>
<tr>
<td>5.082</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>5.909</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][B]</td>
<td>display/n356_s13/I2</td>
</tr>
<tr>
<td>6.535</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C14[3][B]</td>
<td style=" background: #97FFFF;">display/n356_s13/F</td>
</tr>
<tr>
<td>7.345</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>display/n373_s4/I1</td>
</tr>
<tr>
<td>7.970</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">display/n373_s4/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">display/rst_data_wren_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>display/rst_data_wren_s1/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>display/rst_data_wren_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.976, 42.384%; route: 3.587, 51.089%; tC2Q: 0.458, 6.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_8_s1/Q</td>
</tr>
<tr>
<td>3.262</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C12[1][B]</td>
<td>line_draw/n77_s/I0</td>
</tr>
<tr>
<td>4.307</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n77_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C12[2][A]</td>
<td>line_draw/n76_s/CIN</td>
</tr>
<tr>
<td>4.364</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n76_s/COUT</td>
</tr>
<tr>
<td>4.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C12[2][B]</td>
<td>line_draw/n75_s/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n75_s/SUM</td>
</tr>
<tr>
<td>5.732</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>line_draw/n585_s10/I1</td>
</tr>
<tr>
<td>6.793</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n585_s10/F</td>
</tr>
<tr>
<td>7.212</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>line_draw/n585_s9/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n585_s9/F</td>
</tr>
<tr>
<td>8.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_10_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.758, 57.029%; route: 2.373, 36.016%; tC2Q: 0.458, 6.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_8_s1/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n93_s/I0</td>
</tr>
<tr>
<td>4.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n93_s/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n92_s/CIN</td>
</tr>
<tr>
<td>5.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n92_s/SUM</td>
</tr>
<tr>
<td>5.995</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>line_draw/n587_s11/I3</td>
</tr>
<tr>
<td>7.094</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n587_s11/F</td>
</tr>
<tr>
<td>7.099</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>line_draw/n587_s9/I3</td>
</tr>
<tr>
<td>8.198</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n587_s9/F</td>
</tr>
<tr>
<td>8.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_9_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.806, 58.158%; route: 2.280, 34.838%; tC2Q: 0.458, 7.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/disp_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>adc/refresh_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_19_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>adc/n294_s5/I3</td>
</tr>
<tr>
<td>3.558</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s5/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n294_s2/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s2/F</td>
</tr>
<tr>
<td>6.371</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>adc/disp_state_1_s3/I0</td>
</tr>
<tr>
<td>7.432</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">adc/disp_state_1_s3/F</td>
</tr>
<tr>
<td>8.554</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">adc/disp_state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>adc/disp_state_0_s1/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>adc/disp_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 46.171%; route: 3.256, 47.187%; tC2Q: 0.458, 6.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>adc/refresh_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_19_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>adc/n294_s5/I3</td>
</tr>
<tr>
<td>3.558</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s5/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n294_s2/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s2/F</td>
</tr>
<tr>
<td>6.375</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>adc/n294_s12/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s12/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>adc/refresh_state_count_24_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>adc/refresh_state_count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.151, 45.716%; route: 3.283, 47.634%; tC2Q: 0.458, 6.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>adc/refresh_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_19_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>adc/n294_s5/I3</td>
</tr>
<tr>
<td>3.558</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s5/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n294_s2/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s2/F</td>
</tr>
<tr>
<td>6.375</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>adc/n294_s12/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s12/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>adc/refresh_state_count_25_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>adc/refresh_state_count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.151, 45.716%; route: 3.283, 47.634%; tC2Q: 0.458, 6.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>adc/refresh_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_19_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>adc/n294_s5/I3</td>
</tr>
<tr>
<td>3.558</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s5/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n294_s2/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s2/F</td>
</tr>
<tr>
<td>6.375</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>adc/n294_s12/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s12/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>adc/refresh_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>adc/refresh_state_count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.151, 45.716%; route: 3.283, 47.634%; tC2Q: 0.458, 6.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>adc/refresh_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_19_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>adc/n294_s5/I3</td>
</tr>
<tr>
<td>3.558</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s5/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n294_s2/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s2/F</td>
</tr>
<tr>
<td>6.375</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>adc/n294_s12/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s12/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>adc/refresh_state_count_27_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>adc/refresh_state_count_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.151, 45.716%; route: 3.283, 47.634%; tC2Q: 0.458, 6.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>adc/refresh_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_19_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>adc/n294_s5/I3</td>
</tr>
<tr>
<td>3.558</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s5/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n294_s2/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s2/F</td>
</tr>
<tr>
<td>6.375</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>adc/n294_s12/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s12/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>adc/refresh_state_count_28_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>adc/refresh_state_count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.151, 45.716%; route: 3.283, 47.634%; tC2Q: 0.458, 6.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>adc/refresh_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_19_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>adc/n294_s5/I3</td>
</tr>
<tr>
<td>3.558</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s5/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n294_s2/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s2/F</td>
</tr>
<tr>
<td>6.375</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>adc/n294_s12/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s12/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>adc/refresh_state_count_29_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>adc/refresh_state_count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.151, 45.716%; route: 3.283, 47.634%; tC2Q: 0.458, 6.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/time_x0_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/adc_data_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>line_draw/time_x0_3_s2/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">line_draw/time_x0_3_s2/Q</td>
</tr>
<tr>
<td>3.404</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>line_draw/n49_s4/I1</td>
</tr>
<tr>
<td>4.430</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">line_draw/n49_s4/F</td>
</tr>
<tr>
<td>4.857</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>line_draw/n47_s3/I2</td>
</tr>
<tr>
<td>5.679</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n47_s3/F</td>
</tr>
<tr>
<td>7.155</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>line_draw/n270_s6/I3</td>
</tr>
<tr>
<td>8.187</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n270_s6/F</td>
</tr>
<tr>
<td>8.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" font-weight:bold;">line_draw/adc_data_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>line_draw/adc_data_addr_6_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>line_draw/adc_data_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 44.087%; route: 3.194, 48.897%; tC2Q: 0.458, 7.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>adc/refresh_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_19_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>adc/n294_s5/I3</td>
</tr>
<tr>
<td>3.558</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s5/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n294_s2/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s2/F</td>
</tr>
<tr>
<td>6.375</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>adc/n294_s12/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s12/F</td>
</tr>
<tr>
<td>8.537</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>adc/refresh_state_count_30_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>adc/refresh_state_count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.151, 45.777%; route: 3.274, 47.564%; tC2Q: 0.458, 6.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>adc/refresh_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_19_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>adc/n294_s5/I3</td>
</tr>
<tr>
<td>3.558</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s5/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n294_s2/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s2/F</td>
</tr>
<tr>
<td>6.375</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>adc/n294_s12/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n294_s12/F</td>
</tr>
<tr>
<td>8.537</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>adc/refresh_state_count_31_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>adc/refresh_state_count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.151, 45.777%; route: 3.274, 47.564%; tC2Q: 0.458, 6.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>line_draw/voltage_y1_2_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_2_s0/Q</td>
</tr>
<tr>
<td>3.916</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td>line_draw/n120_s0/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n120_s0/COUT</td>
</tr>
<tr>
<td>4.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>line_draw/n121_s0/CIN</td>
</tr>
<tr>
<td>5.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n121_s0/COUT</td>
</tr>
<tr>
<td>5.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>line_draw/n122_s0/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n122_s0/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][B]</td>
<td>line_draw/n123_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n123_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td>line_draw/n124_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n124_s0/COUT</td>
</tr>
<tr>
<td>7.057</td>
<td>1.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[1][A]</td>
<td>line_draw/n264_s12/I1</td>
</tr>
<tr>
<td>8.156</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C8[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n264_s12/F</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[1][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[1][A]</td>
<td>line_draw/line_draw_state_1_s2/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C8[1][A]</td>
<td>line_draw/line_draw_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.372, 36.482%; route: 3.671, 56.468%; tC2Q: 0.458, 7.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>line_draw/voltage_y1_2_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_2_s0/Q</td>
</tr>
<tr>
<td>3.916</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td>line_draw/n120_s0/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n120_s0/COUT</td>
</tr>
<tr>
<td>4.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>line_draw/n121_s0/CIN</td>
</tr>
<tr>
<td>5.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n121_s0/COUT</td>
</tr>
<tr>
<td>5.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>line_draw/n122_s0/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n122_s0/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][B]</td>
<td>line_draw/n123_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n123_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td>line_draw/n124_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n124_s0/COUT</td>
</tr>
<tr>
<td>7.074</td>
<td>1.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>line_draw/n260_s14/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n260_s14/F</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>line_draw/line_draw_state_3_s2/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>line_draw/line_draw_state_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.305, 35.727%; route: 3.688, 57.169%; tC2Q: 0.458, 7.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_wr_clk_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>adc/adc_bram_wr_clk_en_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_clk_en_s0/Q</td>
</tr>
<tr>
<td>1.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_din_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>adc/adc_bram_din_6_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_din_6_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.681</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_wr_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>adc/adc_bram_wr_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_addr_7_s0/Q</td>
</tr>
<tr>
<td>2.193</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.670</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_wr_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>adc/adc_bram_wr_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.193</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.670</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>display/rst_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_state_1_s1/Q</td>
</tr>
<tr>
<td>2.165</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_state_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>display/rst_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>display/rst_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/line_draw_state_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>line_draw/line_draw_state_9_s2/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_9_s2/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>line_draw/addr_y_value_mult_2_4_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>line_draw/addr_y_value_mult_2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_0_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_0_s1/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>line_draw/n605_s9/I1</td>
</tr>
<tr>
<td>2.302</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n605_s9/F</td>
</tr>
<tr>
<td>2.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_0_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_2_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_2_s1/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>line_draw/n601_s9/I1</td>
</tr>
<tr>
<td>2.302</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n601_s9/F</td>
</tr>
<tr>
<td>2.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_2_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>adc/refresh_state_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_0_s1/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>adc/n293_s3/I0</td>
</tr>
<tr>
<td>2.302</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">adc/n293_s3/F</td>
</tr>
<tr>
<td>2.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>adc/refresh_state_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>adc/refresh_state_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>adc/n121_s2/I0</td>
</tr>
<tr>
<td>2.302</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" background: #97FFFF;">adc/n121_s2/F</td>
</tr>
<tr>
<td>2.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>adc/adc_mem_addr_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_5_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>adc/n164_s4/I3</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">adc/n164_s4/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>adc/adc_mem_addr_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>adc/adc_mem_addr_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_6_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>adc/n163_s4/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">adc/n163_s4/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>adc/adc_mem_addr_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>adc/adc_mem_addr_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_7_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>adc/n162_s4/I3</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">adc/n162_s4/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>adc/adc_mem_addr_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>adc/adc_mem_addr_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>display/rst_frame_buffer_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_2_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>display/n369_s5/I2</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" background: #97FFFF;">display/n369_s5/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>display/rst_frame_buffer_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>display/rst_frame_buffer_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/rst_frame_buffer_count_3_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_3_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/n368_s5/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">display/n368_s5/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/rst_frame_buffer_count_3_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/rst_frame_buffer_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>display/rst_frame_buffer_count_12_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_12_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>display/n359_s5/I2</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">display/n359_s5/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>display/rst_frame_buffer_count_12_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>display/rst_frame_buffer_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/rst_frame_buffer_count_11_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_11_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/n360_s5/I2</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">display/n360_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/rst_frame_buffer_count_11_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/rst_frame_buffer_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_14_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_14_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/n357_s5/I1</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">display/n357_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_14_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/x_Count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/x_Count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>display/x_Count_0_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">display/x_Count_0_s0/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>display/n39_s2/I0</td>
</tr>
<tr>
<td>2.283</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">display/n39_s2/F</td>
</tr>
<tr>
<td>2.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">display/x_Count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>display/x_Count_0_s0/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>display/x_Count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>adc/adc_mem_addr_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_0_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>adc/n169_s4/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" background: #97FFFF;">adc/n169_s4/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>adc/adc_mem_addr_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>adc/adc_mem_addr_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>display/y_Count_5_s3/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_5_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>display/n66_s4/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">display/n66_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>display/y_Count_5_s3/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>display/y_Count_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>display/y_Count_4_s1/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_4_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>display/n67_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">display/n67_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>display/y_Count_4_s1/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>display/y_Count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/adc_state_2_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">adc/adc_state_2_s1/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/n143_s23/I1</td>
</tr>
<tr>
<td>2.307</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">adc/n143_s23/F</td>
</tr>
<tr>
<td>2.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">adc/adc_state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/adc_state_2_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/adc_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display/y_Count_7_s1/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_7_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display/n64_s1/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">display/n64_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display/y_Count_7_s1/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display/y_Count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>adc/adc_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_0_s1/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>adc/n145_s21/I2</td>
</tr>
<tr>
<td>2.308</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">adc/n145_s21/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>adc/adc_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>adc/adc_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_bram_din_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_bram_din_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_bram_din_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/refresh_state_count_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/refresh_state_count_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/refresh_state_count_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>line_draw/addr_y_value_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>line_draw/addr_y_value_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>line_draw/addr_y_value_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>line_draw/addr_y_value_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>line_draw/addr_y_value_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>line_draw/addr_y_value_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/refresh_state_count_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/refresh_state_count_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/refresh_state_count_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>278</td>
<td>sys_clock</td>
<td>-0.604</td>
<td>0.262</td>
</tr>
<tr>
<td>53</td>
<td>LCD_CLOCK_d</td>
<td>7.352</td>
<td>0.661</td>
</tr>
<tr>
<td>40</td>
<td>line_draw_state[0]</td>
<td>1.850</td>
<td>1.541</td>
</tr>
<tr>
<td>32</td>
<td>n294_16</td>
<td>-0.179</td>
<td>1.507</td>
</tr>
<tr>
<td>32</td>
<td>n333_10</td>
<td>2.145</td>
<td>1.807</td>
</tr>
<tr>
<td>28</td>
<td>line_draw_state[20]</td>
<td>3.001</td>
<td>2.171</td>
</tr>
<tr>
<td>25</td>
<td>adc_state[0]</td>
<td>2.730</td>
<td>1.491</td>
</tr>
<tr>
<td>25</td>
<td>line_draw_state[4]</td>
<td>2.966</td>
<td>3.281</td>
</tr>
<tr>
<td>24</td>
<td>adc_state[2]</td>
<td>3.068</td>
<td>1.349</td>
</tr>
<tr>
<td>24</td>
<td>y_Count[9]</td>
<td>9.025</td>
<td>1.485</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C3</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
