// Seed: 2922919178
module module_0 (
    output wire id_0
    , id_8,
    output tri0 id_1,
    output wire id_2,
    input  wire id_3,
    output wire id_4,
    output tri0 id_5,
    output wor  id_6
);
  supply0 id_9;
  wire id_10, id_11;
  generate
    wire id_12;
  endgenerate
  generate
    assign id_6 = 1;
  endgenerate
  id_13 :
  assert property (@(negedge id_9) 1)
  else;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    output tri1 id_3,
    output wor id_4,
    inout tri0 id_5,
    output uwire id_6
    , id_8
);
  wire id_9;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0,
      id_5,
      id_3,
      id_6
  );
  assign modCall_1.id_0 = 0;
  wire id_10 = id_10;
endmodule
