{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680647146778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680647146783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 16:25:46 2023 " "Processing started: Tue Apr 04 16:25:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680647146783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647146783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controladorVGA -c controladorVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off controladorVGA -c controladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647146783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680647150789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680647150789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647184871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647184871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodisplaysietesegmentos.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodisplaysietesegmentos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDisplaySieteSegmentos " "Found entity 1: moduloDisplaySieteSegmentos" {  } { { "moduloDisplaySieteSegmentos.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDisplaySieteSegmentos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647184878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647184878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorVGA " "Found entity 1: moduloControladorVGA" {  } { { "moduloControladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647184886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647184886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloreloj25mhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloreloj25mhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloReloj25MHz " "Found entity 1: moduloReloj25MHz" {  } { { "moduloReloj25MHz.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647184892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647184892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodibujo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodibujo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDibujo " "Found entity 1: moduloDibujo" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647185007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647185007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorbotones.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorbotones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorBotones " "Found entity 1: moduloControladorBotones" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647185017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647185017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controladorVGA.sv(63) " "Verilog HDL Instantiation warning at controladorVGA.sv(63): instance has no name" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680647185019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controladorVGA " "Elaborating entity \"controladorVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680647188106 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cantidadSegundosTranscurridos controladorVGA.sv(49) " "Verilog HDL Always Construct warning at controladorVGA.sv(49): variable \"cantidadSegundosTranscurridos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188109 "|controladorVGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cantidadSegundosTranscurridos controladorVGA.sv(50) " "Verilog HDL Always Construct warning at controladorVGA.sv(50): variable \"cantidadSegundosTranscurridos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188109 "|controladorVGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cantidadSegundosTranscurridos controladorVGA.sv(47) " "Verilog HDL Always Construct warning at controladorVGA.sv(47): inferring latch(es) for variable \"cantidadSegundosTranscurridos\", which holds its previous value in one or more paths through the always construct" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680647188109 "|controladorVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cantidadSegundosTranscurridos\[0\] controladorVGA.sv(48) " "Inferred latch for \"cantidadSegundosTranscurridos\[0\]\" at controladorVGA.sv(48)" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647188109 "|controladorVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cantidadSegundosTranscurridos\[1\] controladorVGA.sv(48) " "Inferred latch for \"cantidadSegundosTranscurridos\[1\]\" at controladorVGA.sv(48)" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647188110 "|controladorVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cantidadSegundosTranscurridos\[2\] controladorVGA.sv(48) " "Inferred latch for \"cantidadSegundosTranscurridos\[2\]\" at controladorVGA.sv(48)" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647188110 "|controladorVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cantidadSegundosTranscurridos\[3\] controladorVGA.sv(48) " "Inferred latch for \"cantidadSegundosTranscurridos\[3\]\" at controladorVGA.sv(48)" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647188110 "|controladorVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorBotones moduloControladorBotones:comb_19 " "Elaborating entity \"moduloControladorBotones\" for hierarchy \"moduloControladorBotones:comb_19\"" {  } { { "controladorVGA.sv" "comb_19" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647188112 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "botonPresionado moduloControladorBotones.sv(10) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(10): inferring latch(es) for variable \"botonPresionado\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680647188117 "|controladorVGA|moduloControladorBotones:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "botonPresionado\[0\] moduloControladorBotones.sv(12) " "Inferred latch for \"botonPresionado\[0\]\" at moduloControladorBotones.sv(12)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647188117 "|controladorVGA|moduloControladorBotones:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "botonPresionado\[1\] moduloControladorBotones.sv(12) " "Inferred latch for \"botonPresionado\[1\]\" at moduloControladorBotones.sv(12)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647188118 "|controladorVGA|moduloControladorBotones:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "botonPresionado\[2\] moduloControladorBotones.sv(12) " "Inferred latch for \"botonPresionado\[2\]\" at moduloControladorBotones.sv(12)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647188118 "|controladorVGA|moduloControladorBotones:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloReloj25MHz moduloReloj25MHz:instanciaModuloReloj25MHz " "Elaborating entity \"moduloReloj25MHz\" for hierarchy \"moduloReloj25MHz:instanciaModuloReloj25MHz\"" {  } { { "controladorVGA.sv" "instanciaModuloReloj25MHz" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647188120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 moduloReloj25MHz.sv(16) " "Verilog HDL assignment warning at moduloReloj25MHz.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "moduloReloj25MHz.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680647188123 "|controladorVGA|moduloReloj25MHz:instanciaModuloReloj25MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDibujo moduloDibujo:instanciaModuloDibujo " "Elaborating entity \"moduloDibujo\" for hierarchy \"moduloDibujo:instanciaModuloDibujo\"" {  } { { "controladorVGA.sv" "instanciaModuloDibujo" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647188125 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reinicio moduloDibujo.sv(48) " "Verilog HDL Always Construct warning at moduloDibujo.sv(48): variable \"reinicio\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188146 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(63) " "Verilog HDL Always Construct warning at moduloDibujo.sv(63): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188146 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(87) " "Verilog HDL Always Construct warning at moduloDibujo.sv(87): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188147 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(107) " "Verilog HDL Always Construct warning at moduloDibujo.sv(107): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188147 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(146) " "Verilog HDL Always Construct warning at moduloDibujo.sv(146): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188147 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(182) " "Verilog HDL Always Construct warning at moduloDibujo.sv(182): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188147 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(226) " "Verilog HDL Always Construct warning at moduloDibujo.sv(226): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188147 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(270) " "Verilog HDL Always Construct warning at moduloDibujo.sv(270): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188148 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(330) " "Verilog HDL Always Construct warning at moduloDibujo.sv(330): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188148 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(398) " "Verilog HDL Always Construct warning at moduloDibujo.sv(398): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 398 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188148 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(450) " "Verilog HDL Always Construct warning at moduloDibujo.sv(450): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 450 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188148 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(522) " "Verilog HDL Always Construct warning at moduloDibujo.sv(522): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 522 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188148 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(617) " "Verilog HDL Always Construct warning at moduloDibujo.sv(617): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 617 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188148 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(641) " "Verilog HDL Always Construct warning at moduloDibujo.sv(641): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 641 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188149 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(661) " "Verilog HDL Always Construct warning at moduloDibujo.sv(661): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 661 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188149 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(700) " "Verilog HDL Always Construct warning at moduloDibujo.sv(700): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 700 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188149 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(736) " "Verilog HDL Always Construct warning at moduloDibujo.sv(736): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 736 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188149 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(780) " "Verilog HDL Always Construct warning at moduloDibujo.sv(780): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 780 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188149 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(824) " "Verilog HDL Always Construct warning at moduloDibujo.sv(824): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 824 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188149 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(884) " "Verilog HDL Always Construct warning at moduloDibujo.sv(884): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 884 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188149 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(952) " "Verilog HDL Always Construct warning at moduloDibujo.sv(952): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 952 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(1004) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1004): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1004 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(1076) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1076): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1076 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1171) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1171): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1195) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1195): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1215) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1215): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1254) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1254): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1290) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1290): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1334) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1334): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1378) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1378): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1378 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1438) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1438): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1438 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1506) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1506): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1506 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1558) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1558): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1558 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1630) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1630): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1630 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1725) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1725): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1725 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1749) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1749): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1749 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1769) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1769): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1769 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1808) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1808): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1808 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1844) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1844): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1844 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188151 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1888) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1888): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1888 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1932) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1932): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1932 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1992) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1992): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1992 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2060) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2060): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2060 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2112) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2112): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2184) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2184): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2291) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2291): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2315) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2315): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2335) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2335): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2374) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2374): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2410) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2410): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2410 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188152 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2454) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2454): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2498) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2498): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2498 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2558) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2558): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2558 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2626) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2626): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2626 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2678) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2678): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2678 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2750) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2750): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2750 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2845) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2845): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2845 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2869) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2869): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2869 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2889) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2889): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2889 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2928) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2928): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2928 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2964) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2964): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2964 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3008) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3008): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3008 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3052) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3052): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3052 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3112) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3112): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3180) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3180): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3232) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3232): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3304) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3304): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3399) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3399): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3423) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3423): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3443) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3443): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3482) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3482): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3518) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3518): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3518 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3562) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3562): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3562 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188154 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3606) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3606): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3606 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3666) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3666): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3666 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3734) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3734): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3734 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3786) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3786): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3786 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3858) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3858): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3858 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3953) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3953): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3953 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3977) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3977): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3977 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3997) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3997): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3997 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4036) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4036): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4036 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4072) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4072): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4072 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4116) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4116): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4160) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4160): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188155 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4220) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4220): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4288) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4288): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4340) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4340): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4412) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4412): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4510) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4510): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4510 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4534) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4534): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4534 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4554) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4554): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4554 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4593) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4593): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4593 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4629) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4629): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4629 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4673) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4673): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4673 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4717) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4717): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4717 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4777) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4777): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4777 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4845) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4845): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4845 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4897) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4897): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4897 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4969) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4969): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4969 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5064) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5064): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5064 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5088) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5088): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5088 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5108) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5108): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5147) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5147): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5183) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5183): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5227) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5227): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5271) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5271): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5331) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5331): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5399) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5399): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5451) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5451): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188157 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5523) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5523): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5523 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5618) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5618): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5618 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5642) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5642): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5642 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5662) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5662): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5662 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5701) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5701): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5701 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5737) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5737): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5737 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5781) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5781): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5781 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5825) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5825): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5825 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5885) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5885): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5885 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5953) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5953): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5953 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(6005) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6005): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6005 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(6077) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6077): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6077 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6172) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6172): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188158 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6196) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6196): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6216) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6216): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6255) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6255): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6291) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6291): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6335) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6335): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6379) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6379): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6439) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6439): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6439 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6507) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6507): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6507 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6559) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6559): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6559 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6631) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6631): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6631 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6734) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6734): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6734 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6758) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6758): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6758 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6778) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6778): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6778 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6817) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6817): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6817 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6853) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6853): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6853 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6897) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6897): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6897 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6941) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6941): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6941 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7001) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7001): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7001 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7069) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7069): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7069 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7121) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7121): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7193) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7193): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7288) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7288): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7312) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7312): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7332) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7332): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7371) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7371): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7407) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7407): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188160 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7451) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7451): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7495) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7495): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7495 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7555) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7555): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7555 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7623) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7623): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7623 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7675) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7675): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7675 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7747) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7747): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7747 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7842) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7842): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7842 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7866) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7866): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7866 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7886) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7886): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7886 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7925) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7925): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7925 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188161 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7961) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7961): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7961 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188162 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8005) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8005): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8005 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188162 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8049) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8049): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8049 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188162 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8109) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8109): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188164 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8177) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8177): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188164 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8229) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8229): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188164 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8301) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8301): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188165 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8396) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8396): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188165 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8420) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8420): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8420 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188165 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8440) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8440): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8440 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188165 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8479) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8479): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188165 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8515) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8515): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8515 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188165 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8559) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8559): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8559 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188165 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8603) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8603): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8603 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188165 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8663) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8663): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8663 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188166 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8731) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8731): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8731 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188166 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8783) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8783): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8783 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188166 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8855) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8855): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8855 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647188166 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorVGA moduloControladorVGA:instanciaModuloControladorVGA " "Elaborating entity \"moduloControladorVGA\" for hierarchy \"moduloControladorVGA:instanciaModuloControladorVGA\"" {  } { { "controladorVGA.sv" "instanciaModuloControladorVGA" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647188169 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[0\] GND " "Pin \"escalaRojo\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaRojo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[1\] GND " "Pin \"escalaRojo\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaRojo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[2\] GND " "Pin \"escalaRojo\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaRojo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[3\] GND " "Pin \"escalaRojo\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaRojo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[4\] GND " "Pin \"escalaRojo\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaRojo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[0\] GND " "Pin \"escalaVerde\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaVerde[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[1\] GND " "Pin \"escalaVerde\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaVerde[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[2\] GND " "Pin \"escalaVerde\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaVerde[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[3\] GND " "Pin \"escalaVerde\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaVerde[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[4\] GND " "Pin \"escalaVerde\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaVerde[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[0\] GND " "Pin \"escalaAzul\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaAzul[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[1\] GND " "Pin \"escalaAzul\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaAzul[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[2\] GND " "Pin \"escalaAzul\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaAzul[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[3\] GND " "Pin \"escalaAzul\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaAzul[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[4\] GND " "Pin \"escalaAzul\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|escalaAzul[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sincronizacion GND " "Pin \"sincronizacion\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647201605 "|controladorVGA|sincronizacion"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680647201605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680647202170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680647218569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680647219156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647219156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "838 " "Implemented 838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680647219435 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680647219435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "803 " "Implemented 803 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680647219435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680647219435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 201 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680647219514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 16:26:59 2023 " "Processing ended: Tue Apr 04 16:26:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680647219514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680647219514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680647219514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647219514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1680647223543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680647223544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 16:27:02 2023 " "Processing started: Tue Apr 04 16:27:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680647223544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1680647223544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off controladorVGA -c controladorVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off controladorVGA -c controladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1680647223544 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1680647224002 ""}
{ "Info" "0" "" "Project  = controladorVGA" {  } {  } 0 0 "Project  = controladorVGA" 0 0 "Fitter" 0 0 1680647224004 ""}
{ "Info" "0" "" "Revision = controladorVGA" {  } {  } 0 0 "Revision = controladorVGA" 0 0 "Fitter" 0 0 1680647224004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1680647224418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1680647224418 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "controladorVGA 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"controladorVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680647224460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680647224609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680647224610 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680647225779 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680647225863 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680647226473 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1680647267791 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647268034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1680647268057 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680647268058 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680647268062 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1680647268064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1680647268065 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1680647268066 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1680647271450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "controladorVGA.sdc " "Synopsys Design Constraints File file not found: 'controladorVGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1680647271453 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1680647271455 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1680647271493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1680647271495 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1680647271499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1680647271792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1680647271793 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1680647271793 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displaySieteSegmentos\[0\] " "Node \"displaySieteSegmentos\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displaySieteSegmentos\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680647272027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displaySieteSegmentos\[1\] " "Node \"displaySieteSegmentos\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displaySieteSegmentos\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680647272027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displaySieteSegmentos\[2\] " "Node \"displaySieteSegmentos\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displaySieteSegmentos\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680647272027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displaySieteSegmentos\[3\] " "Node \"displaySieteSegmentos\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displaySieteSegmentos\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680647272027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displaySieteSegmentos\[4\] " "Node \"displaySieteSegmentos\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displaySieteSegmentos\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680647272027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displaySieteSegmentos\[5\] " "Node \"displaySieteSegmentos\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displaySieteSegmentos\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680647272027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displaySieteSegmentos\[6\] " "Node \"displaySieteSegmentos\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displaySieteSegmentos\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680647272027 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1680647272027 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:46 " "Fitter preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647272029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1680647292373 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1680647293644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:53 " "Fitter placement preparation operations ending: elapsed time is 00:00:53" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647345584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680647411244 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680647419815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647419815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680647424244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680647441398 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680647441398 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar~73 " "Signal \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar~73\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1680647475456 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1680647475456 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X28_Y78, I44) " "Routing resource LAB Input (X28_Y78, I44)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1680647475456 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1680647475456 ""}  } { { "c:/intelfpga_lite/20.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1680647475456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1680647475505 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680647475505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647475526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680647521718 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680647522842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647522842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680647524079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680647537479 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680647537479 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar~29 " "Signal \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar~29\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1680647562629 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1680647562629 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X28_Y78, I43) " "Routing resource LAB Input (X28_Y78, I43)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1680647562629 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1680647562629 ""}  } { { "c:/intelfpga_lite/20.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1680647562629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1680647562668 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680647562668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647562682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1680647572909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1680647572909 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1680647601658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:59 " "Fitter placement preparation operations ending: elapsed time is 00:00:59" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647660646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680647692063 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680647699085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647699086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680647700518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680647713539 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680647713539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1680647746722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647746731 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.43 " "Total time spent on timing analysis during the Fitter is 11.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1680647753611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680647753698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680647755354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680647755355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680647757064 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680647766159 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1680647767128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/output_files/controladorVGA.fit.smsg " "Generated suppressed messages file C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/output_files/controladorVGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1680647767548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7051 " "Peak virtual memory: 7051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680647769772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 16:36:09 2023 " "Processing ended: Tue Apr 04 16:36:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680647769772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:07 " "Elapsed time: 00:09:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680647769772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:35 " "Total CPU time (on all processors): 00:18:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680647769772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680647769772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1680647773605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680647773607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 16:36:13 2023 " "Processing started: Tue Apr 04 16:36:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680647773607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1680647773607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off controladorVGA -c controladorVGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off controladorVGA -c controladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1680647773607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1680647776315 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1680647790858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680647792476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 16:36:32 2023 " "Processing ended: Tue Apr 04 16:36:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680647792476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680647792476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680647792476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1680647792476 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1680647794214 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1680647797350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680647797351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 16:36:35 2023 " "Processing started: Tue Apr 04 16:36:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680647797351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1680647797351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta controladorVGA -c controladorVGA " "Command: quartus_sta controladorVGA -c controladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1680647797352 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1680647798083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1680647800820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1680647800820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647800978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647800978 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1680647802597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "controladorVGA.sdc " "Synopsys Design Constraints File file not found: 'controladorVGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1680647802770 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647802770 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " "create_clock -period 1.000 -name moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680647802775 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj reloj " "create_clock -period 1.000 -name reloj reloj" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680647802775 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name moduloControladorBotones:comb_19\|botonPresionado\[0\] moduloControladorBotones:comb_19\|botonPresionado\[0\] " "create_clock -period 1.000 -name moduloControladorBotones:comb_19\|botonPresionado\[0\] moduloControladorBotones:comb_19\|botonPresionado\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680647802775 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680647802775 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1680647802791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680647802815 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1680647802848 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680647802988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680647803220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680647803220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.747 " "Worst-case setup slack is -8.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.747            -218.136 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "   -8.747            -218.136 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.256              -8.093 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "   -2.256              -8.093 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467              -2.018 reloj  " "   -1.467              -2.018 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647803227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.447 " "Worst-case hold slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "    0.447               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 reloj  " "    0.576               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "    0.841               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647803265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680647803328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680647803361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.882 " "Worst-case minimum pulse width slack is -0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882              -3.033 reloj  " "   -0.882              -3.033 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -22.224 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "   -0.394             -22.224 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "    0.280               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647803372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647803372 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680647803446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680647803558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680647807493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680647807827 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680647807916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680647807916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.607 " "Worst-case setup slack is -8.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.607            -213.896 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "   -8.607            -213.896 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100              -7.780 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "   -2.100              -7.780 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398              -1.946 reloj  " "   -1.398              -1.946 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647807927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.459 " "Worst-case hold slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "    0.459               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 reloj  " "    0.557               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "    0.784               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647807958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647807958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680647807997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680647808017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.890 " "Worst-case minimum pulse width slack is -0.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647808031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647808031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890              -3.128 reloj  " "   -0.890              -3.128 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647808031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.983 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "   -0.394             -21.983 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647808031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "    0.283               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647808031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647808031 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680647808086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680647808561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680647811862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680647812151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680647812171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680647812171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.857 " "Worst-case setup slack is -4.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.857            -119.730 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "   -4.857            -119.730 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815              -2.753 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "   -0.815              -2.753 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -0.785 reloj  " "   -0.755              -0.785 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647812181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "    0.162               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 reloj  " "    0.299               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "    0.477               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647812219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680647812279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680647812287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.768 " "Worst-case minimum pulse width slack is -0.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768              -2.366 reloj  " "   -0.768              -2.366 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "    0.021               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "    0.352               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647812300 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680647812365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680647812819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680647812837 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680647812837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.378 " "Worst-case setup slack is -4.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.378            -106.037 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "   -4.378            -106.037 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611              -0.611 reloj  " "   -0.611              -0.611 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -2.104 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "   -0.596              -2.104 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647812849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "    0.148               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 reloj  " "    0.266               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "    0.424               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647812897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647812897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680647812991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680647813006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.741 " "Worst-case minimum pulse width slack is -0.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647813033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647813033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741              -2.277 reloj  " "   -0.741              -2.277 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647813033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz  " "    0.050               0.000 moduloReloj25MHz:instanciaModuloReloj25MHz\|reloj25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647813033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\]  " "    0.354               0.000 moduloControladorBotones:comb_19\|botonPresionado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680647813033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680647813033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680647816852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680647816853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5193 " "Peak virtual memory: 5193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680647817104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 16:36:57 2023 " "Processing ended: Tue Apr 04 16:36:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680647817104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680647817104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680647817104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680647817104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1680647820026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680647820028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 16:36:59 2023 " "Processing started: Tue Apr 04 16:36:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680647820028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1680647820028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off controladorVGA -c controladorVGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off controladorVGA -c controladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1680647820028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1680647823355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "controladorVGA.svo C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/simulation/modelsim/ simulation " "Generated file controladorVGA.svo in folder \"C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1680647823863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680647823994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 16:37:03 2023 " "Processing ended: Tue Apr 04 16:37:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680647823994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680647823994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680647823994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1680647823994 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 224 s " "Quartus Prime Full Compilation was successful. 0 errors, 224 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1680647824958 ""}
