{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646130344645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646130344645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 11:25:44 2022 " "Processing started: Tue Mar 01 11:25:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646130344645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646130344645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_TimeQuest -c DDS_TimeQuest " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_TimeQuest -c DDS_TimeQuest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646130344645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646130345185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646130345185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preprocesado.v 1 1 " "Found 1 design units, including 1 entities, in source file preprocesado.v" { { "Info" "ISGN_ENTITY_NAME" "1 preprocesado " "Found entity 1: preprocesado" {  } { { "preprocesado.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica1/preprocesado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646130353660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646130353660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "postprocesado.v 1 1 " "Found 1 design units, including 1 entities, in source file postprocesado.v" { { "Info" "ISGN_ENTITY_NAME" "1 postprocesado " "Found entity 1: postprocesado" {  } { { "postprocesado.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica1/postprocesado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646130353660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646130353660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica1/accumulator.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646130353676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646130353676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_test_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_test_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_test_wrap " "Found entity 1: DDS_test_wrap" {  } { { "DDS_test_wrap.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica1/DDS_test_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646130353676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646130353676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_test.v 2 2 " "Found 2 design units, including 2 entities, in source file dds_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_test " "Found entity 1: DDS_test" {  } { { "DDS_test.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica1/DDS_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646130353676 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_mem " "Found entity 2: rom_mem" {  } { { "DDS_test.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica1/DDS_test.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646130353676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646130353676 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic DDS_test.v(93) " "Verilog HDL error at DDS_test.v(93): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DDS_test.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica1/DDS_test.v" 93 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1646130353676 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646130353729 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 01 11:25:53 2022 " "Processing ended: Tue Mar 01 11:25:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646130353729 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646130353729 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646130353729 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646130353729 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646130354346 ""}
