\hypertarget{struct_f_l_e_x_i_o___type}{}\section{F\+L\+E\+X\+I\+O\+\_\+\+Type Struct Reference}
\label{struct_f_l_e_x_i_o___type}\index{FLEXIO\_Type@{FLEXIO\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_ab20ff3f0387cbcc2652477ed5d2702df}{V\+E\+R\+ID}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a96563b10e1e91f05203f88047408044a}{P\+A\+R\+AM}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a15fc8d35f045f329b80c544bef35ff64}{C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a71277aaa40be4473ac2521981f273bd3}\label{struct_f_l_e_x_i_o___type_a71277aaa40be4473ac2521981f273bd3}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a3d40c2ada5f832e7800b30feeaf8a8db}{S\+H\+I\+F\+T\+S\+T\+AT}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_ad347c3a79fc856a6b4a44a448f9e3a0c}{S\+H\+I\+F\+T\+E\+RR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_ae6ff4ad124af251e253d7c736c688675}{T\+I\+M\+S\+T\+AT}}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a422ac2beba1cc5c797380d1c5832b885}\label{struct_f_l_e_x_i_o___type_a422ac2beba1cc5c797380d1c5832b885}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_aa235af9b0cbab8f28b3af6ba1d05fa08}{S\+H\+I\+F\+T\+S\+I\+EN}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a9571cdf93f6e2a618f6f0163003fe585}{S\+H\+I\+F\+T\+E\+I\+EN}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a80a839f3568db27ac207dc4e8b9bd7a7}{T\+I\+M\+I\+EN}}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_acc19a07675d1806592b3ed4a92f91e1c}\label{struct_f_l_e_x_i_o___type_acc19a07675d1806592b3ed4a92f91e1c}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a9f165d8b54aa90099eb9eeb4bb86ba1d}{S\+H\+I\+F\+T\+S\+D\+EN}}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a3f6aad1d9c73711a40cd5bf86bceef54}\label{struct_f_l_e_x_i_o___type_a3f6aad1d9c73711a40cd5bf86bceef54}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}76\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_addbf4317298b1266f51b4336eec1796c}{S\+H\+I\+F\+T\+C\+TL}} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a5f0cac982558f9c7b73e80de4153a8e8}\label{struct_f_l_e_x_i_o___type_a5f0cac982558f9c7b73e80de4153a8e8}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_aeced2688270619191cd5aebf195e01b0}{S\+H\+I\+F\+T\+C\+FG}} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_aa9abe6f221f6d5e8165fda702da39b7d}\label{struct_f_l_e_x_i_o___type_aa9abe6f221f6d5e8165fda702da39b7d}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}240\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_aa6245ede1b2d4972e424882a6bac9aca}{S\+H\+I\+F\+T\+B\+UF}} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a2b329278f8f80d3a76aa11d1f4e30be2}\label{struct_f_l_e_x_i_o___type_a2b329278f8f80d3a76aa11d1f4e30be2}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_aae8f83438455dd7ab0fe455435e3cbd0}{S\+H\+I\+F\+T\+B\+U\+F\+B\+IS}} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_afe50c7c225de63215c06f3b696a704ba}\label{struct_f_l_e_x_i_o___type_afe50c7c225de63215c06f3b696a704ba}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a58d945a6041081c95711f00929d08269}{S\+H\+I\+F\+T\+B\+U\+F\+B\+YS}} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ab6ca23b3c23b6765fc512e3e8f6fba4a}\label{struct_f_l_e_x_i_o___type_ab6ca23b3c23b6765fc512e3e8f6fba4a}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+8} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a20a7ae70a83e2537599822f4e39b7ad2}{S\+H\+I\+F\+T\+B\+U\+F\+B\+BS}} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a5617b76d353df6d181a5d2caa4caa846}\label{struct_f_l_e_x_i_o___type_a5617b76d353df6d181a5d2caa4caa846}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+9} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a90e6c37e210075900169260e6175b601}{T\+I\+M\+C\+TL}} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a8aa2c81c7de6d53214caa0f0d26b46a5}\label{struct_f_l_e_x_i_o___type_a8aa2c81c7de6d53214caa0f0d26b46a5}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+10} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_ac8695d9b76d42aa68666790a03bbaed0}{T\+I\+M\+C\+FG}} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ab7f1b68e49df3c1c12984c27bd170ac7}\label{struct_f_l_e_x_i_o___type_ab7f1b68e49df3c1c12984c27bd170ac7}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+11} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a0424c3da4002abfd507bb0264af58dcc}{T\+I\+M\+C\+MP}} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+L\+E\+X\+IO -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a15fc8d35f045f329b80c544bef35ff64}\label{struct_f_l_e_x_i_o___type_a15fc8d35f045f329b80c544bef35ff64}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+RL}

Flex\+IO Control Register, offset\+: 0x8 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a96563b10e1e91f05203f88047408044a}\label{struct_f_l_e_x_i_o___type_a96563b10e1e91f05203f88047408044a}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{PARAM}{PARAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+A\+R\+AM}

Parameter Register, offset\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_aa6245ede1b2d4972e424882a6bac9aca}\label{struct_f_l_e_x_i_o___type_aa6245ede1b2d4972e424882a6bac9aca}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTBUF@{SHIFTBUF}}
\index{SHIFTBUF@{SHIFTBUF}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTBUF}{SHIFTBUF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+B\+UF\mbox{[}4\mbox{]}}

Shifter Buffer N Register, array offset\+: 0x200, array step\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a20a7ae70a83e2537599822f4e39b7ad2}\label{struct_f_l_e_x_i_o___type_a20a7ae70a83e2537599822f4e39b7ad2}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTBUFBBS@{SHIFTBUFBBS}}
\index{SHIFTBUFBBS@{SHIFTBUFBBS}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTBUFBBS}{SHIFTBUFBBS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+B\+U\+F\+B\+BS\mbox{[}4\mbox{]}}

Shifter Buffer N Bit Byte Swapped Register, array offset\+: 0x380, array step\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_aae8f83438455dd7ab0fe455435e3cbd0}\label{struct_f_l_e_x_i_o___type_aae8f83438455dd7ab0fe455435e3cbd0}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTBUFBIS@{SHIFTBUFBIS}}
\index{SHIFTBUFBIS@{SHIFTBUFBIS}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTBUFBIS}{SHIFTBUFBIS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+B\+U\+F\+B\+IS\mbox{[}4\mbox{]}}

Shifter Buffer N Bit Swapped Register, array offset\+: 0x280, array step\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a58d945a6041081c95711f00929d08269}\label{struct_f_l_e_x_i_o___type_a58d945a6041081c95711f00929d08269}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTBUFBYS@{SHIFTBUFBYS}}
\index{SHIFTBUFBYS@{SHIFTBUFBYS}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTBUFBYS}{SHIFTBUFBYS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+B\+U\+F\+B\+YS\mbox{[}4\mbox{]}}

Shifter Buffer N Byte Swapped Register, array offset\+: 0x300, array step\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_aeced2688270619191cd5aebf195e01b0}\label{struct_f_l_e_x_i_o___type_aeced2688270619191cd5aebf195e01b0}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTCFG@{SHIFTCFG}}
\index{SHIFTCFG@{SHIFTCFG}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTCFG}{SHIFTCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+C\+FG\mbox{[}4\mbox{]}}

Shifter Configuration N Register, array offset\+: 0x100, array step\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_addbf4317298b1266f51b4336eec1796c}\label{struct_f_l_e_x_i_o___type_addbf4317298b1266f51b4336eec1796c}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTCTL@{SHIFTCTL}}
\index{SHIFTCTL@{SHIFTCTL}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTCTL}{SHIFTCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+C\+TL\mbox{[}4\mbox{]}}

Shifter Control N Register, array offset\+: 0x80, array step\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a9571cdf93f6e2a618f6f0163003fe585}\label{struct_f_l_e_x_i_o___type_a9571cdf93f6e2a618f6f0163003fe585}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTEIEN@{SHIFTEIEN}}
\index{SHIFTEIEN@{SHIFTEIEN}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTEIEN}{SHIFTEIEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+E\+I\+EN}

Shifter Error Interrupt Enable, offset\+: 0x24 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ad347c3a79fc856a6b4a44a448f9e3a0c}\label{struct_f_l_e_x_i_o___type_ad347c3a79fc856a6b4a44a448f9e3a0c}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTERR@{SHIFTERR}}
\index{SHIFTERR@{SHIFTERR}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTERR}{SHIFTERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+E\+RR}

Shifter Error Register, offset\+: 0x14 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a9f165d8b54aa90099eb9eeb4bb86ba1d}\label{struct_f_l_e_x_i_o___type_a9f165d8b54aa90099eb9eeb4bb86ba1d}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTSDEN@{SHIFTSDEN}}
\index{SHIFTSDEN@{SHIFTSDEN}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTSDEN}{SHIFTSDEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+S\+D\+EN}

Shifter Status D\+MA Enable, offset\+: 0x30 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_aa235af9b0cbab8f28b3af6ba1d05fa08}\label{struct_f_l_e_x_i_o___type_aa235af9b0cbab8f28b3af6ba1d05fa08}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTSIEN@{SHIFTSIEN}}
\index{SHIFTSIEN@{SHIFTSIEN}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTSIEN}{SHIFTSIEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+S\+I\+EN}

Shifter Status Interrupt Enable, offset\+: 0x20 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a3d40c2ada5f832e7800b30feeaf8a8db}\label{struct_f_l_e_x_i_o___type_a3d40c2ada5f832e7800b30feeaf8a8db}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTSTAT@{SHIFTSTAT}}
\index{SHIFTSTAT@{SHIFTSTAT}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{SHIFTSTAT}{SHIFTSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+T\+S\+T\+AT}

Shifter Status Register, offset\+: 0x10 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ac8695d9b76d42aa68666790a03bbaed0}\label{struct_f_l_e_x_i_o___type_ac8695d9b76d42aa68666790a03bbaed0}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMCFG@{TIMCFG}}
\index{TIMCFG@{TIMCFG}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{TIMCFG}{TIMCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+C\+FG\mbox{[}4\mbox{]}}

Timer Configuration N Register, array offset\+: 0x480, array step\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a0424c3da4002abfd507bb0264af58dcc}\label{struct_f_l_e_x_i_o___type_a0424c3da4002abfd507bb0264af58dcc}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMCMP@{TIMCMP}}
\index{TIMCMP@{TIMCMP}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{TIMCMP}{TIMCMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+C\+MP\mbox{[}4\mbox{]}}

Timer Compare N Register, array offset\+: 0x500, array step\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a90e6c37e210075900169260e6175b601}\label{struct_f_l_e_x_i_o___type_a90e6c37e210075900169260e6175b601}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMCTL@{TIMCTL}}
\index{TIMCTL@{TIMCTL}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{TIMCTL}{TIMCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+C\+TL\mbox{[}4\mbox{]}}

Timer Control N Register, array offset\+: 0x400, array step\+: 0x4 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a80a839f3568db27ac207dc4e8b9bd7a7}\label{struct_f_l_e_x_i_o___type_a80a839f3568db27ac207dc4e8b9bd7a7}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMIEN@{TIMIEN}}
\index{TIMIEN@{TIMIEN}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{TIMIEN}{TIMIEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+I\+EN}

Timer Interrupt Enable Register, offset\+: 0x28 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ae6ff4ad124af251e253d7c736c688675}\label{struct_f_l_e_x_i_o___type_ae6ff4ad124af251e253d7c736c688675}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMSTAT@{TIMSTAT}}
\index{TIMSTAT@{TIMSTAT}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{TIMSTAT}{TIMSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+S\+T\+AT}

Timer Status Register, offset\+: 0x18 \mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ab20ff3f0387cbcc2652477ed5d2702df}\label{struct_f_l_e_x_i_o___type_ab20ff3f0387cbcc2652477ed5d2702df}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!VERID@{VERID}}
\index{VERID@{VERID}!FLEXIO\_Type@{FLEXIO\_Type}}
\subsubsection{\texorpdfstring{VERID}{VERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t V\+E\+R\+ID}

Version ID Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
