set tool_name "Active-HDL (VHDL)"
set corner_file_list {
	{{"Slow Model"} {jioujy.vho jioujy_vhd.sdo}}
}
