$date
	Tue Feb 17 11:21:14 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sipo $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var wire 4 % q [3:0] $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 & q $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 $ rst $end
$var reg 1 ( q $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 $ rst $end
$var reg 1 * q $end
$upscope $end
$scope module d4 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 $ rst $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
b0 %
1$
0#
1"
b0 !
$end
#5
0"
#10
1"
0$
#15
0"
#20
1'
b1 !
b1 %
1&
1"
1#
#25
0"
#30
1)
0'
1(
b10 !
b10 %
0&
1"
0#
#35
0"
#40
0)
1+
0(
b100 !
b100 %
1*
1"
#45
0"
#50
0+
1'
1,
0*
b1001 !
b1001 %
1&
1"
1#
#55
0"
#60
1)
1(
b11 !
b11 %
0,
1"
