// Seed: 1086714086
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5
);
  supply1 id_7, id_8, id_9, id_10;
  assign id_9 = 1 >= id_1 & id_0 & 1;
  if (id_7) begin
    wire id_11;
    wire id_12;
    assign id_10 = 1;
  end else begin : id_13
    wire id_14;
  end
endmodule
module module_1 (
    input  tri id_0
    , id_4,
    input  wor id_1,
    output wor id_2
);
  assign id_2 = id_1;
  assign id_2 = (id_4);
  module_0(
      id_4, id_0, id_4, id_4, id_4, id_4
  );
  assign id_4 = (id_1);
  assign id_2 = id_4 ? 1 : ~id_4;
  wire id_5;
endmodule
