<stg><name>unrollCol<double, 16, 1, 16>10</name>


<trans_list>

<trans id="310" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %tmpSumCS = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmpSumCS"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %l = alloca i32 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA16, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %lda_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lda

]]></Node>
<StgValue><ssdm name="lda_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:5 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:6 %store_ln236 = store i4 0, i4 %l

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:7 %store_ln264 = store i4 0, i4 %tmpSumCS

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln236 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body8:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body8:1 %icmp_ln236 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body8:2 %add_ln236_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln236_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8:3 %br_ln236 = br i1 %icmp_ln236, void %for.inc844, void %for.end849

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc844:0 %tmpSumCS_load = load i4 %tmpSumCS

]]></Node>
<StgValue><ssdm name="tmpSumCS_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:5 %icmp_ln238 = icmp_eq  i4 %tmpSumCS_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln238"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc844:6 %select_ln236 = select i1 %icmp_ln238, i4 0, i4 %tmpSumCS_load

]]></Node>
<StgValue><ssdm name="select_ln236"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:15 %shl_ln260 = shl i4 %select_ln236, i4 1

]]></Node>
<StgValue><ssdm name="shl_ln260"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
for.inc844:16 %zext_ln264 = zext i4 %shl_ln260

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc844:17 %Order_addr = getelementptr i32 %Order, i64 0, i64 %zext_ln264

]]></Node>
<StgValue><ssdm name="Order_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:18 %num1 = load i4 %Order_addr

]]></Node>
<StgValue><ssdm name="num1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:20 %or_ln266 = or i4 %shl_ln260, i4 1

]]></Node>
<StgValue><ssdm name="or_ln266"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
for.inc844:21 %zext_ln266 = zext i4 %or_ln266

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc844:22 %Order_addr_2 = getelementptr i32 %Order, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="Order_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:23 %num2 = load i4 %Order_addr_2

]]></Node>
<StgValue><ssdm name="num2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc841:0 %add_ln238 = add i4 %select_ln236, i4 1

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc841:1 %store_ln236 = store i7 %add_ln236_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc841:3 %store_ln264 = store i4 %add_ln238, i4 %tmpSumCS

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc844:1 %l_load = load i4 %l

]]></Node>
<StgValue><ssdm name="l_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:2 %add_ln236 = add i4 %l_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc844:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_Inner_Mul33_Loop_Inner_Mul333_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc844:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc844:7 %select_ln236_1 = select i1 %icmp_ln238, i4 %add_ln236, i4 %l_load

]]></Node>
<StgValue><ssdm name="select_ln236_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="4">
<![CDATA[
for.inc844:8 %empty = trunc i4 %select_ln236_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:9 %empty_81 = shl i4 %select_ln236_1, i4 1

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:10 %p_cast = zext i4 %empty_81

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:11 %empty_82 = or i4 %empty_81, i4 1

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:12 %zext_ln238 = zext i4 %empty_82

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
for.inc844:13 %zext_ln238_1 = zext i4 %select_ln236

]]></Node>
<StgValue><ssdm name="zext_ln238_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc844:14 %specpipeline_ln239 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln239"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:18 %num1 = load i4 %Order_addr

]]></Node>
<StgValue><ssdm name="num1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32">
<![CDATA[
for.inc844:19 %trunc_ln256 = trunc i32 %num1

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:23 %num2 = load i4 %Order_addr_2

]]></Node>
<StgValue><ssdm name="num2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32">
<![CDATA[
for.inc844:24 %trunc_ln256_1 = trunc i32 %num2

]]></Node>
<StgValue><ssdm name="trunc_ln256_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:25 %icmp_ln267 = icmp_slt  i32 %num2, i32 %lda_read

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc844:26 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:27 %xor_ln267 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln267"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc844:28 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:29 %xor_ln267_1 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln267_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:30 %icmp_ln268 = icmp_ne  i32 %num1, i32 %num2

]]></Node>
<StgValue><ssdm name="icmp_ln268"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:31 %icmp_ln267_1 = icmp_slt  i32 %num1, i32 %lda_read

]]></Node>
<StgValue><ssdm name="icmp_ln267_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:32 %icmp_ln267_2 = icmp_slt  i32 %p_cast, i32 %lda_read

]]></Node>
<StgValue><ssdm name="icmp_ln267_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:33 %icmp_ln267_3 = icmp_slt  i32 %zext_ln238, i32 %lda_read

]]></Node>
<StgValue><ssdm name="icmp_ln267_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:34 %and_ln267 = and i1 %icmp_ln267_1, i1 %icmp_ln267

]]></Node>
<StgValue><ssdm name="and_ln267"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:35 %and_ln267_1 = and i1 %and_ln267, i1 %icmp_ln267_2

]]></Node>
<StgValue><ssdm name="and_ln267_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:36 %and_ln267_3 = and i1 %icmp_ln268, i1 %xor_ln267

]]></Node>
<StgValue><ssdm name="and_ln267_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:37 %and_ln267_2 = and i1 %and_ln267_3, i1 %xor_ln267_1

]]></Node>
<StgValue><ssdm name="and_ln267_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:38 %and_ln267_4 = and i1 %icmp_ln267_3, i1 %and_ln267_2

]]></Node>
<StgValue><ssdm name="and_ln267_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:39 %and_ln267_5 = and i1 %and_ln267_4, i1 %and_ln267_1

]]></Node>
<StgValue><ssdm name="and_ln267_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc844:40 %br_ln267 = br i1 %and_ln267_5, void %for.inc841, void %fpga_resource_hint.Loop_Inner_Mul3333.30

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:0 %m_c_right_addr = getelementptr i64 %m_c_right, i64 0, i64 %zext_ln238_1

]]></Node>
<StgValue><ssdm name="m_c_right_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:1 %cl = load i4 %m_c_right_addr

]]></Node>
<StgValue><ssdm name="cl"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:2 %m_s_right_addr = getelementptr i64 %m_s_right, i64 0, i64 %zext_ln238_1

]]></Node>
<StgValue><ssdm name="m_s_right_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:3 %sl = load i4 %m_s_right_addr

]]></Node>
<StgValue><ssdm name="sl"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc841:2 %store_ln236 = store i4 %select_ln236_1, i4 %l

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
for.inc841:4 %br_ln238 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:1 %cl = load i4 %m_c_right_addr

]]></Node>
<StgValue><ssdm name="cl"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:3 %sl = load i4 %m_s_right_addr

]]></Node>
<StgValue><ssdm name="sl"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="3" op_3_bw="1">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:4 %tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln256, i3 %empty, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:5 %zext_ln280 = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:6 %dataA16_addr = getelementptr i64 %dataA16, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="dataA16_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:7 %tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln256, i4 %empty_82

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:8 %zext_ln281 = zext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:9 %dataA16_addr_4 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln281

]]></Node>
<StgValue><ssdm name="dataA16_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:10 %m00 = load i8 %dataA16_addr

]]></Node>
<StgValue><ssdm name="m00"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:11 %m01 = load i8 %dataA16_addr_4

]]></Node>
<StgValue><ssdm name="m01"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:10 %m00 = load i8 %dataA16_addr

]]></Node>
<StgValue><ssdm name="m00"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:11 %m01 = load i8 %dataA16_addr_4

]]></Node>
<StgValue><ssdm name="m01"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="3" op_3_bw="1">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:12 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln256_1, i3 %empty, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:13 %zext_ln329 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:14 %dataA16_addr_5 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln329

]]></Node>
<StgValue><ssdm name="dataA16_addr_5"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:15 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln256_1, i4 %empty_82

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:16 %zext_ln330 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln330"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:17 %dataA16_addr_6 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln330

]]></Node>
<StgValue><ssdm name="dataA16_addr_6"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:18 %m10 = load i8 %dataA16_addr_5

]]></Node>
<StgValue><ssdm name="m10"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:19 %m11 = load i8 %dataA16_addr_6

]]></Node>
<StgValue><ssdm name="m11"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:18 %m10 = load i8 %dataA16_addr_5

]]></Node>
<StgValue><ssdm name="m10"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:19 %m11 = load i8 %dataA16_addr_6

]]></Node>
<StgValue><ssdm name="m11"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="118" st_id="6" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:20 %m1_to_int = bitcast i64 %m00

]]></Node>
<StgValue><ssdm name="m1_to_int"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:21 %m1_neg = xor i64 %m1_to_int, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="m1_neg"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:23 %m1_4_to_int = bitcast i64 %m01

]]></Node>
<StgValue><ssdm name="m1_4_to_int"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:24 %m1_4_neg = xor i64 %m1_4_to_int, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="m1_4_neg"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:22 %m1 = bitcast i64 %m1_neg

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:25 %m1_4 = bitcast i64 %m1_4_neg

]]></Node>
<StgValue><ssdm name="m1_4"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="142" st_id="9" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="150" st_id="10" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="158" st_id="11" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="166" st_id="12" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:28 %specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln395"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:52 %specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_5, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln395"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="176" st_id="13" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:32 %specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln396"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:56 %specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_5, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln396"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="184" st_id="14" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:40 %specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_4, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln395"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:64 %specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_6, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln395"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="191" st_id="15" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:44 %specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_4, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln396"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:68 %specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_6, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln396"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="197" st_id="16" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="200" st_id="17" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="204" st_id="18" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="208" st_id="19" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:36 %specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln397"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="213" st_id="20" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:60 %specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_5, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln397"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="217" st_id="21" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:48 %specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_4, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln397"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:74 %store_ln412 = store i64 %sum, i8 %dataA16_addr

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:75 %store_ln413 = store i64 %sum_5, i8 %dataA16_addr_4

]]></Node>
<StgValue><ssdm name="store_ln413"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="222" st_id="22" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:72 %specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_6, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln397"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:76 %store_ln461 = store i64 %sum_4, i8 %dataA16_addr_5

]]></Node>
<StgValue><ssdm name="store_ln461"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
for.end849:0 %ret_ln513 = ret

]]></Node>
<StgValue><ssdm name="ret_ln513"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">
</state>

<state id="24" st_id="25">
</state>

<state id="25" st_id="26">
</state>

<state id="26" st_id="27">

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:26 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:29 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:30 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:33 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:34 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:37 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:38 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:41 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:42 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:45 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:46 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:49 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:50 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:53 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:54 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:57 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:58 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:61 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:62 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:65 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:66 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:69 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:70 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:73 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:77 %store_ln462 = store i64 %sum_6, i8 %dataA16_addr_6

]]></Node>
<StgValue><ssdm name="store_ln462"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:78 %br_ln509 = br void %for.inc841

]]></Node>
<StgValue><ssdm name="br_ln509"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
