process DigiToRawToDigiTest = {

#input source
source = EmptySource {
untracked int32 maxEvents = 10
}

# define modules to be used 
module DigiToRaw = SiStripDigiToRawModule 
{
       string FedReadoutMode = "ZERO_SUPPRESSED"
       string FedReadoutPath = "SLINK"
       int32  Verbosity = 2
}

module RawToDigi = SiStripRawToDigiModule 
{
       string FedReadoutMode = "ZERO_SUPPRESSED"
       string FedReadoutPath = "SLINK"
       int32  Verbosity = 2
       string EDProductLabel = "DigiToRaw"
}

#provide a scheduler path
path p1 = { DigiToRaw, RawToDigi }      

}

