Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 11:22:17 2023
| Host         : AbdullahsFreund running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.639        0.000                      0                34807        0.011        0.000                      0                34807        3.750        0.000                       0                 12773  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.639        0.000                      0                32645        0.011        0.000                      0                32645        3.750        0.000                       0                 12773  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.095        0.000                      0                 2162        1.179        0.000                      0                 2162  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 5.352ns (58.837%)  route 3.744ns (41.163%))
  Logic Levels:           35  (CARRY4=33 LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.720     3.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/Q
                         net (fo=6, routed)           1.213     4.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.146     4.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[3]_i_5/O
                         net (fo=1, routed)           0.866     5.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/p_1_in[0]
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     6.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.657    11.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.329    12.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[235]_i_1/O
                         net (fo=1, routed)           0.000    12.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/add_out[235]
    SLICE_X62Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X62Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[235]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)        0.081    12.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[235]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 5.352ns (58.946%)  route 3.728ns (41.054%))
  Logic Levels:           35  (CARRY4=33 LUT3=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.720     3.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/Q
                         net (fo=6, routed)           1.213     4.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.146     4.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[3]_i_5/O
                         net (fo=1, routed)           0.866     5.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/p_1_in[0]
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     6.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.640    11.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X58Y73         LUT3 (Prop_lut3_I1_O)        0.329    12.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[247]_i_1/O
                         net (fo=1, routed)           0.000    12.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/add_out[247]
    SLICE_X58Y73         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.522    12.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X58Y73         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[247]/C
                         clock pessimism              0.115    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X58Y73         FDRE (Setup_fdre_C_D)        0.081    12.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[247]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/pre_process_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 5.362ns (59.458%)  route 3.656ns (40.542%))
  Logic Levels:           35  (CARRY4=33 LUT3=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.723     3.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/clk
    SLICE_X77Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/pre_process_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y30         FDCE (Prop_fdce_C_Q)         0.456     3.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/pre_process_reg_replica_1/Q
                         net (fo=146, routed)         1.296     4.769    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/pre_process_repN_1
    SLICE_X79Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.637     5.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/p_1_in[0]
    SLICE_X80Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.713    11.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X84Y75         LUT3 (Prop_lut3_I1_O)        0.329    12.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg[255]_i_1/O
                         net (fo=1, routed)           0.000    12.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/add_out[255]
    SLICE_X84Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/clk
    SLICE_X84Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[255]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X84Y75         FDRE (Setup_fdre_C_D)        0.031    12.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 5.352ns (59.456%)  route 3.650ns (40.544%))
  Logic Levels:           35  (CARRY4=33 LUT3=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.720     3.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/Q
                         net (fo=6, routed)           1.213     4.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.146     4.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[3]_i_5/O
                         net (fo=1, routed)           0.866     5.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/p_1_in[0]
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     6.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.562    11.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X55Y75         LUT3 (Prop_lut3_I1_O)        0.329    12.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[251]_i_1/O
                         net (fo=1, routed)           0.000    12.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/add_out[251]
    SLICE_X55Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.519    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X55Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[251]/C
                         clock pessimism              0.115    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.029    12.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[251]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[243]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 5.352ns (59.394%)  route 3.659ns (40.606%))
  Logic Levels:           35  (CARRY4=33 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.720     3.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/Q
                         net (fo=6, routed)           1.213     4.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.146     4.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[3]_i_5/O
                         net (fo=1, routed)           0.866     5.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/p_1_in[0]
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     6.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.571    11.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I1_O)        0.329    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg[243]_i_1/O
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg[243]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    12.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[243]/C
                         clock pessimism              0.115    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.031    12.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[243]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 5.352ns (59.434%)  route 3.653ns (40.566%))
  Logic Levels:           35  (CARRY4=33 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.720     3.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/Q
                         net (fo=6, routed)           1.213     4.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.146     4.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[3]_i_5/O
                         net (fo=1, routed)           0.866     5.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/p_1_in[0]
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     6.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.565    11.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I1_O)        0.329    12.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg[236]_i_1/O
                         net (fo=1, routed)           0.000    12.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg[236]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    12.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[236]/C
                         clock pessimism              0.115    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.029    12.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[236]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/pre_process_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 5.391ns (59.588%)  route 3.656ns (40.412%))
  Logic Levels:           35  (CARRY4=33 LUT3=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.723     3.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/clk
    SLICE_X77Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/pre_process_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y30         FDCE (Prop_fdce_C_Q)         0.456     3.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/pre_process_reg_replica_1/Q
                         net (fo=146, routed)         1.296     4.769    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/pre_process_repN_1
    SLICE_X79Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.637     5.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/p_1_in[0]
    SLICE_X80Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.713    11.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X84Y75         LUT3 (Prop_lut3_I1_O)        0.358    12.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg[256]_i_1/O
                         net (fo=1, routed)           0.000    12.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/add_out[256]
    SLICE_X84Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/clk
    SLICE_X84Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[256]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X84Y75         FDRE (Setup_fdre_C_D)        0.075    12.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/B_plus_N_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 5.352ns (59.454%)  route 3.650ns (40.546%))
  Logic Levels:           35  (CARRY4=33 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.720     3.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/Q
                         net (fo=6, routed)           1.213     4.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.146     4.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[3]_i_5/O
                         net (fo=1, routed)           0.866     5.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/p_1_in[0]
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     6.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.562    11.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I1_O)        0.329    12.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg[242]_i_1/O
                         net (fo=1, routed)           0.000    12.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg[242]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    12.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[242]/C
                         clock pessimism              0.115    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.031    12.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/U_reg_reg[242]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 5.345ns (58.805%)  route 3.744ns (41.195%))
  Logic Levels:           35  (CARRY4=33 LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.720     3.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/Q
                         net (fo=6, routed)           1.213     4.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.146     4.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[3]_i_5/O
                         net (fo=1, routed)           0.866     5.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/p_1_in[0]
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     6.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.657    11.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.322    12.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[236]_i_1/O
                         net (fo=1, routed)           0.000    12.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/add_out[236]
    SLICE_X62Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X62Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[236]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)        0.118    12.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[236]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 5.345ns (58.914%)  route 3.728ns (41.086%))
  Logic Levels:           35  (CARRY4=33 LUT3=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.720     3.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X63Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[0]/Q
                         net (fo=6, routed)           1.213     4.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.146     4.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[3]_i_5/O
                         net (fo=1, routed)           0.866     5.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/p_1_in[0]
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     6.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[3]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[127]_i_1_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=257, routed)         1.640    11.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X58Y73         LUT3 (Prop_lut3_I1_O)        0.322    12.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg[248]_i_1/O
                         net (fo=1, routed)           0.000    12.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/add_out[248]
    SLICE_X58Y73         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.522    12.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X58Y73         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[248]/C
                         clock pessimism              0.115    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X58Y73         FDRE (Setup_fdre_C_D)        0.118    12.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/B_plus_N_reg_reg[248]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  0.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.537%)  route 0.197ns (48.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X50Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg_reg[164]/Q
                         net (fo=1, routed)           0.197     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg__0[164]
    SLICE_X50Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg[163]_i_1__0/O
                         net (fo=1, routed)           0.000     1.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg[163]_i_1__0_n_0
    SLICE_X50Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X50Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg_reg[163]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.121     1.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/A_reg_reg[163]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[20][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[159]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.319%)  route 0.174ns (57.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.554     0.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[20][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[20][31]/Q
                         net (fo=2, routed)           0.174     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[255]_0[159]
    SLICE_X51Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X51Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[159]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y58         FDCE (Hold_fdce_C_D)         0.017     1.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[159]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/n_reg_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.737%)  route 0.214ns (60.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X49Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/n_reg_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/n_reg_reg[109]/Q
                         net (fo=2, routed)           0.214     1.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[255]_0[109]
    SLICE_X53Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X53Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[109]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.066     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.575%)  route 0.163ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.546     0.882    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y26         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/Q
                         net (fo=1, routed)           0.163     1.193    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[7]
    SLICE_X48Y25         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y25         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.017     1.161    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/n_reg_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.733%)  route 0.233ns (62.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X47Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/n_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/n_reg_reg[110]/Q
                         net (fo=2, routed)           0.233     1.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[255]_0[110]
    SLICE_X53Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X53Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[110]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.072     1.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/N_reg_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[22][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[203]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.028%)  route 0.220ns (60.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.554     0.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X49Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[22][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[22][11]/Q
                         net (fo=2, routed)           0.220     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[255]_0[203]
    SLICE_X51Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X51Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[203]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y59         FDCE (Hold_fdce_C_D)         0.066     1.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r2_reg_reg[203]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y20         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.114    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X26Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.848     1.214    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X26Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.283     0.931    
    SLICE_X26Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.077    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X23Y47         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1086]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X22Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.864     1.230    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X22Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.285     0.945    
    SLICE_X22Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.591     0.927    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.123    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X30Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X30Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X30Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.558     0.894    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.090    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X34Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.822     1.188    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X34Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.281     0.907    
    SLICE_X34Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.054    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y10    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y14    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y14    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y16    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y16    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/flag2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 0.580ns (7.035%)  route 7.665ns (92.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.414    11.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/reset_n_0
    SLICE_X88Y27         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/flag2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.549    12.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X88Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/flag2_reg/C
                         clock pessimism              0.115    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X88Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/flag2_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msg_last_flag_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 0.580ns (7.035%)  route 7.665ns (92.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.414    11.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/reset_n_0
    SLICE_X88Y27         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msg_last_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.549    12.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X88Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msg_last_flag_reg/C
                         clock pessimism              0.115    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X88Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msg_last_flag_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/pre_process_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.240ns  (logic 0.580ns (7.039%)  route 7.660ns (92.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.410    11.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/done_reg_reg_7
    SLICE_X89Y27         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/pre_process_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.549    12.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/clk
    SLICE_X89Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/pre_process_reg/C
                         clock pessimism              0.115    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X89Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/p_monpro/pre_process_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 0.580ns (7.054%)  route 7.642ns (92.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.392    11.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n_0
    SLICE_X88Y25         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.546    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/clk
    SLICE_X88Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/count_reg[6]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X88Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 0.580ns (7.054%)  route 7.642ns (92.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.392    11.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n_0
    SLICE_X88Y25         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.546    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/clk
    SLICE_X88Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/count_reg[7]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X88Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.580ns (7.056%)  route 7.640ns (92.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.389    11.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X83Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.547    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X83Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[11]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X83Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.580ns (7.056%)  route 7.640ns (92.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.389    11.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X83Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.547    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X83Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[3]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X83Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.580ns (7.056%)  route 7.640ns (92.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.389    11.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X83Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.547    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X83Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[7]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X83Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.580ns (7.056%)  route 7.640ns (92.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.389    11.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X83Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.547    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X83Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[9]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X83Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/result_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 0.580ns (7.064%)  route 7.631ns (92.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.251     5.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        5.380    11.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X87Y28         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.551    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X87Y28         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buf_reg[0]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X87Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  1.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[240]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.443%)  route 1.198ns (86.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.231     2.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X54Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[240]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.832     1.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X54Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[240]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X54Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[240]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[241]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.443%)  route 1.198ns (86.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.231     2.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X54Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[241]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.832     1.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X54Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[241]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X54Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[241]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[247]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.443%)  route 1.198ns (86.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.231     2.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X54Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[247]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.832     1.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X54Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[247]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X54Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[247]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[242]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.443%)  route 1.198ns (86.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.231     2.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X55Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[242]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.832     1.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X55Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[242]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X55Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[242]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[244]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.443%)  route 1.198ns (86.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.231     2.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X55Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[244]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.832     1.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X55Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[244]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X55Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[244]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[249]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.186ns (13.060%)  route 1.238ns (86.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.271     2.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X59Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[249]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.831     1.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X59Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[249]/C
                         clock pessimism             -0.035     1.162    
    SLICE_X59Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[249]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[251]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.186ns (13.060%)  route 1.238ns (86.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.271     2.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X59Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.831     1.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X59Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[251]/C
                         clock pessimism             -0.035     1.162    
    SLICE_X59Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[251]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[253]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.446%)  route 1.308ns (87.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.342     2.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X62Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.832     1.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X62Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[253]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X62Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[231]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.186ns (12.439%)  route 1.309ns (87.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.343     2.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X59Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[231]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.836     1.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X59Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[231]/C
                         clock pessimism             -0.035     1.167    
    SLICE_X59Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[231]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[237]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.186ns (12.439%)  route 1.309ns (87.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.967     1.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/reset_n
    SLICE_X54Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/r_monpro/axi_awready_i_1/O
                         net (fo=3237, routed)        0.343     2.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/reset_n_0
    SLICE_X59Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[237]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.836     1.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/clk
    SLICE_X59Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[237]/C
                         clock pessimism             -0.035     1.167    
    SLICE_X59Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_MonExp/product_reg_reg[237]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  1.312    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.789ns  (logic 0.124ns (6.932%)  route 1.665ns (93.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.665     1.665    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.789 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.789    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.480     2.659    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.045ns (6.449%)  route 0.653ns (93.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.653     0.653    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.698 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.698    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.825     1.191    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 0.580ns (10.462%)  route 4.964ns (89.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.668     8.069    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X59Y17         LUT1 (Prop_lut1_I0_O)        0.124     8.193 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.295     8.489    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X59Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.547     2.727    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X59Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.370ns  (logic 0.456ns (10.434%)  route 3.914ns (89.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.914     7.315    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X58Y30         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.543     2.722    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X58Y30         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.609ns (15.238%)  route 3.388ns (84.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.726     3.020    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.718     6.194    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.153     6.347 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.669     7.017    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.492     2.671    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.609ns (15.238%)  route 3.388ns (84.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.726     3.020    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.718     6.194    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.153     6.347 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.669     7.017    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.492     2.671    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.609ns (15.238%)  route 3.388ns (84.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.726     3.020    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.718     6.194    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.153     6.347 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.669     7.017    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.492     2.671    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.808%)  route 3.337ns (85.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.726     3.020    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.809     6.285    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.409 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     6.937    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.578     2.758    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.808%)  route 3.337ns (85.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.726     3.020    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.809     6.285    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.409 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     6.937    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.578     2.758    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.808%)  route 3.337ns (85.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.726     3.020    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.809     6.285    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.409 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     6.937    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.578     2.758    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.580ns (14.969%)  route 3.295ns (85.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.726     3.020    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.718     6.194    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.318 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     6.895    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X46Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.489     2.668    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.580ns (14.969%)  route 3.295ns (85.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.726     3.020    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.718     6.194    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.318 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     6.895    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X46Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.489     2.668    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.676%)  route 0.481ns (77.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.481     1.513    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X44Y89         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.822     1.188    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X44Y89         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.393%)  route 0.490ns (72.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.297     1.353    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y8          LUT1 (Prop_lut1_I0_O)        0.044     1.397 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.591    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y8          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.849     1.215    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y8          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.393%)  route 0.490ns (72.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.297     1.353    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y8          LUT1 (Prop_lut1_I0_O)        0.044     1.397 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.591    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y8          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.849     1.215    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y8          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.393%)  route 0.490ns (72.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.297     1.353    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y8          LUT1 (Prop_lut1_I0_O)        0.044     1.397 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.591    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y8          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.849     1.215    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y8          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.949%)  route 0.531ns (74.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.297     1.353    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.398 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.234     1.632    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y5          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.850     1.216    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y5          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.949%)  route 0.531ns (74.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.297     1.353    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.398 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.234     1.632    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y5          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.850     1.216    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y5          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.949%)  route 0.531ns (74.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.297     1.353    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.398 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.234     1.632    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y5          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.850     1.216    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y5          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.666%)  route 0.810ns (81.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.631     1.688    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.912    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y13         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.824     1.190    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y13         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.666%)  route 0.810ns (81.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.631     1.688    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.912    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y13         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.824     1.190    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y13         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.666%)  route 0.810ns (81.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X55Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.631     1.688    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.912    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y13         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.824     1.190    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y13         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





