/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 336 64 352 232)
	(text "INPUT" (rect 6 125 16 153)(font "Arial" (font_size 6))(vertical))
	(text "B" (rect 4 5 16 12)(font "Arial" )(vertical))
	(pt 8 168)
	(drawing
		(line (pt 4 84)(pt 4 109))
		(line (pt 12 84)(pt 12 109))
		(line (pt 8 113)(pt 8 168))
		(line (pt 4 84)(pt 12 84))
		(line (pt 12 109)(pt 8 113))
		(line (pt 4 109)(pt 8 113))
	)
	(rotate270)
	(text "VCC" (rect -1 128 9 148)(font "Arial" (font_size 6))(vertical))
	(annotation_block (location)(rect 352 200 416 216))
)
(pin
	(input)
	(rect 288 64 304 232)
	(text "INPUT" (rect 6 125 16 153)(font "Arial" (font_size 6))(vertical))
	(text "A" (rect 4 5 16 13)(font "Arial" )(vertical))
	(pt 8 168)
	(drawing
		(line (pt 4 84)(pt 4 109))
		(line (pt 12 84)(pt 12 109))
		(line (pt 8 113)(pt 8 168))
		(line (pt 4 84)(pt 12 84))
		(line (pt 12 109)(pt 8 113))
		(line (pt 4 109)(pt 8 113))
	)
	(rotate270)
	(text "VCC" (rect -1 128 9 148)(font "Arial" (font_size 6))(vertical))
	(annotation_block (location)(rect 224 200 288 216))
)
(pin
	(output)
	(rect 600 264 776 280)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "FG" (rect 90 0 105 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 776 280 832 296))
)
(pin
	(output)
	(rect 616 400 792 416)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "FV" (rect 90 0 105 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 792 416 856 432))
)
(symbol
	(rect 464 240 560 336)
	(text "GateLevelAND" (rect 5 0 88 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 80 25 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Ag" (rect 0 0 16 14)(font "Arial" (font_size 8)))
		(text "Ag" (rect 21 27 37 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Bg" (rect 0 0 15 14)(font "Arial" (font_size 8)))
		(text "Bg" (rect 21 43 36 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 96 32)
		(output)
		(text "Fg" (rect 0 0 14 14)(font "Arial" (font_size 8)))
		(text "Fg" (rect 61 27 75 41)(font "Arial" (font_size 8)))
		(line (pt 96 32)(pt 80 32))
	)
	(drawing
		(rectangle (rect 16 16 80 80))
	)
)
(symbol
	(rect 448 376 576 456)
	(text "VerilogAND" (rect 5 0 61 12)(font "Arial" ))
	(text "inst1" (rect 8 64 31 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Av" (rect 0 0 14 12)(font "Arial" ))
		(text "Av" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Bv" (rect 0 0 14 12)(font "Arial" ))
		(text "Bv" (rect 21 43 35 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 128 32)
		(output)
		(text "Fv" (rect 0 0 14 12)(font "Arial" ))
		(text "Fv" (rect 96 27 110 39)(font "Arial" ))
		(line (pt 128 32)(pt 112 32))
	)
	(drawing
		(rectangle (rect 16 16 112 64))
	)
)
(connector
	(pt 600 272)
	(pt 560 272)
)
(connector
	(pt 616 408)
	(pt 576 408)
)
(connector
	(pt 344 288)
	(pt 464 288)
)
(connector
	(pt 296 272)
	(pt 464 272)
)
(connector
	(pt 344 232)
	(pt 344 288)
)
(connector
	(pt 344 288)
	(pt 344 424)
)
(connector
	(pt 344 424)
	(pt 448 424)
)
(connector
	(pt 296 232)
	(pt 296 272)
)
(connector
	(pt 296 272)
	(pt 296 408)
)
(connector
	(pt 296 408)
	(pt 448 408)
)
(junction (pt 344 288))
(junction (pt 296 272))
(title_block
	(rect 464 80 832 200)
	(section (rect 0 24 368 48)(text "COMPANY" (rect 2 0 57 12)(font "Arial" ))(text "Steven Jennings Incorporated" (rect 56 2 297 20)(font "Arial" (font_size 12)))(border))
	(section (rect 0 96 240 120)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "Mon Feb 27 20:52:17 2017" (rect 56 3 238 19)(font "Arial" (font_size 10)))(date)(border))
	(section (rect 0 48 368 72)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Steven Jennings" (rect 56 2 190 20)(font "Arial" (font_size 12)))(border))
	(section (rect 0 72 280 96)(text "NUMBER" (rect 2 0 49 12)(font "Arial" ))(text "1.00" (rect 56 1 85 17)(font "Arial" (font_size 10)))(border))
	(section (rect 310 96 368 120)(text "OF" (rect 10 0 25 12)(font "Arial" ))(text "1" (rect 34 4 42 20)(font "Arial" (font_size 10))))
	(section (rect 280 72 368 96)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "A" (rect 43 1 53 17)(font "Arial" (font_size 10)))(border))
	(section (rect 240 96 310 120)(text "SHEET" (rect 2 0 37 12)(font "Arial" ))(text "1" (rect 55 5 63 21)(font "Arial" (font_size 10))))
	(section (rect 0 0 368 24)(text "TITLE" (rect 2 0 30 12)(font "Arial" ))(text "AND Gate using Gate-Leve and Verilog" (rect 56 2 379 20)(font "Arial" (font_size 12)))(border))
	(drawing
	)
)
