{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667029253979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667029253979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 13:10:53 2022 " "Processing started: Sat Oct 29 13:10:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667029253979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667029253979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part_02 -c part_02 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part_02 -c part_02 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667029253979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1667029254230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1667029254230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2d_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file b2d_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2d_7seg " "Found entity 1: b2d_7seg" {  } { { "b2d_7seg.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/b2d_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667029263581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667029263581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667029263582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667029263582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_a.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_A " "Found entity 1: circuit_A" {  } { { "circuit_A.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/circuit_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667029263583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667029263583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_b.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_B " "Found entity 1: circuit_B" {  } { { "circuit_B.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/circuit_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667029263584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667029263584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4bit_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4bit_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4bit_2to1 " "Found entity 1: mux_4bit_2to1" {  } { { "mux_4bit_2to1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/mux_4bit_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667029263585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667029263585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667029263586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667029263586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1667029263666 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 part2.v(4) " "Output port \"HEX2\" at part2.v(4) has no driver" {  } { { "part2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/part2.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667029263677 "|part2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 part2.v(4) " "Output port \"HEX3\" at part2.v(4) has no driver" {  } { { "part2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/part2.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667029263677 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:C0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:C0\"" {  } { { "part2.v" "C0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/part2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667029263715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_A circuit_A:A0 " "Elaborating entity \"circuit_A\" for hierarchy \"circuit_A:A0\"" {  } { { "part2.v" "A0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/part2.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667029263717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit_2to1 mux_4bit_2to1:M0 " "Elaborating entity \"mux_4bit_2to1\" for hierarchy \"mux_4bit_2to1:M0\"" {  } { { "part2.v" "M0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/part2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667029263718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_B circuit_B:B0 " "Elaborating entity \"circuit_B\" for hierarchy \"circuit_B:B0\"" {  } { { "part2.v" "B0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/part2.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667029263722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_7seg b2d_7seg:S0 " "Elaborating entity \"b2d_7seg\" for hierarchy \"b2d_7seg:S0\"" {  } { { "part2.v" "S0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 02/part_02/part2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667029263726 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1667029263782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667029263805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 13:11:03 2022 " "Processing ended: Sat Oct 29 13:11:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667029263805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667029263805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667029263805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667029263805 ""}
