

================================================================
== Vitis HLS Report for 'read_u1_FT0'
================================================================
* Date:           Thu Dec  5 15:41:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  2.559 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.173 us|  0.173 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_810_1  |       36|       36|        13|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      173|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    16|      235|      246|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     6525|    -|
|Register             |        -|     -|      107|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|      342|     6976|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U45  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U46  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U47  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U48  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U49  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U50  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U51  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U52  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U53  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U54  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U55  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U56  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U57  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U58  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U59  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U60  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |urem_9ns_7ns_6_13_1_U44  |urem_9ns_7ns_6_13_1  |        0|   0|  235|  150|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|  16|  235|  246|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln810_fu_5644_p2       |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1295          |       and|   0|  0|   2|           1|           1|
    |icmp_ln810_fu_5632_p2      |      icmp|   0|  0|  16|           9|           8|
    |or_ln814_fu_6580_p2        |        or|   0|  0|   9|           9|           1|
    |or_ln815_fu_6649_p2        |        or|   0|  0|   9|           9|           2|
    |or_ln816_fu_6718_p2        |        or|   0|  0|   9|           9|           2|
    |or_ln817_fu_6787_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln818_fu_6856_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln819_fu_6925_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln820_fu_6994_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln821_fu_7063_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln822_fu_7132_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln823_fu_7201_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln824_fu_7270_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln825_fu_7339_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln826_fu_7408_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln827_fu_7477_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln828_fu_7546_p2        |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 173|         156|          66|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_d0_12             |   9|          2|    9|         18|
    |d0_fu_294                          |   9|          2|    9|         18|
    |fifo_u1_from_off_chip_to_S0_blk_n  |   9|          2|    1|          2|
    |u1_0_address0                      |  81|         17|    4|         68|
    |u1_0_d0                            |  81|         17|   32|        544|
    |u1_10_address0                     |  81|         17|    4|         68|
    |u1_10_d0                           |  81|         17|   32|        544|
    |u1_11_address0                     |  81|         17|    4|         68|
    |u1_11_d0                           |  81|         17|   32|        544|
    |u1_12_address0                     |  81|         17|    4|         68|
    |u1_12_d0                           |  81|         17|   32|        544|
    |u1_13_address0                     |  81|         17|    4|         68|
    |u1_13_d0                           |  81|         17|   32|        544|
    |u1_14_address0                     |  81|         17|    4|         68|
    |u1_14_d0                           |  81|         17|   32|        544|
    |u1_15_address0                     |  81|         17|    4|         68|
    |u1_15_d0                           |  81|         17|   32|        544|
    |u1_16_address0                     |  81|         17|    4|         68|
    |u1_16_d0                           |  81|         17|   32|        544|
    |u1_17_address0                     |  81|         17|    4|         68|
    |u1_17_d0                           |  81|         17|   32|        544|
    |u1_18_address0                     |  81|         17|    4|         68|
    |u1_18_d0                           |  81|         17|   32|        544|
    |u1_19_address0                     |  81|         17|    4|         68|
    |u1_19_d0                           |  81|         17|   32|        544|
    |u1_1_address0                      |  81|         17|    4|         68|
    |u1_1_d0                            |  81|         17|   32|        544|
    |u1_20_address0                     |  81|         17|    4|         68|
    |u1_20_d0                           |  81|         17|   32|        544|
    |u1_21_address0                     |  81|         17|    4|         68|
    |u1_21_d0                           |  81|         17|   32|        544|
    |u1_22_address0                     |  81|         17|    4|         68|
    |u1_22_d0                           |  81|         17|   32|        544|
    |u1_23_address0                     |  81|         17|    4|         68|
    |u1_23_d0                           |  81|         17|   32|        544|
    |u1_24_address0                     |  81|         17|    4|         68|
    |u1_24_d0                           |  81|         17|   32|        544|
    |u1_25_address0                     |  81|         17|    4|         68|
    |u1_25_d0                           |  81|         17|   32|        544|
    |u1_26_address0                     |  81|         17|    4|         68|
    |u1_26_d0                           |  81|         17|   32|        544|
    |u1_27_address0                     |  81|         17|    4|         68|
    |u1_27_d0                           |  81|         17|   32|        544|
    |u1_28_address0                     |  81|         17|    4|         68|
    |u1_28_d0                           |  81|         17|   32|        544|
    |u1_29_address0                     |  81|         17|    4|         68|
    |u1_29_d0                           |  81|         17|   32|        544|
    |u1_2_address0                      |  81|         17|    4|         68|
    |u1_2_d0                            |  81|         17|   32|        544|
    |u1_30_address0                     |  81|         17|    4|         68|
    |u1_30_d0                           |  81|         17|   32|        544|
    |u1_31_address0                     |  81|         17|    4|         68|
    |u1_31_d0                           |  81|         17|   32|        544|
    |u1_32_address0                     |  81|         17|    4|         68|
    |u1_32_d0                           |  81|         17|   32|        544|
    |u1_33_address0                     |  81|         17|    4|         68|
    |u1_33_d0                           |  81|         17|   32|        544|
    |u1_34_address0                     |  81|         17|    4|         68|
    |u1_34_d0                           |  81|         17|   32|        544|
    |u1_35_address0                     |  81|         17|    4|         68|
    |u1_35_d0                           |  81|         17|   32|        544|
    |u1_36_address0                     |  81|         17|    4|         68|
    |u1_36_d0                           |  81|         17|   32|        544|
    |u1_37_address0                     |  81|         17|    4|         68|
    |u1_37_d0                           |  81|         17|   32|        544|
    |u1_38_address0                     |  81|         17|    4|         68|
    |u1_38_d0                           |  81|         17|   32|        544|
    |u1_39_address0                     |  81|         17|    4|         68|
    |u1_39_d0                           |  81|         17|   32|        544|
    |u1_3_address0                      |  81|         17|    4|         68|
    |u1_3_d0                            |  81|         17|   32|        544|
    |u1_4_address0                      |  81|         17|    4|         68|
    |u1_4_d0                            |  81|         17|   32|        544|
    |u1_5_address0                      |  81|         17|    4|         68|
    |u1_5_d0                            |  81|         17|   32|        544|
    |u1_6_address0                      |  81|         17|    4|         68|
    |u1_6_d0                            |  81|         17|   32|        544|
    |u1_7_address0                      |  81|         17|    4|         68|
    |u1_7_d0                            |  81|         17|   32|        544|
    |u1_8_address0                      |  81|         17|    4|         68|
    |u1_8_d0                            |  81|         17|   32|        544|
    |u1_9_address0                      |  81|         17|    4|         68|
    |u1_9_d0                            |  81|         17|   32|        544|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |6525|       1370| 1461|      24522|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d0_12_reg_7622                     |   9|   0|    9|          0|
    |d0_fu_294                          |   9|   0|    9|          0|
    |d0_12_reg_7622                     |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 107|  32|   52|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|                  read_u1_FT0|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|                  read_u1_FT0|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|                  read_u1_FT0|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|                  read_u1_FT0|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|                  read_u1_FT0|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|                  read_u1_FT0|  return value|
|fifo_u1_from_off_chip_to_S0_dout            |   in|  512|     ap_fifo|  fifo_u1_from_off_chip_to_S0|       pointer|
|fifo_u1_from_off_chip_to_S0_num_data_valid  |   in|   11|     ap_fifo|  fifo_u1_from_off_chip_to_S0|       pointer|
|fifo_u1_from_off_chip_to_S0_fifo_cap        |   in|   11|     ap_fifo|  fifo_u1_from_off_chip_to_S0|       pointer|
|fifo_u1_from_off_chip_to_S0_empty_n         |   in|    1|     ap_fifo|  fifo_u1_from_off_chip_to_S0|       pointer|
|fifo_u1_from_off_chip_to_S0_read            |  out|    1|     ap_fifo|  fifo_u1_from_off_chip_to_S0|       pointer|
|u1_0_address0                               |  out|    4|   ap_memory|                         u1_0|         array|
|u1_0_ce0                                    |  out|    1|   ap_memory|                         u1_0|         array|
|u1_0_we0                                    |  out|    1|   ap_memory|                         u1_0|         array|
|u1_0_d0                                     |  out|   32|   ap_memory|                         u1_0|         array|
|u1_1_address0                               |  out|    4|   ap_memory|                         u1_1|         array|
|u1_1_ce0                                    |  out|    1|   ap_memory|                         u1_1|         array|
|u1_1_we0                                    |  out|    1|   ap_memory|                         u1_1|         array|
|u1_1_d0                                     |  out|   32|   ap_memory|                         u1_1|         array|
|u1_2_address0                               |  out|    4|   ap_memory|                         u1_2|         array|
|u1_2_ce0                                    |  out|    1|   ap_memory|                         u1_2|         array|
|u1_2_we0                                    |  out|    1|   ap_memory|                         u1_2|         array|
|u1_2_d0                                     |  out|   32|   ap_memory|                         u1_2|         array|
|u1_3_address0                               |  out|    4|   ap_memory|                         u1_3|         array|
|u1_3_ce0                                    |  out|    1|   ap_memory|                         u1_3|         array|
|u1_3_we0                                    |  out|    1|   ap_memory|                         u1_3|         array|
|u1_3_d0                                     |  out|   32|   ap_memory|                         u1_3|         array|
|u1_4_address0                               |  out|    4|   ap_memory|                         u1_4|         array|
|u1_4_ce0                                    |  out|    1|   ap_memory|                         u1_4|         array|
|u1_4_we0                                    |  out|    1|   ap_memory|                         u1_4|         array|
|u1_4_d0                                     |  out|   32|   ap_memory|                         u1_4|         array|
|u1_5_address0                               |  out|    4|   ap_memory|                         u1_5|         array|
|u1_5_ce0                                    |  out|    1|   ap_memory|                         u1_5|         array|
|u1_5_we0                                    |  out|    1|   ap_memory|                         u1_5|         array|
|u1_5_d0                                     |  out|   32|   ap_memory|                         u1_5|         array|
|u1_6_address0                               |  out|    4|   ap_memory|                         u1_6|         array|
|u1_6_ce0                                    |  out|    1|   ap_memory|                         u1_6|         array|
|u1_6_we0                                    |  out|    1|   ap_memory|                         u1_6|         array|
|u1_6_d0                                     |  out|   32|   ap_memory|                         u1_6|         array|
|u1_7_address0                               |  out|    4|   ap_memory|                         u1_7|         array|
|u1_7_ce0                                    |  out|    1|   ap_memory|                         u1_7|         array|
|u1_7_we0                                    |  out|    1|   ap_memory|                         u1_7|         array|
|u1_7_d0                                     |  out|   32|   ap_memory|                         u1_7|         array|
|u1_8_address0                               |  out|    4|   ap_memory|                         u1_8|         array|
|u1_8_ce0                                    |  out|    1|   ap_memory|                         u1_8|         array|
|u1_8_we0                                    |  out|    1|   ap_memory|                         u1_8|         array|
|u1_8_d0                                     |  out|   32|   ap_memory|                         u1_8|         array|
|u1_9_address0                               |  out|    4|   ap_memory|                         u1_9|         array|
|u1_9_ce0                                    |  out|    1|   ap_memory|                         u1_9|         array|
|u1_9_we0                                    |  out|    1|   ap_memory|                         u1_9|         array|
|u1_9_d0                                     |  out|   32|   ap_memory|                         u1_9|         array|
|u1_10_address0                              |  out|    4|   ap_memory|                        u1_10|         array|
|u1_10_ce0                                   |  out|    1|   ap_memory|                        u1_10|         array|
|u1_10_we0                                   |  out|    1|   ap_memory|                        u1_10|         array|
|u1_10_d0                                    |  out|   32|   ap_memory|                        u1_10|         array|
|u1_11_address0                              |  out|    4|   ap_memory|                        u1_11|         array|
|u1_11_ce0                                   |  out|    1|   ap_memory|                        u1_11|         array|
|u1_11_we0                                   |  out|    1|   ap_memory|                        u1_11|         array|
|u1_11_d0                                    |  out|   32|   ap_memory|                        u1_11|         array|
|u1_12_address0                              |  out|    4|   ap_memory|                        u1_12|         array|
|u1_12_ce0                                   |  out|    1|   ap_memory|                        u1_12|         array|
|u1_12_we0                                   |  out|    1|   ap_memory|                        u1_12|         array|
|u1_12_d0                                    |  out|   32|   ap_memory|                        u1_12|         array|
|u1_13_address0                              |  out|    4|   ap_memory|                        u1_13|         array|
|u1_13_ce0                                   |  out|    1|   ap_memory|                        u1_13|         array|
|u1_13_we0                                   |  out|    1|   ap_memory|                        u1_13|         array|
|u1_13_d0                                    |  out|   32|   ap_memory|                        u1_13|         array|
|u1_14_address0                              |  out|    4|   ap_memory|                        u1_14|         array|
|u1_14_ce0                                   |  out|    1|   ap_memory|                        u1_14|         array|
|u1_14_we0                                   |  out|    1|   ap_memory|                        u1_14|         array|
|u1_14_d0                                    |  out|   32|   ap_memory|                        u1_14|         array|
|u1_15_address0                              |  out|    4|   ap_memory|                        u1_15|         array|
|u1_15_ce0                                   |  out|    1|   ap_memory|                        u1_15|         array|
|u1_15_we0                                   |  out|    1|   ap_memory|                        u1_15|         array|
|u1_15_d0                                    |  out|   32|   ap_memory|                        u1_15|         array|
|u1_16_address0                              |  out|    4|   ap_memory|                        u1_16|         array|
|u1_16_ce0                                   |  out|    1|   ap_memory|                        u1_16|         array|
|u1_16_we0                                   |  out|    1|   ap_memory|                        u1_16|         array|
|u1_16_d0                                    |  out|   32|   ap_memory|                        u1_16|         array|
|u1_17_address0                              |  out|    4|   ap_memory|                        u1_17|         array|
|u1_17_ce0                                   |  out|    1|   ap_memory|                        u1_17|         array|
|u1_17_we0                                   |  out|    1|   ap_memory|                        u1_17|         array|
|u1_17_d0                                    |  out|   32|   ap_memory|                        u1_17|         array|
|u1_18_address0                              |  out|    4|   ap_memory|                        u1_18|         array|
|u1_18_ce0                                   |  out|    1|   ap_memory|                        u1_18|         array|
|u1_18_we0                                   |  out|    1|   ap_memory|                        u1_18|         array|
|u1_18_d0                                    |  out|   32|   ap_memory|                        u1_18|         array|
|u1_19_address0                              |  out|    4|   ap_memory|                        u1_19|         array|
|u1_19_ce0                                   |  out|    1|   ap_memory|                        u1_19|         array|
|u1_19_we0                                   |  out|    1|   ap_memory|                        u1_19|         array|
|u1_19_d0                                    |  out|   32|   ap_memory|                        u1_19|         array|
|u1_20_address0                              |  out|    4|   ap_memory|                        u1_20|         array|
|u1_20_ce0                                   |  out|    1|   ap_memory|                        u1_20|         array|
|u1_20_we0                                   |  out|    1|   ap_memory|                        u1_20|         array|
|u1_20_d0                                    |  out|   32|   ap_memory|                        u1_20|         array|
|u1_21_address0                              |  out|    4|   ap_memory|                        u1_21|         array|
|u1_21_ce0                                   |  out|    1|   ap_memory|                        u1_21|         array|
|u1_21_we0                                   |  out|    1|   ap_memory|                        u1_21|         array|
|u1_21_d0                                    |  out|   32|   ap_memory|                        u1_21|         array|
|u1_22_address0                              |  out|    4|   ap_memory|                        u1_22|         array|
|u1_22_ce0                                   |  out|    1|   ap_memory|                        u1_22|         array|
|u1_22_we0                                   |  out|    1|   ap_memory|                        u1_22|         array|
|u1_22_d0                                    |  out|   32|   ap_memory|                        u1_22|         array|
|u1_23_address0                              |  out|    4|   ap_memory|                        u1_23|         array|
|u1_23_ce0                                   |  out|    1|   ap_memory|                        u1_23|         array|
|u1_23_we0                                   |  out|    1|   ap_memory|                        u1_23|         array|
|u1_23_d0                                    |  out|   32|   ap_memory|                        u1_23|         array|
|u1_24_address0                              |  out|    4|   ap_memory|                        u1_24|         array|
|u1_24_ce0                                   |  out|    1|   ap_memory|                        u1_24|         array|
|u1_24_we0                                   |  out|    1|   ap_memory|                        u1_24|         array|
|u1_24_d0                                    |  out|   32|   ap_memory|                        u1_24|         array|
|u1_25_address0                              |  out|    4|   ap_memory|                        u1_25|         array|
|u1_25_ce0                                   |  out|    1|   ap_memory|                        u1_25|         array|
|u1_25_we0                                   |  out|    1|   ap_memory|                        u1_25|         array|
|u1_25_d0                                    |  out|   32|   ap_memory|                        u1_25|         array|
|u1_26_address0                              |  out|    4|   ap_memory|                        u1_26|         array|
|u1_26_ce0                                   |  out|    1|   ap_memory|                        u1_26|         array|
|u1_26_we0                                   |  out|    1|   ap_memory|                        u1_26|         array|
|u1_26_d0                                    |  out|   32|   ap_memory|                        u1_26|         array|
|u1_27_address0                              |  out|    4|   ap_memory|                        u1_27|         array|
|u1_27_ce0                                   |  out|    1|   ap_memory|                        u1_27|         array|
|u1_27_we0                                   |  out|    1|   ap_memory|                        u1_27|         array|
|u1_27_d0                                    |  out|   32|   ap_memory|                        u1_27|         array|
|u1_28_address0                              |  out|    4|   ap_memory|                        u1_28|         array|
|u1_28_ce0                                   |  out|    1|   ap_memory|                        u1_28|         array|
|u1_28_we0                                   |  out|    1|   ap_memory|                        u1_28|         array|
|u1_28_d0                                    |  out|   32|   ap_memory|                        u1_28|         array|
|u1_29_address0                              |  out|    4|   ap_memory|                        u1_29|         array|
|u1_29_ce0                                   |  out|    1|   ap_memory|                        u1_29|         array|
|u1_29_we0                                   |  out|    1|   ap_memory|                        u1_29|         array|
|u1_29_d0                                    |  out|   32|   ap_memory|                        u1_29|         array|
|u1_30_address0                              |  out|    4|   ap_memory|                        u1_30|         array|
|u1_30_ce0                                   |  out|    1|   ap_memory|                        u1_30|         array|
|u1_30_we0                                   |  out|    1|   ap_memory|                        u1_30|         array|
|u1_30_d0                                    |  out|   32|   ap_memory|                        u1_30|         array|
|u1_31_address0                              |  out|    4|   ap_memory|                        u1_31|         array|
|u1_31_ce0                                   |  out|    1|   ap_memory|                        u1_31|         array|
|u1_31_we0                                   |  out|    1|   ap_memory|                        u1_31|         array|
|u1_31_d0                                    |  out|   32|   ap_memory|                        u1_31|         array|
|u1_32_address0                              |  out|    4|   ap_memory|                        u1_32|         array|
|u1_32_ce0                                   |  out|    1|   ap_memory|                        u1_32|         array|
|u1_32_we0                                   |  out|    1|   ap_memory|                        u1_32|         array|
|u1_32_d0                                    |  out|   32|   ap_memory|                        u1_32|         array|
|u1_33_address0                              |  out|    4|   ap_memory|                        u1_33|         array|
|u1_33_ce0                                   |  out|    1|   ap_memory|                        u1_33|         array|
|u1_33_we0                                   |  out|    1|   ap_memory|                        u1_33|         array|
|u1_33_d0                                    |  out|   32|   ap_memory|                        u1_33|         array|
|u1_34_address0                              |  out|    4|   ap_memory|                        u1_34|         array|
|u1_34_ce0                                   |  out|    1|   ap_memory|                        u1_34|         array|
|u1_34_we0                                   |  out|    1|   ap_memory|                        u1_34|         array|
|u1_34_d0                                    |  out|   32|   ap_memory|                        u1_34|         array|
|u1_35_address0                              |  out|    4|   ap_memory|                        u1_35|         array|
|u1_35_ce0                                   |  out|    1|   ap_memory|                        u1_35|         array|
|u1_35_we0                                   |  out|    1|   ap_memory|                        u1_35|         array|
|u1_35_d0                                    |  out|   32|   ap_memory|                        u1_35|         array|
|u1_36_address0                              |  out|    4|   ap_memory|                        u1_36|         array|
|u1_36_ce0                                   |  out|    1|   ap_memory|                        u1_36|         array|
|u1_36_we0                                   |  out|    1|   ap_memory|                        u1_36|         array|
|u1_36_d0                                    |  out|   32|   ap_memory|                        u1_36|         array|
|u1_37_address0                              |  out|    4|   ap_memory|                        u1_37|         array|
|u1_37_ce0                                   |  out|    1|   ap_memory|                        u1_37|         array|
|u1_37_we0                                   |  out|    1|   ap_memory|                        u1_37|         array|
|u1_37_d0                                    |  out|   32|   ap_memory|                        u1_37|         array|
|u1_38_address0                              |  out|    4|   ap_memory|                        u1_38|         array|
|u1_38_ce0                                   |  out|    1|   ap_memory|                        u1_38|         array|
|u1_38_we0                                   |  out|    1|   ap_memory|                        u1_38|         array|
|u1_38_d0                                    |  out|   32|   ap_memory|                        u1_38|         array|
|u1_39_address0                              |  out|    4|   ap_memory|                        u1_39|         array|
|u1_39_ce0                                   |  out|    1|   ap_memory|                        u1_39|         array|
|u1_39_we0                                   |  out|    1|   ap_memory|                        u1_39|         array|
|u1_39_d0                                    |  out|   32|   ap_memory|                        u1_39|         array|
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+

