vhdl xil_defaultlib  \
"../../../bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/sim/bd_07e0_bsip_0.vhd" \
"../../../bd/system_wrapper/ip/system_wrapper_axi_gpio_0_0/sim/system_wrapper_axi_gpio_0_0.vhd" \
"../../../bd/system_wrapper/ip/system_wrapper_axi_gpio_0_1/sim/system_wrapper_axi_gpio_0_1.vhd" \
"../../../bd/system_wrapper/ip/system_wrapper_axi_smc_0/bd_0/ip/ip_1/sim/bd_7662_psr_aclk_0.vhd" \
"../../../bd/system_wrapper/ip/system_wrapper_rst_ps7_0_50M_0/sim/system_wrapper_rst_ps7_0_50M_0.vhd" \
"../../../bd/system_wrapper/ip/system_wrapper_axi_bram_ctrl_0_1/sim/system_wrapper_axi_bram_ctrl_0_1.vhd" \
"../../../bd/system_wrapper/ip/system_wrapper_axi_bram_ctrl_1_0/sim/system_wrapper_axi_bram_ctrl_1_0.vhd" \

# Do not sort compile order
nosort
