ARM GAS  /tmp/ccDWyoTR.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.delay_us,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	delay_us
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	delay_us:
  28              	.LVL0:
  29              	.LFB130:
  30              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /tmp/ccDWyoTR.s 			page 2


  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  43:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  46:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** static void MX_GPIO_Init(void);
  55:Core/Src/main.c **** static void MX_DMA_Init(void);
  56:Core/Src/main.c **** static void MX_SPI1_Init(void);
  57:Core/Src/main.c **** static void MX_TIM1_Init(void);
  58:Core/Src/main.c **** static void MX_TIM3_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** void draw_rect(uint16_t x, uint16_t y, uint16_t width, uint16_t height);
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  65:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/main.c **** uint16_t line = 0;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** uint8_t image [5750] = {0};
  69:Core/Src/main.c **** gdi_handle handle = {image, 23 * 8, 250};
  70:Core/Src/main.c **** uint8_t game_field[81] = {0};
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** void delay_us (uint16_t us)
  73:Core/Src/main.c **** {
  31              		.loc 1 73 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		@ link register save eliminated.
  74:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
  75:Core/Src/main.c ****   //__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_UPDATE);
  76:Core/Src/main.c ****   __HAL_TIM_SET_COUNTER(&htim3, 0);
  36              		.loc 1 76 3 view .LVU1
  37 0000 034B     		ldr	r3, .L5
  38 0002 1A68     		ldr	r2, [r3]
  39 0004 0023     		movs	r3, #0
ARM GAS  /tmp/ccDWyoTR.s 			page 3


  40 0006 5362     		str	r3, [r2, #36]
  77:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
  41              		.loc 1 77 2 view .LVU2
  42              	.L2:
  43              		.loc 1 77 35 discriminator 1 view .LVU3
  44              		.loc 1 77 23 is_stmt 0 discriminator 1 view .LVU4
  45 0008 536A     		ldr	r3, [r2, #36]
  46              		.loc 1 77 8 discriminator 1 view .LVU5
  47 000a 8342     		cmp	r3, r0
  48 000c FCD3     		bcc	.L2
  78:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
  79:Core/Src/main.c **** }
  49              		.loc 1 79 1 view .LVU6
  50 000e 7047     		bx	lr
  51              	.L6:
  52              		.align	2
  53              	.L5:
  54 0010 00000000 		.word	htim3
  55              		.cfi_endproc
  56              	.LFE130:
  58              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
  59              		.align	1
  60              		.p2align 2,,3
  61              		.global	HAL_GPIO_EXTI_Callback
  62              		.syntax unified
  63              		.thumb
  64              		.thumb_func
  65              		.fpu fpv4-sp-d16
  67              	HAL_GPIO_EXTI_Callback:
  68              	.LVL1:
  69              	.LFB131:
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** typedef struct {
  82:Core/Src/main.c ****     uint32_t time_irq;
  83:Core/Src/main.c ****     uint8_t flag_irq;
  84:Core/Src/main.c ****     uint8_t flag_exec;
  85:Core/Src/main.c ****     uint16_t GPIO_pin;
  86:Core/Src/main.c ****     IRQn_Type GPIO_EXTI_line;
  87:Core/Src/main.c ****     void (*action) (game_handle *);
  88:Core/Src/main.c **** } button_handle;
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** button_handle buttons[] = {
  91:Core/Src/main.c ****     {0, 0, 0, DOWN_BTN_Pin , DOWN_BTN_EXTI_IRQn , game_player_move_down },
  92:Core/Src/main.c ****     {0, 0, 0, UP_BTN_Pin   , UP_BTN_EXTI_IRQn   , game_player_move_up   },
  93:Core/Src/main.c ****     {0, 0, 0, LEFT_BTN_Pin , LEFT_BTN_EXTI_IRQn , game_player_move_left },
  94:Core/Src/main.c ****     {0, 0, 0, RIGHT_BTN_Pin, RIGHT_BTN_EXTI_IRQn, game_player_move_right},
  95:Core/Src/main.c ****     {0, 0, 0, FLAG_BTN_Pin , FLAG_BTN_EXTI_IRQn , game_player_put_flag  },
  96:Core/Src/main.c ****     {0, 0, 0, OPEN_BTN_Pin , OPEN_BTN_EXTI_IRQn , game_player_open_cell },
  97:Core/Src/main.c **** };
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** /*
 100:Core/Src/main.c **** uint32_t time1_irq = 0;
 101:Core/Src/main.c **** uint8_t flag1_irq = 0;
 102:Core/Src/main.c **** uint8_t flag1_exec = 0;
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** uint32_t time2_irq = 0;
 105:Core/Src/main.c **** uint8_t flag2_irq = 0;
ARM GAS  /tmp/ccDWyoTR.s 			page 4


 106:Core/Src/main.c **** uint8_t flag2_exec = 0;
 107:Core/Src/main.c **** */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 110:Core/Src/main.c **** {
  70              		.loc 1 110 1 is_stmt 1 view -0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
 111:Core/Src/main.c ****     for(uint8_t i = 0; i < (sizeof(buttons) / sizeof(button_handle)); ++i) {
  74              		.loc 1 111 5 view .LVU8
  75              	.LBB21:
  76              		.loc 1 111 9 view .LVU9
  77              		.loc 1 111 9 is_stmt 0 view .LVU10
  78              	.LBE21:
 110:Core/Src/main.c ****     for(uint8_t i = 0; i < (sizeof(buttons) / sizeof(button_handle)); ++i) {
  79              		.loc 1 110 1 view .LVU11
  80 0000 70B5     		push	{r4, r5, r6, lr}
  81              	.LCFI0:
  82              		.cfi_def_cfa_offset 16
  83              		.cfi_offset 4, -16
  84              		.cfi_offset 5, -12
  85              		.cfi_offset 6, -8
  86              		.cfi_offset 14, -4
  87 0002 0C4D     		ldr	r5, .L13
 110:Core/Src/main.c ****     for(uint8_t i = 0; i < (sizeof(buttons) / sizeof(button_handle)); ++i) {
  88              		.loc 1 110 1 view .LVU12
  89 0004 0023     		movs	r3, #0
  90 0006 2A46     		mov	r2, r5
  91              	.LVL2:
  92              	.L9:
  93              	.LBB22:
 112:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
  94              		.loc 1 112 9 is_stmt 1 view .LVU13
  95              		.loc 1 112 11 is_stmt 0 view .LVU14
  96 0008 D188     		ldrh	r1, [r2, #6]
  97 000a 8142     		cmp	r1, r0
  98 000c 02F11002 		add	r2, r2, #16
  99 0010 03D0     		beq	.L12
 100 0012 0133     		adds	r3, r3, #1
 101              	.LVL3:
 111:Core/Src/main.c ****     for(uint8_t i = 0; i < (sizeof(buttons) / sizeof(button_handle)); ++i) {
 102              		.loc 1 111 5 discriminator 2 view .LVU15
 103 0014 062B     		cmp	r3, #6
 104 0016 F7D1     		bne	.L9
 105              	.LBE22:
 113:Core/Src/main.c ****             buttons[i].flag_exec = 0;
 114:Core/Src/main.c ****             buttons[i].flag_irq = 1;
 115:Core/Src/main.c ****             buttons[i].time_irq = HAL_GetTick();
 116:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(buttons[i].GPIO_EXTI_line);
 117:Core/Src/main.c ****             break;
 118:Core/Src/main.c ****         }
 119:Core/Src/main.c ****     }
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     return;
 122:Core/Src/main.c **** /*
 123:Core/Src/main.c ****         if(GPIO_Pin == GPIO_PIN_2)
ARM GAS  /tmp/ccDWyoTR.s 			page 5


 124:Core/Src/main.c ****         {
 125:Core/Src/main.c ****             flag2_exec = 0;
 126:Core/Src/main.c ****             flag2_irq = 1;
 127:Core/Src/main.c ****             time2_irq = HAL_GetTick();
 128:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI2_TSC_IRQn);
 129:Core/Src/main.c ****         }
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****         if(GPIO_Pin == GPIO_PIN_4)
 132:Core/Src/main.c ****         {
 133:Core/Src/main.c ****             flag1_exec = 0;
 134:Core/Src/main.c ****             flag1_irq = 1;
 135:Core/Src/main.c ****             time1_irq = HAL_GetTick();
 136:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 137:Core/Src/main.c ****         }
 138:Core/Src/main.c **** */
 139:Core/Src/main.c **** }
 106              		.loc 1 139 1 view .LVU16
 107 0018 70BD     		pop	{r4, r5, r6, pc}
 108              	.LVL4:
 109              	.L12:
 110              	.LBB23:
 113:Core/Src/main.c ****             buttons[i].flag_exec = 0;
 111              		.loc 1 113 13 is_stmt 1 view .LVU17
 114:Core/Src/main.c ****             buttons[i].time_irq = HAL_GetTick();
 112              		.loc 1 114 13 view .LVU18
 114:Core/Src/main.c ****             buttons[i].time_irq = HAL_GetTick();
 113              		.loc 1 114 33 is_stmt 0 view .LVU19
 114 001a 1C01     		lsls	r4, r3, #4
 115 001c 2E19     		adds	r6, r5, r4
 116 001e 0123     		movs	r3, #1
 117              	.LVL5:
 114:Core/Src/main.c ****             buttons[i].time_irq = HAL_GetTick();
 118              		.loc 1 114 33 view .LVU20
 119 0020 B380     		strh	r3, [r6, #4]	@ movhi
 115:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(buttons[i].GPIO_EXTI_line);
 120              		.loc 1 115 13 is_stmt 1 view .LVU21
 115:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(buttons[i].GPIO_EXTI_line);
 121              		.loc 1 115 35 is_stmt 0 view .LVU22
 122 0022 FFF7FEFF 		bl	HAL_GetTick
 123              	.LVL6:
 115:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(buttons[i].GPIO_EXTI_line);
 124              		.loc 1 115 33 view .LVU23
 125 0026 2851     		str	r0, [r5, r4]
 116:Core/Src/main.c ****             break;
 126              		.loc 1 116 13 is_stmt 1 view .LVU24
 127 0028 96F90800 		ldrsb	r0, [r6, #8]
 128              	.LBE23:
 129              		.loc 1 139 1 is_stmt 0 view .LVU25
 130 002c BDE87040 		pop	{r4, r5, r6, lr}
 131              	.LCFI1:
 132              		.cfi_restore 14
 133              		.cfi_restore 6
 134              		.cfi_restore 5
 135              		.cfi_restore 4
 136              		.cfi_def_cfa_offset 0
 137              	.LBB24:
 116:Core/Src/main.c ****             break;
ARM GAS  /tmp/ccDWyoTR.s 			page 6


 138              		.loc 1 116 13 view .LVU26
 139 0030 FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 140              	.LVL7:
 141              	.L14:
 142              		.align	2
 143              	.L13:
 144 0034 00000000 		.word	.LANCHOR0
 145              	.LBE24:
 146              		.cfi_endproc
 147              	.LFE131:
 149              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 150              		.align	1
 151              		.p2align 2,,3
 152              		.global	HAL_TIM_PeriodElapsedCallback
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 156              		.fpu fpv4-sp-d16
 158              	HAL_TIM_PeriodElapsedCallback:
 159              	.LVL8:
 160              	.LFB132:
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 143:Core/Src/main.c **** {
 161              		.loc 1 143 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 144:Core/Src/main.c ****         if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
 165              		.loc 1 144 9 view .LVU28
 143:Core/Src/main.c ****         if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
 166              		.loc 1 143 1 is_stmt 0 view .LVU29
 167 0000 38B5     		push	{r3, r4, r5, lr}
 168              	.LCFI2:
 169              		.cfi_def_cfa_offset 16
 170              		.cfi_offset 3, -16
 171              		.cfi_offset 4, -12
 172              		.cfi_offset 5, -8
 173              		.cfi_offset 14, -4
 174              		.loc 1 144 11 view .LVU30
 175 0002 0268     		ldr	r2, [r0]
 176 0004 384B     		ldr	r3, .L38
 177 0006 9A42     		cmp	r2, r3
 178 0008 00D0     		beq	.L36
 145:Core/Src/main.c ****         {
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****             HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 0);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****             if(line == 313) {
 150:Core/Src/main.c ****                 delay_us(28);
 151:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 152:Core/Src/main.c ****                 delay_us(4);
 153:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 0);
 154:Core/Src/main.c ****                 delay_us(28);
 155:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 156:Core/Src/main.c ****                 delay_us(3);
ARM GAS  /tmp/ccDWyoTR.s 			page 7


 157:Core/Src/main.c ****                 __HAL_TIM_SET_COUNTER(&htim1, 0);
 158:Core/Src/main.c ****             }
 159:Core/Src/main.c ****             delay_us(4);
 160:Core/Src/main.c ****             HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 161:Core/Src/main.c ****             delay_us(7);
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****             uint8_t *line_pointer = image + (line - 40) * 23;
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****             if(line >= 40 && line < 290) {
 166:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 167:Core/Src/main.c ****                   != HAL_OK) {
 168:Core/Src/main.c ****                   while(1) {
 169:Core/Src/main.c ****                       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 170:Core/Src/main.c ****                       break;
 171:Core/Src/main.c ****                   }
 172:Core/Src/main.c ****                 }
 173:Core/Src/main.c ****             }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****             if(line == 313) {
 176:Core/Src/main.c ****                 line = 0;
 177:Core/Src/main.c ****                 return;
 178:Core/Src/main.c ****             }
 179:Core/Src/main.c ****             ++line;
 180:Core/Src/main.c ****         }
 181:Core/Src/main.c **** }
 179              		.loc 1 181 1 view .LVU31
 180 000a 38BD     		pop	{r3, r4, r5, pc}
 181              	.L36:
 182              	.LBB25:
 147:Core/Src/main.c **** 
 183              		.loc 1 147 13 is_stmt 1 view .LVU32
 149:Core/Src/main.c ****                 delay_us(28);
 184              		.loc 1 149 21 is_stmt 0 view .LVU33
 185 000c 374C     		ldr	r4, .L38+4
 186              	.LBB26:
 187              	.LBB27:
  76:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 188              		.loc 1 76 3 view .LVU34
 189 000e 384D     		ldr	r5, .L38+8
 190              	.LBE27:
 191              	.LBE26:
 147:Core/Src/main.c **** 
 192              		.loc 1 147 13 view .LVU35
 193 0010 0022     		movs	r2, #0
 194 0012 0221     		movs	r1, #2
 195 0014 4FF09040 		mov	r0, #1207959552
 196              	.LVL9:
 147:Core/Src/main.c **** 
 197              		.loc 1 147 13 view .LVU36
 198 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 199              	.LVL10:
 149:Core/Src/main.c ****                 delay_us(28);
 200              		.loc 1 149 13 is_stmt 1 view .LVU37
 149:Core/Src/main.c ****                 delay_us(28);
 201              		.loc 1 149 15 is_stmt 0 view .LVU38
 202 001c 2288     		ldrh	r2, [r4]
 203 001e 40F23913 		movw	r3, #313
ARM GAS  /tmp/ccDWyoTR.s 			page 8


 204 0022 9A42     		cmp	r2, r3
 205              	.LBB30:
 206              	.LBB28:
  76:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 207              		.loc 1 76 3 view .LVU39
 208 0024 2A68     		ldr	r2, [r5]
 209              	.LBE28:
 210              	.LBE30:
 149:Core/Src/main.c ****                 delay_us(28);
 211              		.loc 1 149 15 view .LVU40
 212 0026 1ED0     		beq	.L17
 213              	.L18:
 159:Core/Src/main.c ****             HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 214              		.loc 1 159 13 is_stmt 1 view .LVU41
 215              	.LVL11:
 216              	.LBB31:
 217              	.LBI31:
  72:Core/Src/main.c **** {
 218              		.loc 1 72 6 view .LVU42
 219              	.LBB32:
  76:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 220              		.loc 1 76 3 view .LVU43
 221 0028 0023     		movs	r3, #0
 222 002a 5362     		str	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 223              		.loc 1 77 2 view .LVU44
 224              	.L23:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 225              		.loc 1 77 35 view .LVU45
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 226              		.loc 1 77 23 is_stmt 0 view .LVU46
 227 002c 536A     		ldr	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 228              		.loc 1 77 8 view .LVU47
 229 002e 032B     		cmp	r3, #3
 230 0030 FCD9     		bls	.L23
 231              	.LVL12:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 232              		.loc 1 77 8 view .LVU48
 233              	.LBE32:
 234              	.LBE31:
 160:Core/Src/main.c ****             delay_us(7);
 235              		.loc 1 160 13 is_stmt 1 view .LVU49
 236 0032 0122     		movs	r2, #1
 237 0034 0221     		movs	r1, #2
 238 0036 4FF09040 		mov	r0, #1207959552
 239 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 240              	.LVL13:
 161:Core/Src/main.c **** 
 241              		.loc 1 161 13 view .LVU50
 242              	.LBB33:
 243              	.LBI33:
  72:Core/Src/main.c **** {
 244              		.loc 1 72 6 view .LVU51
 245              	.LBB34:
  76:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 246              		.loc 1 76 3 view .LVU52
ARM GAS  /tmp/ccDWyoTR.s 			page 9


 247 003e 2A68     		ldr	r2, [r5]
 248 0040 0023     		movs	r3, #0
 249 0042 5362     		str	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 250              		.loc 1 77 2 view .LVU53
 251              	.L24:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 252              		.loc 1 77 35 view .LVU54
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 253              		.loc 1 77 23 is_stmt 0 view .LVU55
 254 0044 536A     		ldr	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 255              		.loc 1 77 8 view .LVU56
 256 0046 062B     		cmp	r3, #6
 257 0048 FCD9     		bls	.L24
 258              	.LVL14:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 259              		.loc 1 77 8 view .LVU57
 260              	.LBE34:
 261              	.LBE33:
 163:Core/Src/main.c **** 
 262              		.loc 1 163 13 is_stmt 1 view .LVU58
 163:Core/Src/main.c **** 
 263              		.loc 1 163 51 is_stmt 0 view .LVU59
 264 004a 2388     		ldrh	r3, [r4]
 265              	.LVL15:
 165:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 266              		.loc 1 165 13 is_stmt 1 view .LVU60
 165:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 267              		.loc 1 165 27 is_stmt 0 view .LVU61
 268 004c A3F12802 		sub	r2, r3, #40
 165:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 269              		.loc 1 165 15 view .LVU62
 270 0050 91B2     		uxth	r1, r2
 271 0052 F929     		cmp	r1, #249
 272 0054 35D9     		bls	.L37
 273              	.LVL16:
 274              	.L25:
 175:Core/Src/main.c ****                 line = 0;
 275              		.loc 1 175 13 is_stmt 1 view .LVU63
 175:Core/Src/main.c ****                 line = 0;
 276              		.loc 1 175 15 is_stmt 0 view .LVU64
 277 0056 40F23912 		movw	r2, #313
 278 005a 9342     		cmp	r3, r2
 176:Core/Src/main.c ****                 return;
 279              		.loc 1 176 17 is_stmt 1 view .LVU65
 176:Core/Src/main.c ****                 return;
 280              		.loc 1 176 22 is_stmt 0 view .LVU66
 281 005c 0CBF     		ite	eq
 282 005e 0023     		moveq	r3, #0
 179:Core/Src/main.c ****         }
 283              		.loc 1 179 13 is_stmt 1 view .LVU67
 284 0060 0133     		addne	r3, r3, #1
 285 0062 2380     		strh	r3, [r4]	@ movhi
 286              	.LBE25:
 287              		.loc 1 181 1 is_stmt 0 view .LVU68
 288 0064 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  /tmp/ccDWyoTR.s 			page 10


 289              	.L17:
 290              	.LBB42:
 150:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 291              		.loc 1 150 17 is_stmt 1 view .LVU69
 292              	.LVL17:
 293              	.LBB35:
 294              	.LBI26:
  72:Core/Src/main.c **** {
 295              		.loc 1 72 6 view .LVU70
 296              	.LBB29:
  76:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 297              		.loc 1 76 3 view .LVU71
 298 0066 0023     		movs	r3, #0
 299 0068 5362     		str	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 300              		.loc 1 77 2 view .LVU72
 301              	.L19:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 302              		.loc 1 77 35 view .LVU73
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 303              		.loc 1 77 23 is_stmt 0 view .LVU74
 304 006a 536A     		ldr	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 305              		.loc 1 77 8 view .LVU75
 306 006c 1B2B     		cmp	r3, #27
 307 006e FCD9     		bls	.L19
 308              	.LVL18:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 309              		.loc 1 77 8 view .LVU76
 310              	.LBE29:
 311              	.LBE35:
 151:Core/Src/main.c ****                 delay_us(4);
 312              		.loc 1 151 17 is_stmt 1 view .LVU77
 313 0070 0122     		movs	r2, #1
 314 0072 0221     		movs	r1, #2
 315 0074 4FF09040 		mov	r0, #1207959552
 316 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 317              	.LVL19:
 152:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 0);
 318              		.loc 1 152 17 view .LVU78
 319              	.LBB36:
 320              	.LBI36:
  72:Core/Src/main.c **** {
 321              		.loc 1 72 6 view .LVU79
 322              	.LBB37:
  76:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 323              		.loc 1 76 3 view .LVU80
 324 007c 2A68     		ldr	r2, [r5]
 325 007e 0023     		movs	r3, #0
 326 0080 5362     		str	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 327              		.loc 1 77 2 view .LVU81
 328              	.L20:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 329              		.loc 1 77 35 view .LVU82
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 330              		.loc 1 77 23 is_stmt 0 view .LVU83
ARM GAS  /tmp/ccDWyoTR.s 			page 11


 331 0082 536A     		ldr	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 332              		.loc 1 77 8 view .LVU84
 333 0084 032B     		cmp	r3, #3
 334 0086 FCD9     		bls	.L20
 335              	.LVL20:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 336              		.loc 1 77 8 view .LVU85
 337              	.LBE37:
 338              	.LBE36:
 153:Core/Src/main.c ****                 delay_us(28);
 339              		.loc 1 153 17 is_stmt 1 view .LVU86
 340 0088 0022     		movs	r2, #0
 341 008a 0221     		movs	r1, #2
 342 008c 4FF09040 		mov	r0, #1207959552
 343 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 344              	.LVL21:
 154:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 345              		.loc 1 154 17 view .LVU87
 346              	.LBB38:
 347              	.LBI38:
  72:Core/Src/main.c **** {
 348              		.loc 1 72 6 view .LVU88
 349              	.LBB39:
  76:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 350              		.loc 1 76 3 view .LVU89
 351 0094 2A68     		ldr	r2, [r5]
 352 0096 0023     		movs	r3, #0
 353 0098 5362     		str	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 354              		.loc 1 77 2 view .LVU90
 355              	.L21:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 356              		.loc 1 77 35 view .LVU91
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 357              		.loc 1 77 23 is_stmt 0 view .LVU92
 358 009a 536A     		ldr	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 359              		.loc 1 77 8 view .LVU93
 360 009c 1B2B     		cmp	r3, #27
 361 009e FCD9     		bls	.L21
 362              	.LVL22:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 363              		.loc 1 77 8 view .LVU94
 364              	.LBE39:
 365              	.LBE38:
 155:Core/Src/main.c ****                 delay_us(3);
 366              		.loc 1 155 17 is_stmt 1 view .LVU95
 367 00a0 0122     		movs	r2, #1
 368 00a2 0221     		movs	r1, #2
 369 00a4 4FF09040 		mov	r0, #1207959552
 370 00a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 371              	.LVL23:
 156:Core/Src/main.c ****                 __HAL_TIM_SET_COUNTER(&htim1, 0);
 372              		.loc 1 156 17 view .LVU96
 373              	.LBB40:
 374              	.LBI40:
ARM GAS  /tmp/ccDWyoTR.s 			page 12


  72:Core/Src/main.c **** {
 375              		.loc 1 72 6 view .LVU97
 376              	.LBB41:
  76:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 377              		.loc 1 76 3 view .LVU98
 378 00ac 2A68     		ldr	r2, [r5]
 379 00ae 0023     		movs	r3, #0
 380 00b0 5362     		str	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 381              		.loc 1 77 2 view .LVU99
 382              	.L22:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 383              		.loc 1 77 35 view .LVU100
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 384              		.loc 1 77 23 is_stmt 0 view .LVU101
 385 00b2 536A     		ldr	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 386              		.loc 1 77 8 view .LVU102
 387 00b4 022B     		cmp	r3, #2
 388 00b6 FCD9     		bls	.L22
 389              	.LVL24:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 390              		.loc 1 77 8 view .LVU103
 391              	.LBE41:
 392              	.LBE40:
 157:Core/Src/main.c ****             }
 393              		.loc 1 157 17 is_stmt 1 view .LVU104
 394 00b8 0E4B     		ldr	r3, .L38+12
 395 00ba 1B68     		ldr	r3, [r3]
 396 00bc 0021     		movs	r1, #0
 397 00be 5962     		str	r1, [r3, #36]
 398 00c0 B2E7     		b	.L18
 399              	.LVL25:
 400              	.L37:
 166:Core/Src/main.c ****                   != HAL_OK) {
 401              		.loc 1 166 17 view .LVU105
 163:Core/Src/main.c **** 
 402              		.loc 1 163 57 is_stmt 0 view .LVU106
 403 00c2 02EB4203 		add	r3, r2, r2, lsl #1
 404              	.LVL26:
 163:Core/Src/main.c **** 
 405              		.loc 1 163 22 view .LVU107
 406 00c6 0C49     		ldr	r1, .L38+16
 166:Core/Src/main.c ****                   != HAL_OK) {
 407              		.loc 1 166 20 view .LVU108
 408 00c8 0C48     		ldr	r0, .L38+20
 163:Core/Src/main.c **** 
 409              		.loc 1 163 57 view .LVU109
 410 00ca C2EBC302 		rsb	r2, r2, r3, lsl #3
 411              	.LVL27:
 166:Core/Src/main.c ****                   != HAL_OK) {
 412              		.loc 1 166 20 view .LVU110
 413 00ce 1144     		add	r1, r1, r2
 414 00d0 1722     		movs	r2, #23
 415 00d2 FFF7FEFF 		bl	HAL_SPI_Transmit_DMA
 416              	.LVL28:
 166:Core/Src/main.c ****                   != HAL_OK) {
ARM GAS  /tmp/ccDWyoTR.s 			page 13


 417              		.loc 1 166 19 view .LVU111
 418 00d6 08B9     		cbnz	r0, .L26
 419              	.L35:
 170:Core/Src/main.c ****                   }
 420              		.loc 1 170 23 is_stmt 1 view .LVU112
 421 00d8 2388     		ldrh	r3, [r4]
 422 00da BCE7     		b	.L25
 423              	.L26:
 168:Core/Src/main.c ****                       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 424              		.loc 1 168 19 view .LVU113
 169:Core/Src/main.c ****                       break;
 425              		.loc 1 169 23 view .LVU114
 426 00dc 8021     		movs	r1, #128
 427 00de 0848     		ldr	r0, .L38+24
 428 00e0 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 429              	.LVL29:
 430 00e4 F8E7     		b	.L35
 431              	.L39:
 432 00e6 00BF     		.align	2
 433              	.L38:
 434 00e8 002C0140 		.word	1073818624
 435 00ec 00000000 		.word	.LANCHOR1
 436 00f0 00000000 		.word	htim3
 437 00f4 00000000 		.word	htim1
 438 00f8 00000000 		.word	image
 439 00fc 00000000 		.word	hspi1
 440 0100 00040048 		.word	1207960576
 441              	.LBE42:
 442              		.cfi_endproc
 443              	.LFE132:
 445              		.section	.text.draw_rect,"ax",%progbits
 446              		.align	1
 447              		.p2align 2,,3
 448              		.global	draw_rect
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 452              		.fpu fpv4-sp-d16
 454              	draw_rect:
 455              	.LVL30:
 456              	.LFB133:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** void draw_rect(uint16_t x, uint16_t y, uint16_t width, uint16_t height) {
 457              		.loc 1 183 73 view -0
 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 0
 460              		@ frame_needed = 0, uses_anonymous_args = 0
 184:Core/Src/main.c ****     for(int i = y; i < y + height; ++i) {
 461              		.loc 1 184 5 view .LVU116
 462              	.LBB43:
 463              		.loc 1 184 9 view .LVU117
 464              		.loc 1 184 26 is_stmt 0 view .LVU118
 465 0000 0B44     		add	r3, r3, r1
 466              	.LVL31:
 467              		.loc 1 184 5 view .LVU119
 468 0002 9942     		cmp	r1, r3
 469 0004 25DA     		bge	.L51
ARM GAS  /tmp/ccDWyoTR.s 			page 14


 470              	.LBE43:
 183:Core/Src/main.c ****     for(int i = y; i < y + height; ++i) {
 471              		.loc 1 183 73 view .LVU120
 472 0006 F0B5     		push	{r4, r5, r6, r7, lr}
 473              	.LCFI3:
 474              		.cfi_def_cfa_offset 20
 475              		.cfi_offset 4, -20
 476              		.cfi_offset 5, -16
 477              		.cfi_offset 6, -12
 478              		.cfi_offset 7, -8
 479              		.cfi_offset 14, -4
 480 0008 01EB4105 		add	r5, r1, r1, lsl #1
 481 000c 03EB430E 		add	lr, r3, r3, lsl #1
 482              	.LBB46:
 483              	.LBB44:
 185:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 186:Core/Src/main.c ****             if(j / 8 == 19) {
 187:Core/Src/main.c ****               continue;
 188:Core/Src/main.c ****             }
 189:Core/Src/main.c ****             image[i * 23 + j / 8] |= (1 << (j % 8));
 484              		.loc 1 189 35 view .LVU121
 485 0010 104E     		ldr	r6, .L54
 486 0012 1718     		adds	r7, r2, r0
 487 0014 C1EBC505 		rsb	r5, r1, r5, lsl #3
 488 0018 C3EBCE0E 		rsb	lr, r3, lr, lsl #3
 489              		.loc 1 189 41 view .LVU122
 490 001c 4FF0010C 		mov	ip, #1
 491              	.LVL32:
 492              	.L43:
 493              		.loc 1 189 41 view .LVU123
 494              	.LBE44:
 185:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 495              		.loc 1 185 9 is_stmt 1 view .LVU124
 496              	.LBB45:
 185:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 497              		.loc 1 185 13 view .LVU125
 185:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 498              		.loc 1 185 9 is_stmt 0 view .LVU126
 499 0020 8742     		cmp	r7, r0
 500 0022 C8BF     		it	gt
 501 0024 0346     		movgt	r3, r0
 502 0026 10DD     		ble	.L47
 503              	.LVL33:
 504              	.L46:
 186:Core/Src/main.c ****               continue;
 505              		.loc 1 186 13 is_stmt 1 view .LVU127
 506              		.loc 1 189 13 view .LVU128
 186:Core/Src/main.c ****               continue;
 507              		.loc 1 186 15 is_stmt 0 view .LVU129
 508 0028 A3F19801 		sub	r1, r3, #152
 509              		.loc 1 189 47 view .LVU130
 510 002c 03F00702 		and	r2, r3, #7
 186:Core/Src/main.c ****               continue;
 511              		.loc 1 186 15 view .LVU131
 512 0030 0729     		cmp	r1, #7
 513              		.loc 1 189 35 view .LVU132
 514 0032 05EBE304 		add	r4, r5, r3, asr #3
ARM GAS  /tmp/ccDWyoTR.s 			page 15


 515              		.loc 1 189 41 view .LVU133
 516 0036 0CFA02F2 		lsl	r2, ip, r2
 186:Core/Src/main.c ****               continue;
 517              		.loc 1 186 15 view .LVU134
 518 003a 03F10103 		add	r3, r3, #1
 519              	.LVL34:
 186:Core/Src/main.c ****               continue;
 520              		.loc 1 186 15 view .LVU135
 521 003e 02D9     		bls	.L45
 522              		.loc 1 189 35 view .LVU136
 523 0040 315D     		ldrb	r1, [r6, r4]	@ zero_extendqisi2
 524 0042 0A43     		orrs	r2, r2, r1
 525 0044 3255     		strb	r2, [r6, r4]
 526              	.L45:
 185:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 527              		.loc 1 185 9 discriminator 2 view .LVU137
 528 0046 9F42     		cmp	r7, r3
 529 0048 EED1     		bne	.L46
 530              	.LVL35:
 531              	.L47:
 185:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 532              		.loc 1 185 9 discriminator 2 view .LVU138
 533 004a 1735     		adds	r5, r5, #23
 534              	.LBE45:
 184:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 535              		.loc 1 184 5 view .LVU139
 536 004c 7545     		cmp	r5, lr
 537 004e E7D1     		bne	.L43
 538              	.LBE46:
 190:Core/Src/main.c ****         }
 191:Core/Src/main.c ****     }
 192:Core/Src/main.c **** }
 539              		.loc 1 192 1 view .LVU140
 540 0050 F0BD     		pop	{r4, r5, r6, r7, pc}
 541              	.LVL36:
 542              	.L51:
 543              	.LCFI4:
 544              		.cfi_def_cfa_offset 0
 545              		.cfi_restore 4
 546              		.cfi_restore 5
 547              		.cfi_restore 6
 548              		.cfi_restore 7
 549              		.cfi_restore 14
 550              		.loc 1 192 1 view .LVU141
 551 0052 7047     		bx	lr
 552              	.L55:
 553              		.align	2
 554              	.L54:
 555 0054 00000000 		.word	image
 556              		.cfi_endproc
 557              	.LFE133:
 559              		.section	.text.Error_Handler,"ax",%progbits
 560              		.align	1
 561              		.p2align 2,,3
 562              		.global	Error_Handler
 563              		.syntax unified
 564              		.thumb
ARM GAS  /tmp/ccDWyoTR.s 			page 16


 565              		.thumb_func
 566              		.fpu fpv4-sp-d16
 568              	Error_Handler:
 569              	.LFB141:
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /* USER CODE END 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****   * @brief  The application entry point.
 198:Core/Src/main.c ****   * @retval int
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** int main(void)
 201:Core/Src/main.c **** {
 202:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE END 1 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 209:Core/Src/main.c ****   HAL_Init();
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE END Init */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* Configure the system clock */
 216:Core/Src/main.c ****   SystemClock_Config();
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END SysInit */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* Initialize all configured peripherals */
 223:Core/Src/main.c ****   MX_GPIO_Init();
 224:Core/Src/main.c ****   MX_DMA_Init();
 225:Core/Src/main.c ****   MX_SPI1_Init();
 226:Core/Src/main.c ****   MX_TIM1_Init();
 227:Core/Src/main.c ****   MX_TIM3_Init();
 228:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 229:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim3);
 230:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /*draw_picture(68, 0, 16, 16, one, &handle);
 233:Core/Src/main.c ****   draw_picture(68, 16, 16, 16, two, &handle);
 234:Core/Src/main.c ****   draw_picture(68, 32, 16, 16, three, &handle);
 235:Core/Src/main.c ****   draw_picture(68, 48, 16, 16, four, &handle);
 236:Core/Src/main.c ****   draw_picture(68, 60, 16, 16, five, &handle);
 237:Core/Src/main.c ****   draw_picture(68, 76, 16, 16, six, &handle);
 238:Core/Src/main.c ****   draw_picture(68, 92, 16, 16, seven, &handle);
 239:Core/Src/main.c ****   draw_picture(68, 92, 16, 16, eight, &handle);
 240:Core/Src/main.c ****   draw_picture(68, 108, 16, 16, flag, &handle);
 241:Core/Src/main.c ****   draw_picture(68, 124, 16, 16, bomb, &handle);
 242:Core/Src/main.c ****   draw_picture(68, 140, 16, 16, not_opened_cell, &handle);
 243:Core/Src/main.c ****   //draw_picture(68, 156, 16, 16, selected_cell, &handle);
 244:Core/Src/main.c ****   */
 245:Core/Src/main.c **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 17


 246:Core/Src/main.c ****   game_handle game = {9, 9, game_field, &handle, };
 247:Core/Src/main.c ****   game_start(&game);
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE END 2 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* Infinite loop */
 252:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 253:Core/Src/main.c ****   //uint16_t i = 0, j = 0;
 254:Core/Src/main.c ****   while (1)
 255:Core/Src/main.c ****   {
 256:Core/Src/main.c ****     /* USER CODE END WHILE */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 259:Core/Src/main.c ****     button_handle *temp;
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****     for(uint8_t i = 0; i < (sizeof(buttons) / sizeof(button_handle)); ++i) {
 262:Core/Src/main.c ****         temp = buttons + i;
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****         if(temp->flag_irq) {
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****             if(!temp->flag_exec) {
 267:Core/Src/main.c ****                 temp->action(&game);
 268:Core/Src/main.c ****                 temp->flag_exec = 1;
 269:Core/Src/main.c ****             }
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****             if((HAL_GetTick() - temp->time_irq) > 150) {
 272:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 273:Core/Src/main.c ****                 NVIC_ClearPendingIRQ(temp->GPIO_EXTI_line);
 274:Core/Src/main.c ****                 HAL_NVIC_EnableIRQ(temp->GPIO_EXTI_line);
 275:Core/Src/main.c ****                 temp->flag_irq = 0;
 276:Core/Src/main.c ****             }
 277:Core/Src/main.c ****         }
 278:Core/Src/main.c ****     }
 279:Core/Src/main.c ****     /*if(flag1_irq && (HAL_GetTick() - time1_irq) > 100)
 280:Core/Src/main.c ****     {
 281:Core/Src/main.c ****         if(!flag1_exec) {
 282:Core/Src/main.c ****             if(i == 0) {
 283:Core/Src/main.c ****               set_pixel(0, j, 1, &handle);
 284:Core/Src/main.c ****               ++i;
 285:Core/Src/main.c ****             }
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****             else if(i < 23 * 8) {
 288:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 289:Core/Src/main.c ****               set_pixel(i - 1, j, 0, &handle);
 290:Core/Src/main.c ****               ++i;
 291:Core/Src/main.c ****             }
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****             else if(i >= 23 * 8) {
 294:Core/Src/main.c ****               i = 0;
 295:Core/Src/main.c ****             }
 296:Core/Src/main.c ****             flag1_exec = 1;
 297:Core/Src/main.c ****         }
 298:Core/Src/main.c ****         __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);  // очищаем бит EXTI_PR
 299:Core/Src/main.c ****         NVIC_ClearPendingIRQ(EXTI4_IRQn); // очищаем бит NVIC_ICPRx
 300:Core/Src/main.c ****         HAL_NVIC_EnableIRQ(EXTI4_IRQn);   // включаем внешнее прерывание
 301:Core/Src/main.c ****         flag1_irq = 0;
 302:Core/Src/main.c ****     }
ARM GAS  /tmp/ccDWyoTR.s 			page 18


 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****     if(flag2_irq && (HAL_GetTick() - time2_irq) > 100)
 305:Core/Src/main.c ****     {
 306:Core/Src/main.c ****         if(!flag2_exec) {
 307:Core/Src/main.c ****             if(j == 0) {
 308:Core/Src/main.c ****               set_pixel(i, 0, 1, &handle);
 309:Core/Src/main.c ****               ++j;
 310:Core/Src/main.c ****             }
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****             else if(j < 250) {
 313:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 314:Core/Src/main.c ****               set_pixel(i, j-1, 0, &handle);
 315:Core/Src/main.c ****               ++j;
 316:Core/Src/main.c ****             }
 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****             else if(j >= 250) {
 319:Core/Src/main.c ****               j = 0;
 320:Core/Src/main.c ****             }
 321:Core/Src/main.c ****             flag2_exec = 1;
 322:Core/Src/main.c ****         }
 323:Core/Src/main.c ****         __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_2);  // очищаем бит EXTI_PR
 324:Core/Src/main.c ****         NVIC_ClearPendingIRQ(EXTI2_TSC_IRQn); // очищаем бит NVIC_ICPRx
 325:Core/Src/main.c ****         HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);   // включаем внешнее прерывани
 326:Core/Src/main.c ****         flag2_irq = 0;
 327:Core/Src/main.c ****     }
 328:Core/Src/main.c ****     */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****       //image[23*249 + 10]++;
 331:Core/Src/main.c ****   }
 332:Core/Src/main.c ****   /* USER CODE END 3 */
 333:Core/Src/main.c **** }
 334:Core/Src/main.c **** 
 335:Core/Src/main.c **** /**
 336:Core/Src/main.c ****   * @brief System Clock Configuration
 337:Core/Src/main.c ****   * @retval None
 338:Core/Src/main.c ****   */
 339:Core/Src/main.c **** void SystemClock_Config(void)
 340:Core/Src/main.c **** {
 341:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 342:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 343:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 346:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 347:Core/Src/main.c ****   */
 348:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 349:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 350:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 351:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 352:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 353:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 354:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 355:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 19


 360:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 361:Core/Src/main.c ****   */
 362:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 363:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 364:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 365:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 366:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 367:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 370:Core/Src/main.c ****   {
 371:Core/Src/main.c ****     Error_Handler();
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM34;
 374:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 375:Core/Src/main.c ****   PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 376:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 377:Core/Src/main.c ****   {
 378:Core/Src/main.c ****     Error_Handler();
 379:Core/Src/main.c ****   }
 380:Core/Src/main.c **** }
 381:Core/Src/main.c **** 
 382:Core/Src/main.c **** /**
 383:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 384:Core/Src/main.c ****   * @param None
 385:Core/Src/main.c ****   * @retval None
 386:Core/Src/main.c ****   */
 387:Core/Src/main.c **** static void MX_SPI1_Init(void)
 388:Core/Src/main.c **** {
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 397:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 398:Core/Src/main.c ****   hspi1.Instance = SPI1;
 399:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 400:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 401:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 402:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 403:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 404:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 405:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 406:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 407:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 408:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 409:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 410:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 411:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 412:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 413:Core/Src/main.c ****   {
 414:Core/Src/main.c ****     Error_Handler();
 415:Core/Src/main.c ****   }
 416:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
ARM GAS  /tmp/ccDWyoTR.s 			page 20


 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** }
 421:Core/Src/main.c **** 
 422:Core/Src/main.c **** /**
 423:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 424:Core/Src/main.c ****   * @param None
 425:Core/Src/main.c ****   * @retval None
 426:Core/Src/main.c ****   */
 427:Core/Src/main.c **** static void MX_TIM1_Init(void)
 428:Core/Src/main.c **** {
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 440:Core/Src/main.c ****   htim1.Instance = TIM1;
 441:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 442:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 443:Core/Src/main.c ****   htim1.Init.Period = 1;
 444:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 445:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 446:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 447:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****     Error_Handler();
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 452:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 457:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 458:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 459:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 460:Core/Src/main.c ****   {
 461:Core/Src/main.c ****     Error_Handler();
 462:Core/Src/main.c ****   }
 463:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c **** }
 468:Core/Src/main.c **** 
 469:Core/Src/main.c **** /**
 470:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 471:Core/Src/main.c ****   * @param None
 472:Core/Src/main.c ****   * @retval None
 473:Core/Src/main.c ****   */
ARM GAS  /tmp/ccDWyoTR.s 			page 21


 474:Core/Src/main.c **** static void MX_TIM3_Init(void)
 475:Core/Src/main.c **** {
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 482:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 485:Core/Src/main.c **** 
 486:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 487:Core/Src/main.c ****   htim3.Instance = TIM3;
 488:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 489:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 490:Core/Src/main.c ****   htim3.Init.Period = 65535;
 491:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 492:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 493:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 494:Core/Src/main.c ****   {
 495:Core/Src/main.c ****     Error_Handler();
 496:Core/Src/main.c ****   }
 497:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 498:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 499:Core/Src/main.c ****   {
 500:Core/Src/main.c ****     Error_Handler();
 501:Core/Src/main.c ****   }
 502:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 503:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 504:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 505:Core/Src/main.c ****   {
 506:Core/Src/main.c ****     Error_Handler();
 507:Core/Src/main.c ****   }
 508:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 511:Core/Src/main.c **** 
 512:Core/Src/main.c **** }
 513:Core/Src/main.c **** 
 514:Core/Src/main.c **** /**
 515:Core/Src/main.c ****   * Enable DMA controller clock
 516:Core/Src/main.c ****   */
 517:Core/Src/main.c **** static void MX_DMA_Init(void)
 518:Core/Src/main.c **** {
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* DMA controller clock enable */
 521:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /* DMA interrupt init */
 524:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 525:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 526:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 527:Core/Src/main.c **** 
 528:Core/Src/main.c **** }
 529:Core/Src/main.c **** 
 530:Core/Src/main.c **** /**
ARM GAS  /tmp/ccDWyoTR.s 			page 22


 531:Core/Src/main.c ****   * @brief GPIO Initialization Function
 532:Core/Src/main.c ****   * @param None
 533:Core/Src/main.c ****   * @retval None
 534:Core/Src/main.c ****   */
 535:Core/Src/main.c **** static void MX_GPIO_Init(void)
 536:Core/Src/main.c **** {
 537:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 538:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 539:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 542:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 543:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 544:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 545:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 546:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 547:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 548:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 549:Core/Src/main.c **** 
 550:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 551:Core/Src/main.c ****   HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, GPIO_PIN_RESET);
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 554:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 555:Core/Src/main.c **** 
 556:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 557:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /*Configure GPIO pins : OPEN_BTN_Pin FLAG_BTN_Pin */
 560:Core/Src/main.c ****   GPIO_InitStruct.Pin = OPEN_BTN_Pin|FLAG_BTN_Pin;
 561:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 562:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 563:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /*Configure GPIO pin : USER_Btn_Pin */
 566:Core/Src/main.c ****   GPIO_InitStruct.Pin = USER_Btn_Pin;
 567:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 568:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 569:Core/Src/main.c ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   /*Configure GPIO pin : TIM_TEST_Pin */
 572:Core/Src/main.c ****   GPIO_InitStruct.Pin = TIM_TEST_Pin;
 573:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 574:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 575:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 576:Core/Src/main.c ****   HAL_GPIO_Init(TIM_TEST_GPIO_Port, &GPIO_InitStruct);
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
 579:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 580:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 581:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 582:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 583:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 584:Core/Src/main.c **** 
 585:Core/Src/main.c ****   /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
 586:Core/Src/main.c ****   GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 587:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccDWyoTR.s 			page 23


 588:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 589:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 590:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 591:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 592:Core/Src/main.c **** 
 593:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 594:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 595:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 596:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 597:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 598:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 599:Core/Src/main.c **** 
 600:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 601:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 602:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 603:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 604:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   /*Configure GPIO pins : RIGHT_BTN_Pin LEFT_BTN_Pin UP_BTN_Pin DOWN_BTN_Pin */
 607:Core/Src/main.c ****   GPIO_InitStruct.Pin = RIGHT_BTN_Pin|LEFT_BTN_Pin|UP_BTN_Pin|DOWN_BTN_Pin;
 608:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 609:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 610:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /* EXTI interrupt init*/
 613:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 0, 0);
 614:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 615:Core/Src/main.c **** 
 616:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 617:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 620:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 623:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 626:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 627:Core/Src/main.c **** 
 628:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 629:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 630:Core/Src/main.c **** }
 631:Core/Src/main.c **** 
 632:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 633:Core/Src/main.c **** 
 634:Core/Src/main.c **** /* USER CODE END 4 */
 635:Core/Src/main.c **** 
 636:Core/Src/main.c **** /**
 637:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 638:Core/Src/main.c ****   * @retval None
 639:Core/Src/main.c ****   */
 640:Core/Src/main.c **** void Error_Handler(void)
 641:Core/Src/main.c **** {
 570              		.loc 1 641 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ Volatile: function does not return.
ARM GAS  /tmp/ccDWyoTR.s 			page 24


 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 642:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 643:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 644:Core/Src/main.c ****   __disable_irq();
 575              		.loc 1 644 3 view .LVU143
 576              	.LBB47:
 577              	.LBI47:
 578              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccDWyoTR.s 			page 25


  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccDWyoTR.s 			page 26


 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 579              		.loc 2 140 27 view .LVU144
 580              	.LBB48:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 581              		.loc 2 142 3 view .LVU145
 582              	.LBE48:
 583              	.LBE47:
 641:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 584              		.loc 1 641 1 is_stmt 0 view .LVU146
 585 0000 08B5     		push	{r3, lr}
 586              	.LCFI5:
 587              		.cfi_def_cfa_offset 8
 588              		.cfi_offset 3, -8
 589              		.cfi_offset 14, -4
 590              	.LBB50:
 591              	.LBB49:
 592              		.loc 2 142 3 view .LVU147
 593              		.syntax unified
 594              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 595 0002 72B6     		cpsid i
 596              	@ 0 "" 2
 597              		.thumb
ARM GAS  /tmp/ccDWyoTR.s 			page 27


 598              		.syntax unified
 599              	.LBE49:
 600              	.LBE50:
 645:Core/Src/main.c ****   while (1)
 646:Core/Src/main.c ****   {
 647:Core/Src/main.c ****     HAL_Delay(500);
 648:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 601              		.loc 1 648 5 view .LVU148
 602 0004 084C     		ldr	r4, .L59
 603              	.L57:
 645:Core/Src/main.c ****   while (1)
 604              		.loc 1 645 3 is_stmt 1 discriminator 1 view .LVU149
 647:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 605              		.loc 1 647 5 discriminator 1 view .LVU150
 606 0006 4FF4FA70 		mov	r0, #500
 607 000a FFF7FEFF 		bl	HAL_Delay
 608              	.LVL37:
 609              		.loc 1 648 5 discriminator 1 view .LVU151
 610 000e 0121     		movs	r1, #1
 611 0010 2046     		mov	r0, r4
 612 0012 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 613              	.LVL38:
 649:Core/Src/main.c ****     HAL_Delay(500);
 614              		.loc 1 649 5 discriminator 1 view .LVU152
 615 0016 4FF4FA70 		mov	r0, #500
 616 001a FFF7FEFF 		bl	HAL_Delay
 617              	.LVL39:
 650:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 618              		.loc 1 650 5 discriminator 1 view .LVU153
 619 001e 0121     		movs	r1, #1
 620 0020 2046     		mov	r0, r4
 621 0022 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 622              	.LVL40:
 623 0026 EEE7     		b	.L57
 624              	.L60:
 625              		.align	2
 626              	.L59:
 627 0028 00040048 		.word	1207960576
 628              		.cfi_endproc
 629              	.LFE141:
 631              		.section	.text.SystemClock_Config,"ax",%progbits
 632              		.align	1
 633              		.p2align 2,,3
 634              		.global	SystemClock_Config
 635              		.syntax unified
 636              		.thumb
 637              		.thumb_func
 638              		.fpu fpv4-sp-d16
 640              	SystemClock_Config:
 641              	.LFB135:
 340:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 642              		.loc 1 340 1 view -0
 643              		.cfi_startproc
 644              		@ args = 0, pretend = 0, frame = 152
 645              		@ frame_needed = 0, uses_anonymous_args = 0
 341:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 646              		.loc 1 341 3 view .LVU155
ARM GAS  /tmp/ccDWyoTR.s 			page 28


 340:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 647              		.loc 1 340 1 is_stmt 0 view .LVU156
 648 0000 30B5     		push	{r4, r5, lr}
 649              	.LCFI6:
 650              		.cfi_def_cfa_offset 12
 651              		.cfi_offset 4, -12
 652              		.cfi_offset 5, -8
 653              		.cfi_offset 14, -4
 341:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 654              		.loc 1 341 22 view .LVU157
 655 0002 2022     		movs	r2, #32
 340:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 656              		.loc 1 340 1 view .LVU158
 657 0004 A7B0     		sub	sp, sp, #156
 658              	.LCFI7:
 659              		.cfi_def_cfa_offset 168
 341:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 660              		.loc 1 341 22 view .LVU159
 661 0006 0021     		movs	r1, #0
 662 0008 0DEB0200 		add	r0, sp, r2
 663 000c FFF7FEFF 		bl	memset
 664              	.LVL41:
 342:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 665              		.loc 1 342 3 is_stmt 1 view .LVU160
 342:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 666              		.loc 1 342 22 is_stmt 0 view .LVU161
 667 0010 0023     		movs	r3, #0
 343:Core/Src/main.c **** 
 668              		.loc 1 343 28 view .LVU162
 669 0012 1946     		mov	r1, r3
 670 0014 5822     		movs	r2, #88
 671 0016 10A8     		add	r0, sp, #64
 342:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 672              		.loc 1 342 22 view .LVU163
 673 0018 CDE90133 		strd	r3, r3, [sp, #4]
 674 001c CDE90333 		strd	r3, r3, [sp, #12]
 675 0020 0593     		str	r3, [sp, #20]
 343:Core/Src/main.c **** 
 676              		.loc 1 343 3 is_stmt 1 view .LVU164
 343:Core/Src/main.c **** 
 677              		.loc 1 343 28 is_stmt 0 view .LVU165
 678 0022 FFF7FEFF 		bl	memset
 679              	.LVL42:
 348:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 680              		.loc 1 348 3 is_stmt 1 view .LVU166
 348:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 681              		.loc 1 348 36 is_stmt 0 view .LVU167
 682 0026 0123     		movs	r3, #1
 351:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 683              		.loc 1 351 34 view .LVU168
 684 0028 0224     		movs	r4, #2
 349:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 685              		.loc 1 349 30 view .LVU169
 686 002a 4FF4A021 		mov	r1, #327680
 352:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 687              		.loc 1 352 35 view .LVU170
 688 002e 4FF48032 		mov	r2, #65536
ARM GAS  /tmp/ccDWyoTR.s 			page 29


 348:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 689              		.loc 1 348 36 view .LVU171
 690 0032 0693     		str	r3, [sp, #24]
 349:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 691              		.loc 1 349 3 is_stmt 1 view .LVU172
 350:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 692              		.loc 1 350 30 is_stmt 0 view .LVU173
 693 0034 0993     		str	r3, [sp, #36]
 355:Core/Src/main.c ****   {
 694              		.loc 1 355 7 view .LVU174
 695 0036 06A8     		add	r0, sp, #24
 353:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 696              		.loc 1 353 32 view .LVU175
 697 0038 4FF4E013 		mov	r3, #1835008
 349:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 698              		.loc 1 349 30 view .LVU176
 699 003c 0791     		str	r1, [sp, #28]
 350:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 700              		.loc 1 350 3 is_stmt 1 view .LVU177
 351:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 701              		.loc 1 351 3 view .LVU178
 352:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 702              		.loc 1 352 35 is_stmt 0 view .LVU179
 703 003e CDE90C42 		strd	r4, r2, [sp, #48]
 353:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 704              		.loc 1 353 3 is_stmt 1 view .LVU180
 353:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 705              		.loc 1 353 32 is_stmt 0 view .LVU181
 706 0042 0E93     		str	r3, [sp, #56]
 354:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 707              		.loc 1 354 3 is_stmt 1 view .LVU182
 355:Core/Src/main.c ****   {
 708              		.loc 1 355 3 view .LVU183
 355:Core/Src/main.c ****   {
 709              		.loc 1 355 7 is_stmt 0 view .LVU184
 710 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 711              	.LVL43:
 355:Core/Src/main.c ****   {
 712              		.loc 1 355 6 view .LVU185
 713 0048 C0B9     		cbnz	r0, .L63
 362:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 714              		.loc 1 362 3 is_stmt 1 view .LVU186
 715 004a 0346     		mov	r3, r0
 366:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 716              		.loc 1 366 36 is_stmt 0 view .LVU187
 717 004c 4FF48062 		mov	r2, #1024
 369:Core/Src/main.c ****   {
 718              		.loc 1 369 7 view .LVU188
 719 0050 01A8     		add	r0, sp, #4
 720 0052 2146     		mov	r1, r4
 362:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 721              		.loc 1 362 31 view .LVU189
 722 0054 0F25     		movs	r5, #15
 365:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 723              		.loc 1 365 35 view .LVU190
 724 0056 0393     		str	r3, [sp, #12]
 367:Core/Src/main.c **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 30


 725              		.loc 1 367 36 view .LVU191
 726 0058 0593     		str	r3, [sp, #20]
 364:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 727              		.loc 1 364 34 view .LVU192
 728 005a 0294     		str	r4, [sp, #8]
 362:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 729              		.loc 1 362 31 view .LVU193
 730 005c 0195     		str	r5, [sp, #4]
 364:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 731              		.loc 1 364 3 is_stmt 1 view .LVU194
 365:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 732              		.loc 1 365 3 view .LVU195
 366:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 733              		.loc 1 366 3 view .LVU196
 366:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 734              		.loc 1 366 36 is_stmt 0 view .LVU197
 735 005e 0492     		str	r2, [sp, #16]
 367:Core/Src/main.c **** 
 736              		.loc 1 367 3 is_stmt 1 view .LVU198
 369:Core/Src/main.c ****   {
 737              		.loc 1 369 3 view .LVU199
 369:Core/Src/main.c ****   {
 738              		.loc 1 369 7 is_stmt 0 view .LVU200
 739 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 740              	.LVL44:
 369:Core/Src/main.c ****   {
 741              		.loc 1 369 6 view .LVU201
 742 0064 0346     		mov	r3, r0
 743 0066 48B9     		cbnz	r0, .L63
 373:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 744              		.loc 1 373 3 is_stmt 1 view .LVU202
 373:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 745              		.loc 1 373 38 is_stmt 0 view .LVU203
 746 0068 054A     		ldr	r2, .L65
 374:Core/Src/main.c ****   PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 747              		.loc 1 374 36 view .LVU204
 748 006a 1D93     		str	r3, [sp, #116]
 376:Core/Src/main.c ****   {
 749              		.loc 1 376 7 view .LVU205
 750 006c 10A8     		add	r0, sp, #64
 375:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 751              		.loc 1 375 37 view .LVU206
 752 006e 1F93     		str	r3, [sp, #124]
 373:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 753              		.loc 1 373 38 view .LVU207
 754 0070 1092     		str	r2, [sp, #64]
 374:Core/Src/main.c ****   PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 755              		.loc 1 374 3 is_stmt 1 view .LVU208
 375:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 756              		.loc 1 375 3 view .LVU209
 376:Core/Src/main.c ****   {
 757              		.loc 1 376 3 view .LVU210
 376:Core/Src/main.c ****   {
 758              		.loc 1 376 7 is_stmt 0 view .LVU211
 759 0072 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 760              	.LVL45:
 376:Core/Src/main.c ****   {
ARM GAS  /tmp/ccDWyoTR.s 			page 31


 761              		.loc 1 376 6 view .LVU212
 762 0076 08B9     		cbnz	r0, .L63
 380:Core/Src/main.c **** 
 763              		.loc 1 380 1 view .LVU213
 764 0078 27B0     		add	sp, sp, #156
 765              	.LCFI8:
 766              		.cfi_remember_state
 767              		.cfi_def_cfa_offset 12
 768              		@ sp needed
 769 007a 30BD     		pop	{r4, r5, pc}
 770              	.L63:
 771              	.LCFI9:
 772              		.cfi_restore_state
 357:Core/Src/main.c ****   }
 773              		.loc 1 357 5 is_stmt 1 view .LVU214
 774 007c FFF7FEFF 		bl	Error_Handler
 775              	.LVL46:
 776              	.L66:
 777              		.align	2
 778              	.L65:
 779 0080 00102000 		.word	2101248
 780              		.cfi_endproc
 781              	.LFE135:
 783              		.section	.text.startup.main,"ax",%progbits
 784              		.align	1
 785              		.p2align 2,,3
 786              		.global	main
 787              		.syntax unified
 788              		.thumb
 789              		.thumb_func
 790              		.fpu fpv4-sp-d16
 792              	main:
 793              	.LFB134:
 201:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 794              		.loc 1 201 1 view -0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 96
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 209:Core/Src/main.c **** 
 798              		.loc 1 209 3 view .LVU216
 201:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 799              		.loc 1 201 1 is_stmt 0 view .LVU217
 800 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 801              	.LCFI10:
 802              		.cfi_def_cfa_offset 32
 803              		.cfi_offset 4, -32
 804              		.cfi_offset 5, -28
 805              		.cfi_offset 6, -24
 806              		.cfi_offset 7, -20
 807              		.cfi_offset 8, -16
 808              		.cfi_offset 9, -12
 809              		.cfi_offset 10, -8
 810              		.cfi_offset 14, -4
 811              	.LBB73:
 812              	.LBB74:
 537:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 813              		.loc 1 537 20 view .LVU218
ARM GAS  /tmp/ccDWyoTR.s 			page 32


 814 0004 0024     		movs	r4, #0
 815              	.LBE74:
 816              	.LBE73:
 201:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 817              		.loc 1 201 1 view .LVU219
 818 0006 98B0     		sub	sp, sp, #96
 819              	.LCFI11:
 820              		.cfi_def_cfa_offset 128
 209:Core/Src/main.c **** 
 821              		.loc 1 209 3 view .LVU220
 822 0008 FFF7FEFF 		bl	HAL_Init
 823              	.LVL47:
 216:Core/Src/main.c **** 
 824              		.loc 1 216 3 is_stmt 1 view .LVU221
 825 000c FFF7FEFF 		bl	SystemClock_Config
 826              	.LVL48:
 223:Core/Src/main.c ****   MX_DMA_Init();
 827              		.loc 1 223 3 view .LVU222
 828              	.LBB85:
 829              	.LBI73:
 535:Core/Src/main.c **** {
 830              		.loc 1 535 13 view .LVU223
 831              	.LBB84:
 537:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 832              		.loc 1 537 3 view .LVU224
 537:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 833              		.loc 1 537 20 is_stmt 0 view .LVU225
 834 0010 CDE91344 		strd	r4, r4, [sp, #76]
 835 0014 CDE91544 		strd	r4, r4, [sp, #84]
 836              	.LBB75:
 542:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 837              		.loc 1 542 3 view .LVU226
 838 0018 BE4D     		ldr	r5, .L79
 839              	.LBE75:
 537:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 840              		.loc 1 537 20 view .LVU227
 841 001a 1794     		str	r4, [sp, #92]
 542:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 842              		.loc 1 542 3 is_stmt 1 view .LVU228
 843              	.LBB76:
 542:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 844              		.loc 1 542 3 view .LVU229
 542:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 845              		.loc 1 542 3 view .LVU230
 846 001c 6B69     		ldr	r3, [r5, #20]
 847 001e 43F40013 		orr	r3, r3, #2097152
 848 0022 6B61     		str	r3, [r5, #20]
 542:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 849              		.loc 1 542 3 view .LVU231
 850 0024 6B69     		ldr	r3, [r5, #20]
 851 0026 03F40013 		and	r3, r3, #2097152
 852 002a 0293     		str	r3, [sp, #8]
 542:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 853              		.loc 1 542 3 view .LVU232
 854 002c 029B     		ldr	r3, [sp, #8]
 855              	.LBE76:
 543:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
ARM GAS  /tmp/ccDWyoTR.s 			page 33


 856              		.loc 1 543 3 view .LVU233
 857              	.LBB77:
 543:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 858              		.loc 1 543 3 view .LVU234
 543:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 859              		.loc 1 543 3 view .LVU235
 860 002e 6B69     		ldr	r3, [r5, #20]
 861 0030 43F40023 		orr	r3, r3, #524288
 862 0034 6B61     		str	r3, [r5, #20]
 543:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 863              		.loc 1 543 3 view .LVU236
 864 0036 6B69     		ldr	r3, [r5, #20]
 865 0038 03F40023 		and	r3, r3, #524288
 866 003c 0393     		str	r3, [sp, #12]
 543:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 867              		.loc 1 543 3 view .LVU237
 868 003e 039B     		ldr	r3, [sp, #12]
 869              	.LBE77:
 544:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 870              		.loc 1 544 3 view .LVU238
 871              	.LBB78:
 544:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 872              		.loc 1 544 3 view .LVU239
 544:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 873              		.loc 1 544 3 view .LVU240
 874 0040 6B69     		ldr	r3, [r5, #20]
 875 0042 43F48003 		orr	r3, r3, #4194304
 876 0046 6B61     		str	r3, [r5, #20]
 544:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 877              		.loc 1 544 3 view .LVU241
 878 0048 6B69     		ldr	r3, [r5, #20]
 879 004a 03F48003 		and	r3, r3, #4194304
 880 004e 0493     		str	r3, [sp, #16]
 544:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 881              		.loc 1 544 3 view .LVU242
 882 0050 049B     		ldr	r3, [sp, #16]
 883              	.LBE78:
 545:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 884              		.loc 1 545 3 view .LVU243
 885              	.LBB79:
 545:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 886              		.loc 1 545 3 view .LVU244
 545:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 887              		.loc 1 545 3 view .LVU245
 888 0052 6B69     		ldr	r3, [r5, #20]
 889 0054 43F40033 		orr	r3, r3, #131072
 890 0058 6B61     		str	r3, [r5, #20]
 545:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 891              		.loc 1 545 3 view .LVU246
 892 005a 6B69     		ldr	r3, [r5, #20]
 893 005c 03F40033 		and	r3, r3, #131072
 894 0060 0593     		str	r3, [sp, #20]
 545:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 895              		.loc 1 545 3 view .LVU247
 896 0062 059B     		ldr	r3, [sp, #20]
 897              	.LBE79:
 546:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  /tmp/ccDWyoTR.s 			page 34


 898              		.loc 1 546 3 view .LVU248
 899              	.LBB80:
 546:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 900              		.loc 1 546 3 view .LVU249
 546:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 901              		.loc 1 546 3 view .LVU250
 902 0064 6B69     		ldr	r3, [r5, #20]
 903 0066 43F48023 		orr	r3, r3, #262144
 904 006a 6B61     		str	r3, [r5, #20]
 546:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 905              		.loc 1 546 3 view .LVU251
 906 006c 6B69     		ldr	r3, [r5, #20]
 907 006e 03F48023 		and	r3, r3, #262144
 908 0072 0693     		str	r3, [sp, #24]
 546:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 909              		.loc 1 546 3 view .LVU252
 910 0074 069B     		ldr	r3, [sp, #24]
 911              	.LBE80:
 547:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 912              		.loc 1 547 3 view .LVU253
 913              	.LBB81:
 547:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 914              		.loc 1 547 3 view .LVU254
 547:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 915              		.loc 1 547 3 view .LVU255
 916 0076 6B69     		ldr	r3, [r5, #20]
 917 0078 43F48013 		orr	r3, r3, #1048576
 918 007c 6B61     		str	r3, [r5, #20]
 547:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 919              		.loc 1 547 3 view .LVU256
 920 007e 6B69     		ldr	r3, [r5, #20]
 921 0080 03F48013 		and	r3, r3, #1048576
 922 0084 0793     		str	r3, [sp, #28]
 547:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 923              		.loc 1 547 3 view .LVU257
 924 0086 079B     		ldr	r3, [sp, #28]
 925              	.LBE81:
 548:Core/Src/main.c **** 
 926              		.loc 1 548 3 view .LVU258
 927              	.LBB82:
 548:Core/Src/main.c **** 
 928              		.loc 1 548 3 view .LVU259
 548:Core/Src/main.c **** 
 929              		.loc 1 548 3 view .LVU260
 930 0088 6B69     		ldr	r3, [r5, #20]
 931 008a 43F40003 		orr	r3, r3, #8388608
 932 008e 6B61     		str	r3, [r5, #20]
 548:Core/Src/main.c **** 
 933              		.loc 1 548 3 view .LVU261
 934 0090 6B69     		ldr	r3, [r5, #20]
 935 0092 03F40003 		and	r3, r3, #8388608
 936 0096 0893     		str	r3, [sp, #32]
 548:Core/Src/main.c **** 
 937              		.loc 1 548 3 view .LVU262
 938              	.LBE82:
 551:Core/Src/main.c **** 
 939              		.loc 1 551 3 is_stmt 0 view .LVU263
ARM GAS  /tmp/ccDWyoTR.s 			page 35


 940 0098 2246     		mov	r2, r4
 941 009a 0221     		movs	r1, #2
 942 009c 4FF09040 		mov	r0, #1207959552
 943              	.LBB83:
 548:Core/Src/main.c **** 
 944              		.loc 1 548 3 view .LVU264
 945 00a0 089B     		ldr	r3, [sp, #32]
 946              	.LBE83:
 551:Core/Src/main.c **** 
 947              		.loc 1 551 3 is_stmt 1 view .LVU265
 948 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 949              	.LVL49:
 554:Core/Src/main.c **** 
 950              		.loc 1 554 3 view .LVU266
 951 00a6 2246     		mov	r2, r4
 952 00a8 44F28101 		movw	r1, #16513
 953 00ac 9A48     		ldr	r0, .L79+4
 954 00ae FFF7FEFF 		bl	HAL_GPIO_WritePin
 955              	.LVL50:
 557:Core/Src/main.c **** 
 956              		.loc 1 557 3 view .LVU267
 957 00b2 2246     		mov	r2, r4
 958 00b4 4021     		movs	r1, #64
 959 00b6 9948     		ldr	r0, .L79+8
 960 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 961              	.LVL51:
 560:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 962              		.loc 1 560 3 view .LVU268
 562:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 963              		.loc 1 562 24 is_stmt 0 view .LVU269
 964 00bc 0126     		movs	r6, #1
 561:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 965              		.loc 1 561 24 view .LVU270
 966 00be 4FF48819 		mov	r9, #1114112
 560:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 967              		.loc 1 560 23 view .LVU271
 968 00c2 1423     		movs	r3, #20
 563:Core/Src/main.c **** 
 969              		.loc 1 563 3 view .LVU272
 970 00c4 13A9     		add	r1, sp, #76
 971 00c6 9648     		ldr	r0, .L79+12
 562:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 972              		.loc 1 562 24 view .LVU273
 973 00c8 1596     		str	r6, [sp, #84]
 561:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 974              		.loc 1 561 24 view .LVU274
 975 00ca CDE91339 		strd	r3, r9, [sp, #76]
 562:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 976              		.loc 1 562 3 is_stmt 1 view .LVU275
 563:Core/Src/main.c **** 
 977              		.loc 1 563 3 view .LVU276
 978 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 979              	.LVL52:
 566:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 980              		.loc 1 566 3 view .LVU277
 566:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 981              		.loc 1 566 23 is_stmt 0 view .LVU278
ARM GAS  /tmp/ccDWyoTR.s 			page 36


 982 00d2 4FF40053 		mov	r3, #8192
 569:Core/Src/main.c **** 
 983              		.loc 1 569 3 view .LVU279
 984 00d6 13A9     		add	r1, sp, #76
 985 00d8 9248     		ldr	r0, .L79+16
 566:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 986              		.loc 1 566 23 view .LVU280
 987 00da 1393     		str	r3, [sp, #76]
 567:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 988              		.loc 1 567 3 is_stmt 1 view .LVU281
 568:Core/Src/main.c ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 989              		.loc 1 568 3 view .LVU282
 569:Core/Src/main.c **** 
 990              		.loc 1 569 3 view .LVU283
 575:Core/Src/main.c ****   HAL_GPIO_Init(TIM_TEST_GPIO_Port, &GPIO_InitStruct);
 991              		.loc 1 575 25 is_stmt 0 view .LVU284
 992 00dc 0327     		movs	r7, #3
 572:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 993              		.loc 1 572 23 view .LVU285
 994 00de 4FF0020A 		mov	r10, #2
 568:Core/Src/main.c ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 995              		.loc 1 568 24 view .LVU286
 996 00e2 CDE91494 		strd	r9, r4, [sp, #80]
 569:Core/Src/main.c **** 
 997              		.loc 1 569 3 view .LVU287
 998 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 999              	.LVL53:
 572:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1000              		.loc 1 572 3 is_stmt 1 view .LVU288
 576:Core/Src/main.c **** 
 1001              		.loc 1 576 3 is_stmt 0 view .LVU289
 1002 00ea 13A9     		add	r1, sp, #76
 1003 00ec 4FF09040 		mov	r0, #1207959552
 575:Core/Src/main.c ****   HAL_GPIO_Init(TIM_TEST_GPIO_Port, &GPIO_InitStruct);
 1004              		.loc 1 575 25 view .LVU290
 1005 00f0 1697     		str	r7, [sp, #88]
 574:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1006              		.loc 1 574 24 view .LVU291
 1007 00f2 CDE91464 		strd	r6, r4, [sp, #80]
 572:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1008              		.loc 1 572 23 view .LVU292
 1009 00f6 CDF84CA0 		str	r10, [sp, #76]
 573:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1010              		.loc 1 573 3 is_stmt 1 view .LVU293
 574:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1011              		.loc 1 574 3 view .LVU294
 575:Core/Src/main.c ****   HAL_GPIO_Init(TIM_TEST_GPIO_Port, &GPIO_InitStruct);
 1012              		.loc 1 575 3 view .LVU295
 576:Core/Src/main.c **** 
 1013              		.loc 1 576 3 view .LVU296
 1014 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 1015              	.LVL54:
 579:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1016              		.loc 1 579 3 view .LVU297
 579:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1017              		.loc 1 579 23 is_stmt 0 view .LVU298
 1018 00fe 44F28103 		movw	r3, #16513
ARM GAS  /tmp/ccDWyoTR.s 			page 37


 583:Core/Src/main.c **** 
 1019              		.loc 1 583 3 view .LVU299
 1020 0102 13A9     		add	r1, sp, #76
 1021 0104 8448     		ldr	r0, .L79+4
 579:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1022              		.loc 1 579 23 view .LVU300
 1023 0106 1393     		str	r3, [sp, #76]
 580:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1024              		.loc 1 580 3 is_stmt 1 view .LVU301
 581:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1025              		.loc 1 581 3 view .LVU302
 582:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1026              		.loc 1 582 3 view .LVU303
 583:Core/Src/main.c **** 
 1027              		.loc 1 583 3 view .LVU304
 590:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1028              		.loc 1 590 29 is_stmt 0 view .LVU305
 1029 0108 4FF00708 		mov	r8, #7
 581:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1030              		.loc 1 581 24 view .LVU306
 1031 010c CDE91464 		strd	r6, r4, [sp, #80]
 582:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1032              		.loc 1 582 25 view .LVU307
 1033 0110 1694     		str	r4, [sp, #88]
 583:Core/Src/main.c **** 
 1034              		.loc 1 583 3 view .LVU308
 1035 0112 FFF7FEFF 		bl	HAL_GPIO_Init
 1036              	.LVL55:
 586:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1037              		.loc 1 586 3 is_stmt 1 view .LVU309
 586:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1038              		.loc 1 586 23 is_stmt 0 view .LVU310
 1039 0116 4FF44073 		mov	r3, #768
 591:Core/Src/main.c **** 
 1040              		.loc 1 591 3 view .LVU311
 1041 011a 13A9     		add	r1, sp, #76
 1042 011c 8248     		ldr	r0, .L79+20
 586:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1043              		.loc 1 586 23 view .LVU312
 1044 011e 1393     		str	r3, [sp, #76]
 587:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1045              		.loc 1 587 3 is_stmt 1 view .LVU313
 588:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1046              		.loc 1 588 3 view .LVU314
 589:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1047              		.loc 1 589 3 view .LVU315
 590:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1048              		.loc 1 590 3 view .LVU316
 589:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1049              		.loc 1 589 25 is_stmt 0 view .LVU317
 1050 0120 CDE91547 		strd	r4, r7, [sp, #84]
 587:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1051              		.loc 1 587 24 view .LVU318
 1052 0124 CDF850A0 		str	r10, [sp, #80]
 590:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1053              		.loc 1 590 29 view .LVU319
 1054 0128 CDF85C80 		str	r8, [sp, #92]
ARM GAS  /tmp/ccDWyoTR.s 			page 38


 591:Core/Src/main.c **** 
 1055              		.loc 1 591 3 is_stmt 1 view .LVU320
 1056 012c FFF7FEFF 		bl	HAL_GPIO_Init
 1057              	.LVL56:
 594:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1058              		.loc 1 594 3 view .LVU321
 594:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1059              		.loc 1 594 23 is_stmt 0 view .LVU322
 1060 0130 4023     		movs	r3, #64
 598:Core/Src/main.c **** 
 1061              		.loc 1 598 3 view .LVU323
 1062 0132 13A9     		add	r1, sp, #76
 1063 0134 7948     		ldr	r0, .L79+8
 594:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1064              		.loc 1 594 23 view .LVU324
 1065 0136 1393     		str	r3, [sp, #76]
 595:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1066              		.loc 1 595 3 is_stmt 1 view .LVU325
 596:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1067              		.loc 1 596 3 view .LVU326
 597:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 1068              		.loc 1 597 3 view .LVU327
 598:Core/Src/main.c **** 
 1069              		.loc 1 598 3 view .LVU328
 601:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1070              		.loc 1 601 23 is_stmt 0 view .LVU329
 1071 0138 8027     		movs	r7, #128
 596:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1072              		.loc 1 596 24 view .LVU330
 1073 013a CDE91464 		strd	r6, r4, [sp, #80]
 597:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 1074              		.loc 1 597 25 view .LVU331
 1075 013e 1694     		str	r4, [sp, #88]
 598:Core/Src/main.c **** 
 1076              		.loc 1 598 3 view .LVU332
 1077 0140 FFF7FEFF 		bl	HAL_GPIO_Init
 1078              	.LVL57:
 601:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1079              		.loc 1 601 3 is_stmt 1 view .LVU333
 604:Core/Src/main.c **** 
 1080              		.loc 1 604 3 is_stmt 0 view .LVU334
 1081 0144 13A9     		add	r1, sp, #76
 1082 0146 7548     		ldr	r0, .L79+8
 601:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1083              		.loc 1 601 23 view .LVU335
 1084 0148 1397     		str	r7, [sp, #76]
 602:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1085              		.loc 1 602 3 is_stmt 1 view .LVU336
 603:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 1086              		.loc 1 603 3 view .LVU337
 604:Core/Src/main.c **** 
 1087              		.loc 1 604 3 view .LVU338
 603:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 1088              		.loc 1 603 24 is_stmt 0 view .LVU339
 1089 014a CDE91444 		strd	r4, r4, [sp, #80]
 604:Core/Src/main.c **** 
 1090              		.loc 1 604 3 view .LVU340
ARM GAS  /tmp/ccDWyoTR.s 			page 39


 1091 014e FFF7FEFF 		bl	HAL_GPIO_Init
 1092              	.LVL58:
 607:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 1093              		.loc 1 607 3 is_stmt 1 view .LVU341
 607:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 1094              		.loc 1 607 23 is_stmt 0 view .LVU342
 1095 0152 E823     		movs	r3, #232
 610:Core/Src/main.c **** 
 1096              		.loc 1 610 3 view .LVU343
 1097 0154 13A9     		add	r1, sp, #76
 1098 0156 7448     		ldr	r0, .L79+20
 607:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 1099              		.loc 1 607 23 view .LVU344
 1100 0158 1393     		str	r3, [sp, #76]
 608:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 1101              		.loc 1 608 3 is_stmt 1 view .LVU345
 609:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1102              		.loc 1 609 3 view .LVU346
 610:Core/Src/main.c **** 
 1103              		.loc 1 610 3 view .LVU347
 609:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1104              		.loc 1 609 24 is_stmt 0 view .LVU348
 1105 015a CDE91496 		strd	r9, r6, [sp, #80]
 610:Core/Src/main.c **** 
 1106              		.loc 1 610 3 view .LVU349
 1107 015e FFF7FEFF 		bl	HAL_GPIO_Init
 1108              	.LVL59:
 613:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 1109              		.loc 1 613 3 is_stmt 1 view .LVU350
 1110 0162 2246     		mov	r2, r4
 1111 0164 2146     		mov	r1, r4
 1112 0166 0820     		movs	r0, #8
 1113 0168 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1114              	.LVL60:
 614:Core/Src/main.c **** 
 1115              		.loc 1 614 3 view .LVU351
 1116 016c 0820     		movs	r0, #8
 1117 016e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1118              	.LVL61:
 616:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 1119              		.loc 1 616 3 view .LVU352
 1120 0172 2246     		mov	r2, r4
 1121 0174 2146     		mov	r1, r4
 1122 0176 0920     		movs	r0, #9
 1123 0178 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1124              	.LVL62:
 617:Core/Src/main.c **** 
 1125              		.loc 1 617 3 view .LVU353
 1126 017c 0920     		movs	r0, #9
 1127 017e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1128              	.LVL63:
 619:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 1129              		.loc 1 619 3 view .LVU354
 1130 0182 2246     		mov	r2, r4
 1131 0184 2146     		mov	r1, r4
 1132 0186 0A20     		movs	r0, #10
 1133 0188 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccDWyoTR.s 			page 40


 1134              	.LVL64:
 620:Core/Src/main.c **** 
 1135              		.loc 1 620 3 view .LVU355
 1136 018c 0A20     		movs	r0, #10
 1137 018e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1138              	.LVL65:
 622:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 1139              		.loc 1 622 3 view .LVU356
 1140 0192 2246     		mov	r2, r4
 1141 0194 2146     		mov	r1, r4
 1142 0196 1720     		movs	r0, #23
 1143 0198 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1144              	.LVL66:
 623:Core/Src/main.c **** 
 1145              		.loc 1 623 3 view .LVU357
 1146 019c 1720     		movs	r0, #23
 1147 019e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1148              	.LVL67:
 625:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 1149              		.loc 1 625 3 view .LVU358
 1150 01a2 2246     		mov	r2, r4
 1151 01a4 2146     		mov	r1, r4
 1152 01a6 2820     		movs	r0, #40
 1153 01a8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1154              	.LVL68:
 626:Core/Src/main.c **** 
 1155              		.loc 1 626 3 view .LVU359
 1156 01ac 2820     		movs	r0, #40
 1157 01ae FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1158              	.LVL69:
 1159              	.LBE84:
 1160              	.LBE85:
 224:Core/Src/main.c ****   MX_SPI1_Init();
 1161              		.loc 1 224 3 view .LVU360
 1162              	.LBB86:
 1163              	.LBI86:
 517:Core/Src/main.c **** {
 1164              		.loc 1 517 13 view .LVU361
 1165              	.LBB87:
 521:Core/Src/main.c **** 
 1166              		.loc 1 521 3 view .LVU362
 1167              	.LBB88:
 521:Core/Src/main.c **** 
 1168              		.loc 1 521 3 view .LVU363
 521:Core/Src/main.c **** 
 1169              		.loc 1 521 3 view .LVU364
 1170 01b2 6B69     		ldr	r3, [r5, #20]
 1171 01b4 3343     		orrs	r3, r3, r6
 1172 01b6 6B61     		str	r3, [r5, #20]
 521:Core/Src/main.c **** 
 1173              		.loc 1 521 3 view .LVU365
 1174 01b8 6B69     		ldr	r3, [r5, #20]
 1175 01ba 3340     		ands	r3, r3, r6
 1176              	.LBE88:
 525:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 1177              		.loc 1 525 3 is_stmt 0 view .LVU366
 1178 01bc 2246     		mov	r2, r4
ARM GAS  /tmp/ccDWyoTR.s 			page 41


 1179 01be 2146     		mov	r1, r4
 1180              	.LBB89:
 521:Core/Src/main.c **** 
 1181              		.loc 1 521 3 view .LVU367
 1182 01c0 0193     		str	r3, [sp, #4]
 521:Core/Src/main.c **** 
 1183              		.loc 1 521 3 is_stmt 1 view .LVU368
 1184              	.LBE89:
 525:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 1185              		.loc 1 525 3 is_stmt 0 view .LVU369
 1186 01c2 0D20     		movs	r0, #13
 1187              	.LBB90:
 521:Core/Src/main.c **** 
 1188              		.loc 1 521 3 view .LVU370
 1189 01c4 019B     		ldr	r3, [sp, #4]
 1190              	.LBE90:
 525:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 1191              		.loc 1 525 3 is_stmt 1 view .LVU371
 1192 01c6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1193              	.LVL70:
 526:Core/Src/main.c **** 
 1194              		.loc 1 526 3 view .LVU372
 1195 01ca 0D20     		movs	r0, #13
 1196 01cc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1197              	.LVL71:
 1198              	.LBE87:
 1199              	.LBE86:
 225:Core/Src/main.c ****   MX_TIM1_Init();
 1200              		.loc 1 225 3 view .LVU373
 1201              	.LBB91:
 1202              	.LBI91:
 387:Core/Src/main.c **** {
 1203              		.loc 1 387 13 view .LVU374
 1204              	.LBB92:
 398:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1205              		.loc 1 398 3 view .LVU375
 398:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1206              		.loc 1 398 18 is_stmt 0 view .LVU376
 1207 01d0 564B     		ldr	r3, .L79+24
 1208 01d2 DFF880E1 		ldr	lr, .L79+64
 406:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1209              		.loc 1 406 23 view .LVU377
 1210 01d6 1F62     		str	r7, [r3, #32]
 399:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1211              		.loc 1 399 19 view .LVU378
 1212 01d8 4FF4827C 		mov	ip, #260
 400:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1213              		.loc 1 400 24 view .LVU379
 1214 01dc 4FF40047 		mov	r7, #32768
 401:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1215              		.loc 1 401 23 view .LVU380
 1216 01e0 4FF4E065 		mov	r5, #1792
 404:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1217              		.loc 1 404 18 view .LVU381
 1218 01e4 4FF40071 		mov	r1, #512
 405:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1219              		.loc 1 405 32 view .LVU382
ARM GAS  /tmp/ccDWyoTR.s 			page 42


 1220 01e8 1822     		movs	r2, #24
 412:Core/Src/main.c ****   {
 1221              		.loc 1 412 7 view .LVU383
 1222 01ea 1846     		mov	r0, r3
 403:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1223              		.loc 1 403 23 view .LVU384
 1224 01ec C3E90444 		strd	r4, r4, [r3, #16]
 408:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1225              		.loc 1 408 29 view .LVU385
 1226 01f0 C3E90944 		strd	r4, r4, [r3, #36]
 409:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1227              		.loc 1 409 28 view .LVU386
 1228 01f4 C3F82C80 		str	r8, [r3, #44]
 411:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1229              		.loc 1 411 23 view .LVU387
 1230 01f8 C3E90C44 		strd	r4, r4, [r3, #48]
 399:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1231              		.loc 1 399 19 view .LVU388
 1232 01fc C3E900EC 		strd	lr, ip, [r3]
 400:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1233              		.loc 1 400 3 is_stmt 1 view .LVU389
 401:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1234              		.loc 1 401 23 is_stmt 0 view .LVU390
 1235 0200 C3E90275 		strd	r7, r5, [r3, #8]
 402:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1236              		.loc 1 402 3 is_stmt 1 view .LVU391
 403:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1237              		.loc 1 403 3 view .LVU392
 404:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1238              		.loc 1 404 3 view .LVU393
 405:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1239              		.loc 1 405 32 is_stmt 0 view .LVU394
 1240 0204 C3E90612 		strd	r1, r2, [r3, #24]
 406:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1241              		.loc 1 406 3 is_stmt 1 view .LVU395
 407:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1242              		.loc 1 407 3 view .LVU396
 408:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1243              		.loc 1 408 3 view .LVU397
 409:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1244              		.loc 1 409 3 view .LVU398
 410:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1245              		.loc 1 410 3 view .LVU399
 411:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1246              		.loc 1 411 3 view .LVU400
 412:Core/Src/main.c ****   {
 1247              		.loc 1 412 3 view .LVU401
 412:Core/Src/main.c ****   {
 1248              		.loc 1 412 7 is_stmt 0 view .LVU402
 1249 0208 FFF7FEFF 		bl	HAL_SPI_Init
 1250              	.LVL72:
 412:Core/Src/main.c ****   {
 1251              		.loc 1 412 6 view .LVU403
 1252 020c 0028     		cmp	r0, #0
 1253 020e 40F0C080 		bne	.L69
 1254              	.LBE92:
 1255              	.LBE91:
ARM GAS  /tmp/ccDWyoTR.s 			page 43


 226:Core/Src/main.c ****   MX_TIM3_Init();
 1256              		.loc 1 226 3 is_stmt 1 view .LVU404
 1257              	.LBB94:
 1258              	.LBI94:
 427:Core/Src/main.c **** {
 1259              		.loc 1 427 13 view .LVU405
 1260              	.LBB95:
 434:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1261              		.loc 1 434 3 view .LVU406
 440:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 1262              		.loc 1 440 18 is_stmt 0 view .LVU407
 1263 0212 474C     		ldr	r4, .L79+28
 1264 0214 4749     		ldr	r1, .L79+32
 435:Core/Src/main.c **** 
 1265              		.loc 1 435 27 view .LVU408
 1266 0216 0C90     		str	r0, [sp, #48]
 1267 0218 0346     		mov	r3, r0
 434:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1268              		.loc 1 434 26 view .LVU409
 1269 021a CDE91300 		strd	r0, r0, [sp, #76]
 1270 021e CDE91500 		strd	r0, r0, [sp, #84]
 435:Core/Src/main.c **** 
 1271              		.loc 1 435 3 is_stmt 1 view .LVU410
 443:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1272              		.loc 1 443 21 is_stmt 0 view .LVU411
 1273 0222 C4E90206 		strd	r0, r6, [r4, #8]
 441:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1274              		.loc 1 441 24 view .LVU412
 1275 0226 40F6FF02 		movw	r2, #2303
 445:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1276              		.loc 1 445 32 view .LVU413
 1277 022a C4E90400 		strd	r0, r0, [r4, #16]
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1278              		.loc 1 446 32 view .LVU414
 1279 022e A061     		str	r0, [r4, #24]
 447:Core/Src/main.c ****   {
 1280              		.loc 1 447 7 view .LVU415
 1281 0230 2046     		mov	r0, r4
 440:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 1282              		.loc 1 440 18 view .LVU416
 1283 0232 2160     		str	r1, [r4]
 441:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1284              		.loc 1 441 24 view .LVU417
 1285 0234 6260     		str	r2, [r4, #4]
 435:Core/Src/main.c **** 
 1286              		.loc 1 435 27 view .LVU418
 1287 0236 CDE90D33 		strd	r3, r3, [sp, #52]
 440:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 1288              		.loc 1 440 3 is_stmt 1 view .LVU419
 441:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1289              		.loc 1 441 3 view .LVU420
 442:Core/Src/main.c ****   htim1.Init.Period = 1;
 1290              		.loc 1 442 3 view .LVU421
 443:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1291              		.loc 1 443 3 view .LVU422
 444:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1292              		.loc 1 444 3 view .LVU423
ARM GAS  /tmp/ccDWyoTR.s 			page 44


 445:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1293              		.loc 1 445 3 view .LVU424
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1294              		.loc 1 446 3 view .LVU425
 447:Core/Src/main.c ****   {
 1295              		.loc 1 447 3 view .LVU426
 447:Core/Src/main.c ****   {
 1296              		.loc 1 447 7 is_stmt 0 view .LVU427
 1297 023a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1298              	.LVL73:
 447:Core/Src/main.c ****   {
 1299              		.loc 1 447 6 view .LVU428
 1300 023e 0028     		cmp	r0, #0
 1301 0240 40F0A780 		bne	.L69
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1302              		.loc 1 451 3 is_stmt 1 view .LVU429
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1303              		.loc 1 451 34 is_stmt 0 view .LVU430
 1304 0244 4FF48056 		mov	r6, #4096
 452:Core/Src/main.c ****   {
 1305              		.loc 1 452 7 view .LVU431
 1306 0248 13A9     		add	r1, sp, #76
 1307 024a 2046     		mov	r0, r4
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1308              		.loc 1 451 34 view .LVU432
 1309 024c 1396     		str	r6, [sp, #76]
 452:Core/Src/main.c ****   {
 1310              		.loc 1 452 3 is_stmt 1 view .LVU433
 452:Core/Src/main.c ****   {
 1311              		.loc 1 452 7 is_stmt 0 view .LVU434
 1312 024e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1313              	.LVL74:
 452:Core/Src/main.c ****   {
 1314              		.loc 1 452 6 view .LVU435
 1315 0252 0346     		mov	r3, r0
 1316 0254 0028     		cmp	r0, #0
 1317 0256 40F09C80 		bne	.L69
 456:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1318              		.loc 1 456 3 is_stmt 1 view .LVU436
 459:Core/Src/main.c ****   {
 1319              		.loc 1 459 7 is_stmt 0 view .LVU437
 1320 025a 0CA9     		add	r1, sp, #48
 1321 025c 2046     		mov	r0, r4
 457:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1322              		.loc 1 457 38 view .LVU438
 1323 025e CDE90C33 		strd	r3, r3, [sp, #48]
 458:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1324              		.loc 1 458 3 is_stmt 1 view .LVU439
 458:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1325              		.loc 1 458 33 is_stmt 0 view .LVU440
 1326 0262 0E93     		str	r3, [sp, #56]
 459:Core/Src/main.c ****   {
 1327              		.loc 1 459 3 is_stmt 1 view .LVU441
 459:Core/Src/main.c ****   {
 1328              		.loc 1 459 7 is_stmt 0 view .LVU442
 1329 0264 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1330              	.LVL75:
ARM GAS  /tmp/ccDWyoTR.s 			page 45


 459:Core/Src/main.c ****   {
 1331              		.loc 1 459 6 view .LVU443
 1332 0268 0346     		mov	r3, r0
 1333 026a 0028     		cmp	r0, #0
 1334 026c 40F09180 		bne	.L69
 1335              	.LBE95:
 1336              	.LBE94:
 227:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1337              		.loc 1 227 3 is_stmt 1 view .LVU444
 1338              	.LBB96:
 1339              	.LBI96:
 474:Core/Src/main.c **** {
 1340              		.loc 1 474 13 view .LVU445
 1341              	.LBB97:
 481:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1342              		.loc 1 481 3 view .LVU446
 487:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 1343              		.loc 1 487 18 is_stmt 0 view .LVU447
 1344 0270 314D     		ldr	r5, .L79+36
 1345 0272 324A     		ldr	r2, .L79+40
 481:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1346              		.loc 1 481 26 view .LVU448
 1347 0274 0F90     		str	r0, [sp, #60]
 488:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1348              		.loc 1 488 24 view .LVU449
 1349 0276 4721     		movs	r1, #71
 482:Core/Src/main.c **** 
 1350              		.loc 1 482 27 view .LVU450
 1351 0278 0990     		str	r0, [sp, #36]
 489:Core/Src/main.c ****   htim3.Init.Period = 65535;
 1352              		.loc 1 489 26 view .LVU451
 1353 027a A860     		str	r0, [r5, #8]
 491:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1354              		.loc 1 491 28 view .LVU452
 1355 027c 2861     		str	r0, [r5, #16]
 492:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1356              		.loc 1 492 32 view .LVU453
 1357 027e A861     		str	r0, [r5, #24]
 487:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 1358              		.loc 1 487 18 view .LVU454
 1359 0280 2A60     		str	r2, [r5]
 493:Core/Src/main.c ****   {
 1360              		.loc 1 493 7 view .LVU455
 1361 0282 2846     		mov	r0, r5
 490:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1362              		.loc 1 490 21 view .LVU456
 1363 0284 4FF6FF72 		movw	r2, #65535
 488:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1364              		.loc 1 488 24 view .LVU457
 1365 0288 6960     		str	r1, [r5, #4]
 490:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1366              		.loc 1 490 21 view .LVU458
 1367 028a EA60     		str	r2, [r5, #12]
 481:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1368              		.loc 1 481 26 view .LVU459
 1369 028c CDE91033 		strd	r3, r3, [sp, #64]
 1370 0290 1293     		str	r3, [sp, #72]
ARM GAS  /tmp/ccDWyoTR.s 			page 46


 482:Core/Src/main.c **** 
 1371              		.loc 1 482 3 is_stmt 1 view .LVU460
 482:Core/Src/main.c **** 
 1372              		.loc 1 482 27 is_stmt 0 view .LVU461
 1373 0292 CDE90A33 		strd	r3, r3, [sp, #40]
 487:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 1374              		.loc 1 487 3 is_stmt 1 view .LVU462
 488:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1375              		.loc 1 488 3 view .LVU463
 489:Core/Src/main.c ****   htim3.Init.Period = 65535;
 1376              		.loc 1 489 3 view .LVU464
 490:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1377              		.loc 1 490 3 view .LVU465
 491:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1378              		.loc 1 491 3 view .LVU466
 492:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1379              		.loc 1 492 3 view .LVU467
 493:Core/Src/main.c ****   {
 1380              		.loc 1 493 3 view .LVU468
 493:Core/Src/main.c ****   {
 1381              		.loc 1 493 7 is_stmt 0 view .LVU469
 1382 0296 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1383              	.LVL76:
 493:Core/Src/main.c ****   {
 1384              		.loc 1 493 6 view .LVU470
 1385 029a 0028     		cmp	r0, #0
 1386 029c 79D1     		bne	.L69
 497:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1387              		.loc 1 497 3 is_stmt 1 view .LVU471
 498:Core/Src/main.c ****   {
 1388              		.loc 1 498 7 is_stmt 0 view .LVU472
 1389 029e 0FA9     		add	r1, sp, #60
 1390 02a0 2846     		mov	r0, r5
 497:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1391              		.loc 1 497 34 view .LVU473
 1392 02a2 0F96     		str	r6, [sp, #60]
 498:Core/Src/main.c ****   {
 1393              		.loc 1 498 3 is_stmt 1 view .LVU474
 498:Core/Src/main.c ****   {
 1394              		.loc 1 498 7 is_stmt 0 view .LVU475
 1395 02a4 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1396              	.LVL77:
 498:Core/Src/main.c ****   {
 1397              		.loc 1 498 6 view .LVU476
 1398 02a8 0346     		mov	r3, r0
 1399 02aa 0028     		cmp	r0, #0
 1400 02ac 71D1     		bne	.L69
 502:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1401              		.loc 1 502 3 is_stmt 1 view .LVU477
 504:Core/Src/main.c ****   {
 1402              		.loc 1 504 7 is_stmt 0 view .LVU478
 1403 02ae 09A9     		add	r1, sp, #36
 1404 02b0 2846     		mov	r0, r5
 502:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1405              		.loc 1 502 37 view .LVU479
 1406 02b2 0993     		str	r3, [sp, #36]
 503:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/ccDWyoTR.s 			page 47


 1407              		.loc 1 503 3 is_stmt 1 view .LVU480
 503:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1408              		.loc 1 503 33 is_stmt 0 view .LVU481
 1409 02b4 0B93     		str	r3, [sp, #44]
 504:Core/Src/main.c ****   {
 1410              		.loc 1 504 3 is_stmt 1 view .LVU482
 504:Core/Src/main.c ****   {
 1411              		.loc 1 504 7 is_stmt 0 view .LVU483
 1412 02b6 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1413              	.LVL78:
 504:Core/Src/main.c ****   {
 1414              		.loc 1 504 6 view .LVU484
 1415 02ba 0646     		mov	r6, r0
 1416 02bc 0028     		cmp	r0, #0
 1417 02be 68D1     		bne	.L69
 1418              	.LBE97:
 1419              	.LBE96:
 229:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 1420              		.loc 1 229 3 is_stmt 1 view .LVU485
 1421 02c0 2846     		mov	r0, r5
 1422 02c2 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1423              	.LVL79:
 230:Core/Src/main.c **** 
 1424              		.loc 1 230 3 view .LVU486
 1425 02c6 2046     		mov	r0, r4
 1426 02c8 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1427              	.LVL80:
 246:Core/Src/main.c ****   game_start(&game);
 1428              		.loc 1 246 3 view .LVU487
 246:Core/Src/main.c ****   game_start(&game);
 1429              		.loc 1 246 15 is_stmt 0 view .LVU488
 1430 02cc 1C4A     		ldr	r2, .L79+44
 1431 02ce 1D4B     		ldr	r3, .L79+48
 1432 02d0 CDF84E60 		str	r6, [sp, #78]	@ unaligned
 1433 02d4 40F60911 		movw	r1, #2313
 247:Core/Src/main.c **** 
 1434              		.loc 1 247 3 view .LVU489
 1435 02d8 13A8     		add	r0, sp, #76
 246:Core/Src/main.c ****   game_start(&game);
 1436              		.loc 1 246 15 view .LVU490
 1437 02da CDF85660 		str	r6, [sp, #86]	@ unaligned
 1438 02de CDF85A60 		str	r6, [sp, #90]	@ unaligned
 1439 02e2 ADF85E60 		strh	r6, [sp, #94]	@ movhi
 1440 02e6 ADF84C10 		strh	r1, [sp, #76]	@ movhi
 1441 02ea CDE91423 		strd	r2, r3, [sp, #80]
 247:Core/Src/main.c **** 
 1442              		.loc 1 247 3 is_stmt 1 view .LVU491
 1443 02ee FFF7FEFF 		bl	game_start
 1444              	.LVL81:
 1445 02f2 154D     		ldr	r5, .L79+52
 1446              	.LBB98:
 1447              	.LBB99:
 272:Core/Src/main.c ****                 NVIC_ClearPendingIRQ(temp->GPIO_EXTI_line);
 1448              		.loc 1 272 17 is_stmt 0 view .LVU492
 1449 02f4 154F     		ldr	r7, .L79+56
 1450              	.LBB100:
 1451              	.LBB101:
ARM GAS  /tmp/ccDWyoTR.s 			page 48


 1452              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
ARM GAS  /tmp/ccDWyoTR.s 			page 49


  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
ARM GAS  /tmp/ccDWyoTR.s 			page 50


 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 51


 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
ARM GAS  /tmp/ccDWyoTR.s 			page 52


 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 53


 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
ARM GAS  /tmp/ccDWyoTR.s 			page 54


 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
ARM GAS  /tmp/ccDWyoTR.s 			page 55


 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
ARM GAS  /tmp/ccDWyoTR.s 			page 56


 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
ARM GAS  /tmp/ccDWyoTR.s 			page 57


 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
ARM GAS  /tmp/ccDWyoTR.s 			page 58


 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 59


 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 60


 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
ARM GAS  /tmp/ccDWyoTR.s 			page 61


 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 62


 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 63


 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccDWyoTR.s 			page 64


 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 65


 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
ARM GAS  /tmp/ccDWyoTR.s 			page 66


1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
ARM GAS  /tmp/ccDWyoTR.s 			page 67


1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 68


1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
ARM GAS  /tmp/ccDWyoTR.s 			page 69


1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 70


1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  /tmp/ccDWyoTR.s 			page 71


1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 72


1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccDWyoTR.s 			page 73


1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
ARM GAS  /tmp/ccDWyoTR.s 			page 74


1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
ARM GAS  /tmp/ccDWyoTR.s 			page 75


1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccDWyoTR.s 			page 76


1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
ARM GAS  /tmp/ccDWyoTR.s 			page 77


1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  /tmp/ccDWyoTR.s 			page 78


1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  /tmp/ccDWyoTR.s 			page 79


1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1453              		.loc 3 1781 43 view .LVU493
 1454 02f6 DFF86080 		ldr	r8, .L79+68
 1455              	.L76:
 1456              	.LBE101:
 1457              	.LBE100:
 1458              	.LBE99:
 1459              	.LBE98:
 254:Core/Src/main.c ****   {
 1460              		.loc 1 254 3 is_stmt 1 view .LVU494
 1461              	.LBB105:
 259:Core/Src/main.c **** 
 1462              		.loc 1 259 5 view .LVU495
 261:Core/Src/main.c ****         temp = buttons + i;
 1463              		.loc 1 261 5 view .LVU496
 1464              	.LBB104:
 261:Core/Src/main.c ****         temp = buttons + i;
 1465              		.loc 1 261 9 view .LVU497
 1466              	.LVL82:
 261:Core/Src/main.c ****         temp = buttons + i;
 1467              		.loc 1 261 9 is_stmt 0 view .LVU498
 1468 02fa 154C     		ldr	r4, .L79+60
 275:Core/Src/main.c ****             }
 1469              		.loc 1 275 32 view .LVU499
 1470 02fc 0026     		movs	r6, #0
 1471              	.LVL83:
 1472              	.L75:
 262:Core/Src/main.c **** 
 1473              		.loc 1 262 9 is_stmt 1 view .LVU500
 264:Core/Src/main.c **** 
 1474              		.loc 1 264 9 view .LVU501
 264:Core/Src/main.c **** 
 1475              		.loc 1 264 11 is_stmt 0 view .LVU502
 1476 02fe 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 1477 0300 002B     		cmp	r3, #0
 1478 0302 42D0     		beq	.L71
 266:Core/Src/main.c ****                 temp->action(&game);
 1479              		.loc 1 266 13 is_stmt 1 view .LVU503
 266:Core/Src/main.c ****                 temp->action(&game);
 1480              		.loc 1 266 15 is_stmt 0 view .LVU504
 1481 0304 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 1482 0306 4BBB     		cbnz	r3, .L72
 267:Core/Src/main.c ****                 temp->flag_exec = 1;
ARM GAS  /tmp/ccDWyoTR.s 			page 80


 1483              		.loc 1 267 17 is_stmt 1 view .LVU505
 1484 0308 E368     		ldr	r3, [r4, #12]
 1485 030a 13A8     		add	r0, sp, #76
 1486 030c 9847     		blx	r3
 1487              	.LVL84:
 268:Core/Src/main.c ****             }
 1488              		.loc 1 268 17 view .LVU506
 268:Core/Src/main.c ****             }
 1489              		.loc 1 268 33 is_stmt 0 view .LVU507
 1490 030e 0123     		movs	r3, #1
 1491 0310 6371     		strb	r3, [r4, #5]
 1492 0312 23E0     		b	.L80
 1493              	.L81:
 1494              		.align	2
 1495              	.L79:
 1496 0314 00100240 		.word	1073876992
 1497 0318 00040048 		.word	1207960576
 1498 031c 00180048 		.word	1207965696
 1499 0320 00100048 		.word	1207963648
 1500 0324 00080048 		.word	1207961600
 1501 0328 000C0048 		.word	1207962624
 1502 032c 00000000 		.word	hspi1
 1503 0330 00000000 		.word	htim1
 1504 0334 002C0140 		.word	1073818624
 1505 0338 00000000 		.word	htim3
 1506 033c 00040040 		.word	1073742848
 1507 0340 00000000 		.word	.LANCHOR2
 1508 0344 00000000 		.word	.LANCHOR3
 1509 0348 60000000 		.word	.LANCHOR0+96
 1510 034c 00040140 		.word	1073808384
 1511 0350 00000000 		.word	.LANCHOR0
 1512 0354 00300140 		.word	1073819648
 1513 0358 00E100E0 		.word	-536813312
 1514              	.L80:
 1515              	.L72:
 271:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 1516              		.loc 1 271 13 is_stmt 1 view .LVU508
 271:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 1517              		.loc 1 271 17 is_stmt 0 view .LVU509
 1518 035c FFF7FEFF 		bl	HAL_GetTick
 1519              	.LVL85:
 271:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 1520              		.loc 1 271 31 view .LVU510
 1521 0360 2368     		ldr	r3, [r4]
 1522 0362 C01A     		subs	r0, r0, r3
 271:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 1523              		.loc 1 271 15 view .LVU511
 1524 0364 9628     		cmp	r0, #150
 1525 0366 10D9     		bls	.L71
 272:Core/Src/main.c ****                 NVIC_ClearPendingIRQ(temp->GPIO_EXTI_line);
 1526              		.loc 1 272 17 is_stmt 1 view .LVU512
 273:Core/Src/main.c ****                 HAL_NVIC_EnableIRQ(temp->GPIO_EXTI_line);
 1527              		.loc 1 273 17 is_stmt 0 view .LVU513
 1528 0368 94F90800 		ldrsb	r0, [r4, #8]
 272:Core/Src/main.c ****                 NVIC_ClearPendingIRQ(temp->GPIO_EXTI_line);
 1529              		.loc 1 272 17 view .LVU514
 1530 036c E388     		ldrh	r3, [r4, #6]
ARM GAS  /tmp/ccDWyoTR.s 			page 81


 1531 036e 7B61     		str	r3, [r7, #20]
 273:Core/Src/main.c ****                 HAL_NVIC_EnableIRQ(temp->GPIO_EXTI_line);
 1532              		.loc 1 273 17 is_stmt 1 view .LVU515
 1533              	.LVL86:
 1534              	.LBB103:
 1535              	.LBI100:
1777:Drivers/CMSIS/Include/core_cm4.h **** {
 1536              		.loc 3 1777 22 view .LVU516
 1537              	.LBB102:
1779:Drivers/CMSIS/Include/core_cm4.h ****   {
 1538              		.loc 3 1779 3 view .LVU517
1779:Drivers/CMSIS/Include/core_cm4.h ****   {
 1539              		.loc 3 1779 6 is_stmt 0 view .LVU518
 1540 0370 0028     		cmp	r0, #0
 1541 0372 07DB     		blt	.L74
 1542              		.loc 3 1781 5 is_stmt 1 view .LVU519
 1543              		.loc 3 1781 34 is_stmt 0 view .LVU520
 1544 0374 4309     		lsrs	r3, r0, #5
 1545              		.loc 3 1781 43 view .LVU521
 1546 0376 6033     		adds	r3, r3, #96
 1547              		.loc 3 1781 81 view .LVU522
 1548 0378 00F01F01 		and	r1, r0, #31
 1549              		.loc 3 1781 45 view .LVU523
 1550 037c 0122     		movs	r2, #1
 1551 037e 8A40     		lsls	r2, r2, r1
 1552              		.loc 3 1781 43 view .LVU524
 1553 0380 48F82320 		str	r2, [r8, r3, lsl #2]
 1554              	.L74:
 1555              	.LVL87:
 1556              		.loc 3 1781 43 view .LVU525
 1557              	.LBE102:
 1558              	.LBE103:
 274:Core/Src/main.c ****                 temp->flag_irq = 0;
 1559              		.loc 1 274 17 is_stmt 1 view .LVU526
 1560 0384 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1561              	.LVL88:
 275:Core/Src/main.c ****             }
 1562              		.loc 1 275 17 view .LVU527
 275:Core/Src/main.c ****             }
 1563              		.loc 1 275 32 is_stmt 0 view .LVU528
 1564 0388 2671     		strb	r6, [r4, #4]
 1565              	.L71:
 275:Core/Src/main.c ****             }
 1566              		.loc 1 275 32 view .LVU529
 1567 038a 1034     		adds	r4, r4, #16
 1568              	.LVL89:
 261:Core/Src/main.c ****         temp = buttons + i;
 1569              		.loc 1 261 5 discriminator 2 view .LVU530
 1570 038c AC42     		cmp	r4, r5
 1571 038e B6D1     		bne	.L75
 1572 0390 B3E7     		b	.L76
 1573              	.LVL90:
 1574              	.L69:
 261:Core/Src/main.c ****         temp = buttons + i;
 1575              		.loc 1 261 5 discriminator 2 view .LVU531
 1576              	.LBE104:
 1577              	.LBE105:
ARM GAS  /tmp/ccDWyoTR.s 			page 82


 1578              	.LBB106:
 1579              	.LBB93:
 414:Core/Src/main.c ****   }
 1580              		.loc 1 414 5 is_stmt 1 view .LVU532
 1581 0392 FFF7FEFF 		bl	Error_Handler
 1582              	.LVL91:
 1583              	.LBE93:
 1584              	.LBE106:
 1585              		.cfi_endproc
 1586              	.LFE134:
 1588              		.global	buttons
 1589              		.global	game_field
 1590              		.global	handle
 1591              		.global	image
 1592              		.global	line
 1593              		.comm	htim3,76,4
 1594              		.comm	htim1,76,4
 1595              		.comm	hdma_spi1_tx,68,4
 1596              		.comm	hspi1,100,4
 1597 0396 00BF     		.section	.bss.game_field,"aw",%nobits
 1598              		.align	2
 1599              		.set	.LANCHOR2,. + 0
 1602              	game_field:
 1603 0000 00000000 		.space	81
 1603      00000000 
 1603      00000000 
 1603      00000000 
 1603      00000000 
 1604              		.section	.bss.image,"aw",%nobits
 1605              		.align	2
 1608              	image:
 1609 0000 00000000 		.space	5750
 1609      00000000 
 1609      00000000 
 1609      00000000 
 1609      00000000 
 1610              		.section	.bss.line,"aw",%nobits
 1611              		.align	1
 1612              		.set	.LANCHOR1,. + 0
 1615              	line:
 1616 0000 0000     		.space	2
 1617              		.section	.data.buttons,"aw"
 1618              		.align	2
 1619              		.set	.LANCHOR0,. + 0
 1622              	buttons:
 1623 0000 00000000 		.word	0
 1624 0004 00       		.byte	0
 1625 0005 00       		.byte	0
 1626 0006 8000     		.short	128
 1627 0008 17       		.byte	23
 1628 0009 000000   		.space	3
 1629 000c 00000000 		.word	game_player_move_down
 1630 0010 00000000 		.word	0
 1631 0014 00       		.byte	0
 1632 0015 00       		.byte	0
 1633 0016 4000     		.short	64
 1634 0018 17       		.byte	23
ARM GAS  /tmp/ccDWyoTR.s 			page 83


 1635 0019 000000   		.space	3
 1636 001c 00000000 		.word	game_player_move_up
 1637 0020 00000000 		.word	0
 1638 0024 00       		.byte	0
 1639 0025 00       		.byte	0
 1640 0026 2000     		.short	32
 1641 0028 17       		.byte	23
 1642 0029 000000   		.space	3
 1643 002c 00000000 		.word	game_player_move_left
 1644 0030 00000000 		.word	0
 1645 0034 00       		.byte	0
 1646 0035 00       		.byte	0
 1647 0036 0800     		.short	8
 1648 0038 09       		.byte	9
 1649 0039 000000   		.space	3
 1650 003c 00000000 		.word	game_player_move_right
 1651 0040 00000000 		.word	0
 1652 0044 00       		.byte	0
 1653 0045 00       		.byte	0
 1654 0046 1000     		.short	16
 1655 0048 0A       		.byte	10
 1656 0049 000000   		.space	3
 1657 004c 00000000 		.word	game_player_put_flag
 1658 0050 00000000 		.word	0
 1659 0054 00       		.byte	0
 1660 0055 00       		.byte	0
 1661 0056 0400     		.short	4
 1662 0058 08       		.byte	8
 1663 0059 000000   		.space	3
 1664 005c 00000000 		.word	game_player_open_cell
 1665              		.section	.data.handle,"aw"
 1666              		.align	2
 1667              		.set	.LANCHOR3,. + 0
 1670              	handle:
 1671 0000 00000000 		.word	image
 1672 0004 B800     		.short	184
 1673 0006 FA00     		.short	250
 1674              		.text
 1675              	.Letext0:
 1676              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 1677              		.file 5 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 1678              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1679              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1680              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 1681              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 1682              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1683              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1684              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1685              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1686              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 1687              		.file 15 "Core/Inc/gdi.h"
 1688              		.file 16 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stddef.h"
 1689              		.file 17 "/usr/include/newlib/sys/_types.h"
 1690              		.file 18 "/usr/include/newlib/sys/reent.h"
 1691              		.file 19 "/usr/include/newlib/sys/lock.h"
 1692              		.file 20 "/usr/include/newlib/stdlib.h"
 1693              		.file 21 "Core/Inc/game_symbols.h"
ARM GAS  /tmp/ccDWyoTR.s 			page 84


 1694              		.file 22 "Core/Inc/game_engine.h"
 1695              		.file 23 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1696              		.file 24 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 1697              		.file 25 "<built-in>"
ARM GAS  /tmp/ccDWyoTR.s 			page 85


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccDWyoTR.s:18     .text.delay_us:0000000000000000 $t
     /tmp/ccDWyoTR.s:27     .text.delay_us:0000000000000000 delay_us
     /tmp/ccDWyoTR.s:54     .text.delay_us:0000000000000010 $d
                            *COM*:000000000000004c htim3
     /tmp/ccDWyoTR.s:59     .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
     /tmp/ccDWyoTR.s:67     .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/ccDWyoTR.s:144    .text.HAL_GPIO_EXTI_Callback:0000000000000034 $d
     /tmp/ccDWyoTR.s:150    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccDWyoTR.s:158    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccDWyoTR.s:434    .text.HAL_TIM_PeriodElapsedCallback:00000000000000e8 $d
                            *COM*:000000000000004c htim1
     /tmp/ccDWyoTR.s:1608   .bss.image:0000000000000000 image
                            *COM*:0000000000000064 hspi1
     /tmp/ccDWyoTR.s:446    .text.draw_rect:0000000000000000 $t
     /tmp/ccDWyoTR.s:454    .text.draw_rect:0000000000000000 draw_rect
     /tmp/ccDWyoTR.s:555    .text.draw_rect:0000000000000054 $d
     /tmp/ccDWyoTR.s:560    .text.Error_Handler:0000000000000000 $t
     /tmp/ccDWyoTR.s:568    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccDWyoTR.s:627    .text.Error_Handler:0000000000000028 $d
     /tmp/ccDWyoTR.s:632    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccDWyoTR.s:640    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccDWyoTR.s:779    .text.SystemClock_Config:0000000000000080 $d
     /tmp/ccDWyoTR.s:784    .text.startup.main:0000000000000000 $t
     /tmp/ccDWyoTR.s:792    .text.startup.main:0000000000000000 main
     /tmp/ccDWyoTR.s:1496   .text.startup.main:0000000000000314 $d
     /tmp/ccDWyoTR.s:1518   .text.startup.main:000000000000035c $t
     /tmp/ccDWyoTR.s:1622   .data.buttons:0000000000000000 buttons
     /tmp/ccDWyoTR.s:1602   .bss.game_field:0000000000000000 game_field
     /tmp/ccDWyoTR.s:1670   .data.handle:0000000000000000 handle
     /tmp/ccDWyoTR.s:1615   .bss.line:0000000000000000 line
                            *COM*:0000000000000044 hdma_spi1_tx
     /tmp/ccDWyoTR.s:1598   .bss.game_field:0000000000000000 $d
     /tmp/ccDWyoTR.s:1605   .bss.image:0000000000000000 $d
     /tmp/ccDWyoTR.s:1611   .bss.line:0000000000000000 $d
     /tmp/ccDWyoTR.s:1618   .data.buttons:0000000000000000 $d
     /tmp/ccDWyoTR.s:1666   .data.handle:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_NVIC_DisableIRQ
HAL_GPIO_WritePin
HAL_SPI_Transmit_DMA
HAL_GPIO_TogglePin
HAL_Delay
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
ARM GAS  /tmp/ccDWyoTR.s 			page 86


HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_Base_Start
HAL_TIM_Base_Start_IT
game_start
game_player_move_down
game_player_move_up
game_player_move_left
game_player_move_right
game_player_put_flag
game_player_open_cell
