/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [28:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_0z & in_data[173]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & in_data[123]);
  assign celloutsig_1_11z = ~(celloutsig_1_5z[2] & celloutsig_1_3z);
  assign celloutsig_0_0z = ~((in_data[42] | in_data[81]) & in_data[46]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z[1] | celloutsig_0_2z[0]) & celloutsig_0_1z[1]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[134]) & in_data[121]);
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_4z } + { celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_0_5z = { celloutsig_0_2z[7:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, in_data[62], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_5z[15:1] / { 1'h1, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[191:177] / { 1'h1, celloutsig_1_6z[13:1], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[26:24] / { 1'h1, in_data[74:73] };
  assign celloutsig_1_12z = celloutsig_1_5z[9:5] / { 1'h1, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z } % { 1'h1, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z[4:1], in_data[0] };
  assign celloutsig_1_5z = { in_data[134:113], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, in_data[171:155], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[29:24], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = | celloutsig_0_5z[9:6];
  assign celloutsig_1_8z = | in_data[187:179];
  assign celloutsig_1_13z = | { celloutsig_1_12z, celloutsig_1_7z[14:5] };
  assign celloutsig_0_6z = ~^ celloutsig_0_5z[9:0];
  assign celloutsig_1_0z = ~^ in_data[101:98];
  assign celloutsig_1_1z = ~^ in_data[141:126];
  assign celloutsig_1_10z = ~^ { celloutsig_1_7z[11:7], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_19z = ~^ celloutsig_1_6z[14:9];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_4z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = celloutsig_0_2z[4:0];
  assign { out_data[133:128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
