#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n8351.Q[0] (.latch clocked by pclk)
Endpoint  : n10246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8351.clk[0] (.latch)                                            1.014     1.014
n8351.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9301.in[0] (.names)                                             1.014     2.070
n9301.out[0] (.names)                                            0.261     2.331
n9302.in[0] (.names)                                             1.014     3.344
n9302.out[0] (.names)                                            0.261     3.605
n9304.in[0] (.names)                                             1.014     4.619
n9304.out[0] (.names)                                            0.261     4.880
n9305.in[0] (.names)                                             1.014     5.894
n9305.out[0] (.names)                                            0.261     6.155
n9307.in[1] (.names)                                             1.014     7.169
n9307.out[0] (.names)                                            0.261     7.430
n9308.in[1] (.names)                                             1.014     8.444
n9308.out[0] (.names)                                            0.261     8.705
n9309.in[0] (.names)                                             1.014     9.719
n9309.out[0] (.names)                                            0.261     9.980
n9310.in[2] (.names)                                             1.014    10.993
n9310.out[0] (.names)                                            0.261    11.254
n9311.in[1] (.names)                                             1.014    12.268
n9311.out[0] (.names)                                            0.261    12.529
n9313.in[2] (.names)                                             1.014    13.543
n9313.out[0] (.names)                                            0.261    13.804
n9314.in[0] (.names)                                             1.014    14.818
n9314.out[0] (.names)                                            0.261    15.079
n9316.in[2] (.names)                                             1.014    16.093
n9316.out[0] (.names)                                            0.261    16.354
n9318.in[0] (.names)                                             1.014    17.367
n9318.out[0] (.names)                                            0.261    17.628
n9319.in[0] (.names)                                             1.014    18.642
n9319.out[0] (.names)                                            0.261    18.903
n9320.in[0] (.names)                                             1.014    19.917
n9320.out[0] (.names)                                            0.261    20.178
n9324.in[2] (.names)                                             1.014    21.192
n9324.out[0] (.names)                                            0.261    21.453
n9325.in[2] (.names)                                             1.014    22.467
n9325.out[0] (.names)                                            0.261    22.728
n9326.in[1] (.names)                                             1.014    23.742
n9326.out[0] (.names)                                            0.261    24.003
n9327.in[1] (.names)                                             1.014    25.016
n9327.out[0] (.names)                                            0.261    25.277
n9328.in[2] (.names)                                             1.014    26.291
n9328.out[0] (.names)                                            0.261    26.552
n9329.in[1] (.names)                                             1.014    27.566
n9329.out[0] (.names)                                            0.261    27.827
n9330.in[0] (.names)                                             1.014    28.841
n9330.out[0] (.names)                                            0.261    29.102
n10234.in[3] (.names)                                            1.014    30.116
n10234.out[0] (.names)                                           0.261    30.377
n10235.in[0] (.names)                                            1.014    31.390
n10235.out[0] (.names)                                           0.261    31.651
n10218.in[1] (.names)                                            1.014    32.665
n10218.out[0] (.names)                                           0.261    32.926
n10237.in[0] (.names)                                            1.014    33.940
n10237.out[0] (.names)                                           0.261    34.201
n10238.in[0] (.names)                                            1.014    35.215
n10238.out[0] (.names)                                           0.261    35.476
n10227.in[0] (.names)                                            1.014    36.490
n10227.out[0] (.names)                                           0.261    36.751
n10220.in[0] (.names)                                            1.014    37.765
n10220.out[0] (.names)                                           0.261    38.026
n10221.in[0] (.names)                                            1.014    39.039
n10221.out[0] (.names)                                           0.261    39.300
n10223.in[1] (.names)                                            1.014    40.314
n10223.out[0] (.names)                                           0.261    40.575
n10224.in[0] (.names)                                            1.014    41.589
n10224.out[0] (.names)                                           0.261    41.850
n10225.in[0] (.names)                                            1.014    42.864
n10225.out[0] (.names)                                           0.261    43.125
n10226.in[1] (.names)                                            1.014    44.139
n10226.out[0] (.names)                                           0.261    44.400
n10228.in[1] (.names)                                            1.014    45.413
n10228.out[0] (.names)                                           0.261    45.674
n10233.in[0] (.names)                                            1.014    46.688
n10233.out[0] (.names)                                           0.261    46.949
n8428.in[0] (.names)                                             1.014    47.963
n8428.out[0] (.names)                                            0.261    48.224
n8846.in[1] (.names)                                             1.014    49.238
n8846.out[0] (.names)                                            0.261    49.499
n10244.in[0] (.names)                                            1.014    50.513
n10244.out[0] (.names)                                           0.261    50.774
n8472.in[1] (.names)                                             1.014    51.787
n8472.out[0] (.names)                                            0.261    52.048
n10246.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10246.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n8351.Q[0] (.latch clocked by pclk)
Endpoint  : n10216.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8351.clk[0] (.latch)                                            1.014     1.014
n8351.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9301.in[0] (.names)                                             1.014     2.070
n9301.out[0] (.names)                                            0.261     2.331
n9302.in[0] (.names)                                             1.014     3.344
n9302.out[0] (.names)                                            0.261     3.605
n9304.in[0] (.names)                                             1.014     4.619
n9304.out[0] (.names)                                            0.261     4.880
n9305.in[0] (.names)                                             1.014     5.894
n9305.out[0] (.names)                                            0.261     6.155
n9307.in[1] (.names)                                             1.014     7.169
n9307.out[0] (.names)                                            0.261     7.430
n9308.in[1] (.names)                                             1.014     8.444
n9308.out[0] (.names)                                            0.261     8.705
n9309.in[0] (.names)                                             1.014     9.719
n9309.out[0] (.names)                                            0.261     9.980
n9310.in[2] (.names)                                             1.014    10.993
n9310.out[0] (.names)                                            0.261    11.254
n9311.in[1] (.names)                                             1.014    12.268
n9311.out[0] (.names)                                            0.261    12.529
n9313.in[2] (.names)                                             1.014    13.543
n9313.out[0] (.names)                                            0.261    13.804
n9314.in[0] (.names)                                             1.014    14.818
n9314.out[0] (.names)                                            0.261    15.079
n9316.in[2] (.names)                                             1.014    16.093
n9316.out[0] (.names)                                            0.261    16.354
n9318.in[0] (.names)                                             1.014    17.367
n9318.out[0] (.names)                                            0.261    17.628
n9319.in[0] (.names)                                             1.014    18.642
n9319.out[0] (.names)                                            0.261    18.903
n9320.in[0] (.names)                                             1.014    19.917
n9320.out[0] (.names)                                            0.261    20.178
n9324.in[2] (.names)                                             1.014    21.192
n9324.out[0] (.names)                                            0.261    21.453
n9325.in[2] (.names)                                             1.014    22.467
n9325.out[0] (.names)                                            0.261    22.728
n9326.in[1] (.names)                                             1.014    23.742
n9326.out[0] (.names)                                            0.261    24.003
n9327.in[1] (.names)                                             1.014    25.016
n9327.out[0] (.names)                                            0.261    25.277
n9328.in[2] (.names)                                             1.014    26.291
n9328.out[0] (.names)                                            0.261    26.552
n9329.in[1] (.names)                                             1.014    27.566
n9329.out[0] (.names)                                            0.261    27.827
n9330.in[0] (.names)                                             1.014    28.841
n9330.out[0] (.names)                                            0.261    29.102
n10234.in[3] (.names)                                            1.014    30.116
n10234.out[0] (.names)                                           0.261    30.377
n10235.in[0] (.names)                                            1.014    31.390
n10235.out[0] (.names)                                           0.261    31.651
n10218.in[1] (.names)                                            1.014    32.665
n10218.out[0] (.names)                                           0.261    32.926
n10237.in[0] (.names)                                            1.014    33.940
n10237.out[0] (.names)                                           0.261    34.201
n10238.in[0] (.names)                                            1.014    35.215
n10238.out[0] (.names)                                           0.261    35.476
n10227.in[0] (.names)                                            1.014    36.490
n10227.out[0] (.names)                                           0.261    36.751
n10220.in[0] (.names)                                            1.014    37.765
n10220.out[0] (.names)                                           0.261    38.026
n10221.in[0] (.names)                                            1.014    39.039
n10221.out[0] (.names)                                           0.261    39.300
n10223.in[1] (.names)                                            1.014    40.314
n10223.out[0] (.names)                                           0.261    40.575
n10224.in[0] (.names)                                            1.014    41.589
n10224.out[0] (.names)                                           0.261    41.850
n10225.in[0] (.names)                                            1.014    42.864
n10225.out[0] (.names)                                           0.261    43.125
n10226.in[1] (.names)                                            1.014    44.139
n10226.out[0] (.names)                                           0.261    44.400
n10228.in[1] (.names)                                            1.014    45.413
n10228.out[0] (.names)                                           0.261    45.674
n10233.in[0] (.names)                                            1.014    46.688
n10233.out[0] (.names)                                           0.261    46.949
n8428.in[0] (.names)                                             1.014    47.963
n8428.out[0] (.names)                                            0.261    48.224
n8846.in[1] (.names)                                             1.014    49.238
n8846.out[0] (.names)                                            0.261    49.499
n10244.in[0] (.names)                                            1.014    50.513
n10244.out[0] (.names)                                           0.261    50.774
n8472.in[1] (.names)                                             1.014    51.787
n8472.out[0] (.names)                                            0.261    52.048
n10216.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10216.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n8351.Q[0] (.latch clocked by pclk)
Endpoint  : n8473.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8351.clk[0] (.latch)                                            1.014     1.014
n8351.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9301.in[0] (.names)                                             1.014     2.070
n9301.out[0] (.names)                                            0.261     2.331
n9302.in[0] (.names)                                             1.014     3.344
n9302.out[0] (.names)                                            0.261     3.605
n9304.in[0] (.names)                                             1.014     4.619
n9304.out[0] (.names)                                            0.261     4.880
n9305.in[0] (.names)                                             1.014     5.894
n9305.out[0] (.names)                                            0.261     6.155
n9307.in[1] (.names)                                             1.014     7.169
n9307.out[0] (.names)                                            0.261     7.430
n9308.in[1] (.names)                                             1.014     8.444
n9308.out[0] (.names)                                            0.261     8.705
n9309.in[0] (.names)                                             1.014     9.719
n9309.out[0] (.names)                                            0.261     9.980
n9310.in[2] (.names)                                             1.014    10.993
n9310.out[0] (.names)                                            0.261    11.254
n9311.in[1] (.names)                                             1.014    12.268
n9311.out[0] (.names)                                            0.261    12.529
n9313.in[2] (.names)                                             1.014    13.543
n9313.out[0] (.names)                                            0.261    13.804
n9314.in[0] (.names)                                             1.014    14.818
n9314.out[0] (.names)                                            0.261    15.079
n9316.in[2] (.names)                                             1.014    16.093
n9316.out[0] (.names)                                            0.261    16.354
n9318.in[0] (.names)                                             1.014    17.367
n9318.out[0] (.names)                                            0.261    17.628
n9319.in[0] (.names)                                             1.014    18.642
n9319.out[0] (.names)                                            0.261    18.903
n9320.in[0] (.names)                                             1.014    19.917
n9320.out[0] (.names)                                            0.261    20.178
n9324.in[2] (.names)                                             1.014    21.192
n9324.out[0] (.names)                                            0.261    21.453
n9325.in[2] (.names)                                             1.014    22.467
n9325.out[0] (.names)                                            0.261    22.728
n9326.in[1] (.names)                                             1.014    23.742
n9326.out[0] (.names)                                            0.261    24.003
n9327.in[1] (.names)                                             1.014    25.016
n9327.out[0] (.names)                                            0.261    25.277
n9328.in[2] (.names)                                             1.014    26.291
n9328.out[0] (.names)                                            0.261    26.552
n9329.in[1] (.names)                                             1.014    27.566
n9329.out[0] (.names)                                            0.261    27.827
n9330.in[0] (.names)                                             1.014    28.841
n9330.out[0] (.names)                                            0.261    29.102
n10234.in[3] (.names)                                            1.014    30.116
n10234.out[0] (.names)                                           0.261    30.377
n10235.in[0] (.names)                                            1.014    31.390
n10235.out[0] (.names)                                           0.261    31.651
n10218.in[1] (.names)                                            1.014    32.665
n10218.out[0] (.names)                                           0.261    32.926
n10237.in[0] (.names)                                            1.014    33.940
n10237.out[0] (.names)                                           0.261    34.201
n10238.in[0] (.names)                                            1.014    35.215
n10238.out[0] (.names)                                           0.261    35.476
n10227.in[0] (.names)                                            1.014    36.490
n10227.out[0] (.names)                                           0.261    36.751
n10220.in[0] (.names)                                            1.014    37.765
n10220.out[0] (.names)                                           0.261    38.026
n10221.in[0] (.names)                                            1.014    39.039
n10221.out[0] (.names)                                           0.261    39.300
n10223.in[1] (.names)                                            1.014    40.314
n10223.out[0] (.names)                                           0.261    40.575
n10224.in[0] (.names)                                            1.014    41.589
n10224.out[0] (.names)                                           0.261    41.850
n10225.in[0] (.names)                                            1.014    42.864
n10225.out[0] (.names)                                           0.261    43.125
n10226.in[1] (.names)                                            1.014    44.139
n10226.out[0] (.names)                                           0.261    44.400
n10228.in[1] (.names)                                            1.014    45.413
n10228.out[0] (.names)                                           0.261    45.674
n10233.in[0] (.names)                                            1.014    46.688
n10233.out[0] (.names)                                           0.261    46.949
n8428.in[0] (.names)                                             1.014    47.963
n8428.out[0] (.names)                                            0.261    48.224
n8846.in[1] (.names)                                             1.014    49.238
n8846.out[0] (.names)                                            0.261    49.499
n10244.in[0] (.names)                                            1.014    50.513
n10244.out[0] (.names)                                           0.261    50.774
n8472.in[1] (.names)                                             1.014    51.787
n8472.out[0] (.names)                                            0.261    52.048
n8473.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8473.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n7992.Q[0] (.latch clocked by pclk)
Endpoint  : n7806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7992.clk[0] (.latch)                                            1.014     1.014
n7992.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7993.in[0] (.names)                                             1.014     2.070
n7993.out[0] (.names)                                            0.261     2.331
n7997.in[0] (.names)                                             1.014     3.344
n7997.out[0] (.names)                                            0.261     3.605
n7991.in[0] (.names)                                             1.014     4.619
n7991.out[0] (.names)                                            0.261     4.880
n7998.in[0] (.names)                                             1.014     5.894
n7998.out[0] (.names)                                            0.261     6.155
n8040.in[3] (.names)                                             1.014     7.169
n8040.out[0] (.names)                                            0.261     7.430
n8041.in[3] (.names)                                             1.014     8.444
n8041.out[0] (.names)                                            0.261     8.705
n8043.in[1] (.names)                                             1.014     9.719
n8043.out[0] (.names)                                            0.261     9.980
n8044.in[0] (.names)                                             1.014    10.993
n8044.out[0] (.names)                                            0.261    11.254
n8045.in[0] (.names)                                             1.014    12.268
n8045.out[0] (.names)                                            0.261    12.529
n8046.in[1] (.names)                                             1.014    13.543
n8046.out[0] (.names)                                            0.261    13.804
n8028.in[0] (.names)                                             1.014    14.818
n8028.out[0] (.names)                                            0.261    15.079
n8030.in[0] (.names)                                             1.014    16.093
n8030.out[0] (.names)                                            0.261    16.354
n8033.in[2] (.names)                                             1.014    17.367
n8033.out[0] (.names)                                            0.261    17.628
n8035.in[1] (.names)                                             1.014    18.642
n8035.out[0] (.names)                                            0.261    18.903
n8037.in[0] (.names)                                             1.014    19.917
n8037.out[0] (.names)                                            0.261    20.178
n8014.in[0] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8031.in[0] (.names)                                             1.014    22.467
n8031.out[0] (.names)                                            0.261    22.728
n8047.in[0] (.names)                                             1.014    23.742
n8047.out[0] (.names)                                            0.261    24.003
n8049.in[0] (.names)                                             1.014    25.016
n8049.out[0] (.names)                                            0.261    25.277
n8052.in[2] (.names)                                             1.014    26.291
n8052.out[0] (.names)                                            0.261    26.552
n8053.in[0] (.names)                                             1.014    27.566
n8053.out[0] (.names)                                            0.261    27.827
n7613.in[0] (.names)                                             1.014    28.841
n7613.out[0] (.names)                                            0.261    29.102
n7608.in[1] (.names)                                             1.014    30.116
n7608.out[0] (.names)                                            0.261    30.377
n7609.in[0] (.names)                                             1.014    31.390
n7609.out[0] (.names)                                            0.261    31.651
n7635.in[0] (.names)                                             1.014    32.665
n7635.out[0] (.names)                                            0.261    32.926
n7636.in[1] (.names)                                             1.014    33.940
n7636.out[0] (.names)                                            0.261    34.201
n7637.in[0] (.names)                                             1.014    35.215
n7637.out[0] (.names)                                            0.261    35.476
n7638.in[0] (.names)                                             1.014    36.490
n7638.out[0] (.names)                                            0.261    36.751
n7639.in[0] (.names)                                             1.014    37.765
n7639.out[0] (.names)                                            0.261    38.026
n7640.in[0] (.names)                                             1.014    39.039
n7640.out[0] (.names)                                            0.261    39.300
n7810.in[2] (.names)                                             1.014    40.314
n7810.out[0] (.names)                                            0.261    40.575
n7811.in[0] (.names)                                             1.014    41.589
n7811.out[0] (.names)                                            0.261    41.850
n7813.in[0] (.names)                                             1.014    42.864
n7813.out[0] (.names)                                            0.261    43.125
n4072.in[1] (.names)                                             1.014    44.139
n4072.out[0] (.names)                                            0.261    44.400
n4131.in[1] (.names)                                             1.014    45.413
n4131.out[0] (.names)                                            0.261    45.674
n7802.in[0] (.names)                                             1.014    46.688
n7802.out[0] (.names)                                            0.261    46.949
n7804.in[2] (.names)                                             1.014    47.963
n7804.out[0] (.names)                                            0.261    48.224
n7807.in[1] (.names)                                             1.014    49.238
n7807.out[0] (.names)                                            0.261    49.499
n7808.in[0] (.names)                                             1.014    50.513
n7808.out[0] (.names)                                            0.261    50.774
n7696.in[0] (.names)                                             1.014    51.787
n7696.out[0] (.names)                                            0.261    52.048
n7806.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7806.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n7992.Q[0] (.latch clocked by pclk)
Endpoint  : n7697.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7992.clk[0] (.latch)                                            1.014     1.014
n7992.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7993.in[0] (.names)                                             1.014     2.070
n7993.out[0] (.names)                                            0.261     2.331
n7997.in[0] (.names)                                             1.014     3.344
n7997.out[0] (.names)                                            0.261     3.605
n7991.in[0] (.names)                                             1.014     4.619
n7991.out[0] (.names)                                            0.261     4.880
n7998.in[0] (.names)                                             1.014     5.894
n7998.out[0] (.names)                                            0.261     6.155
n8040.in[3] (.names)                                             1.014     7.169
n8040.out[0] (.names)                                            0.261     7.430
n8041.in[3] (.names)                                             1.014     8.444
n8041.out[0] (.names)                                            0.261     8.705
n8043.in[1] (.names)                                             1.014     9.719
n8043.out[0] (.names)                                            0.261     9.980
n8044.in[0] (.names)                                             1.014    10.993
n8044.out[0] (.names)                                            0.261    11.254
n8045.in[0] (.names)                                             1.014    12.268
n8045.out[0] (.names)                                            0.261    12.529
n8046.in[1] (.names)                                             1.014    13.543
n8046.out[0] (.names)                                            0.261    13.804
n8028.in[0] (.names)                                             1.014    14.818
n8028.out[0] (.names)                                            0.261    15.079
n8030.in[0] (.names)                                             1.014    16.093
n8030.out[0] (.names)                                            0.261    16.354
n8033.in[2] (.names)                                             1.014    17.367
n8033.out[0] (.names)                                            0.261    17.628
n8035.in[1] (.names)                                             1.014    18.642
n8035.out[0] (.names)                                            0.261    18.903
n8037.in[0] (.names)                                             1.014    19.917
n8037.out[0] (.names)                                            0.261    20.178
n8014.in[0] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8031.in[0] (.names)                                             1.014    22.467
n8031.out[0] (.names)                                            0.261    22.728
n8047.in[0] (.names)                                             1.014    23.742
n8047.out[0] (.names)                                            0.261    24.003
n8049.in[0] (.names)                                             1.014    25.016
n8049.out[0] (.names)                                            0.261    25.277
n8052.in[2] (.names)                                             1.014    26.291
n8052.out[0] (.names)                                            0.261    26.552
n8053.in[0] (.names)                                             1.014    27.566
n8053.out[0] (.names)                                            0.261    27.827
n7613.in[0] (.names)                                             1.014    28.841
n7613.out[0] (.names)                                            0.261    29.102
n7608.in[1] (.names)                                             1.014    30.116
n7608.out[0] (.names)                                            0.261    30.377
n7609.in[0] (.names)                                             1.014    31.390
n7609.out[0] (.names)                                            0.261    31.651
n7635.in[0] (.names)                                             1.014    32.665
n7635.out[0] (.names)                                            0.261    32.926
n7636.in[1] (.names)                                             1.014    33.940
n7636.out[0] (.names)                                            0.261    34.201
n7637.in[0] (.names)                                             1.014    35.215
n7637.out[0] (.names)                                            0.261    35.476
n7638.in[0] (.names)                                             1.014    36.490
n7638.out[0] (.names)                                            0.261    36.751
n7639.in[0] (.names)                                             1.014    37.765
n7639.out[0] (.names)                                            0.261    38.026
n7640.in[0] (.names)                                             1.014    39.039
n7640.out[0] (.names)                                            0.261    39.300
n7810.in[2] (.names)                                             1.014    40.314
n7810.out[0] (.names)                                            0.261    40.575
n7811.in[0] (.names)                                             1.014    41.589
n7811.out[0] (.names)                                            0.261    41.850
n7813.in[0] (.names)                                             1.014    42.864
n7813.out[0] (.names)                                            0.261    43.125
n4072.in[1] (.names)                                             1.014    44.139
n4072.out[0] (.names)                                            0.261    44.400
n4131.in[1] (.names)                                             1.014    45.413
n4131.out[0] (.names)                                            0.261    45.674
n7802.in[0] (.names)                                             1.014    46.688
n7802.out[0] (.names)                                            0.261    46.949
n7804.in[2] (.names)                                             1.014    47.963
n7804.out[0] (.names)                                            0.261    48.224
n7807.in[1] (.names)                                             1.014    49.238
n7807.out[0] (.names)                                            0.261    49.499
n7808.in[0] (.names)                                             1.014    50.513
n7808.out[0] (.names)                                            0.261    50.774
n7696.in[0] (.names)                                             1.014    51.787
n7696.out[0] (.names)                                            0.261    52.048
n7697.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7697.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n14229.Q[0] (.latch clocked by pclk)
Endpoint  : out:n126.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14229.clk[0] (.latch)                                           1.014     1.014
n14229.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14246.in[0] (.names)                                            1.014     2.070
n14246.out[0] (.names)                                           0.261     2.331
n14247.in[3] (.names)                                            1.014     3.344
n14247.out[0] (.names)                                           0.261     3.605
n14248.in[1] (.names)                                            1.014     4.619
n14248.out[0] (.names)                                           0.261     4.880
n14249.in[1] (.names)                                            1.014     5.894
n14249.out[0] (.names)                                           0.261     6.155
n14250.in[2] (.names)                                            1.014     7.169
n14250.out[0] (.names)                                           0.261     7.430
n14251.in[2] (.names)                                            1.014     8.444
n14251.out[0] (.names)                                           0.261     8.705
n14252.in[0] (.names)                                            1.014     9.719
n14252.out[0] (.names)                                           0.261     9.980
n14681.in[0] (.names)                                            1.014    10.993
n14681.out[0] (.names)                                           0.261    11.254
n14682.in[2] (.names)                                            1.014    12.268
n14682.out[0] (.names)                                           0.261    12.529
n14685.in[2] (.names)                                            1.014    13.543
n14685.out[0] (.names)                                           0.261    13.804
n14674.in[2] (.names)                                            1.014    14.818
n14674.out[0] (.names)                                           0.261    15.079
n14701.in[0] (.names)                                            1.014    16.093
n14701.out[0] (.names)                                           0.261    16.354
n14710.in[0] (.names)                                            1.014    17.367
n14710.out[0] (.names)                                           0.261    17.628
n14711.in[0] (.names)                                            1.014    18.642
n14711.out[0] (.names)                                           0.261    18.903
n14722.in[0] (.names)                                            1.014    19.917
n14722.out[0] (.names)                                           0.261    20.178
n14788.in[0] (.names)                                            1.014    21.192
n14788.out[0] (.names)                                           0.261    21.453
n14791.in[3] (.names)                                            1.014    22.467
n14791.out[0] (.names)                                           0.261    22.728
n14792.in[1] (.names)                                            1.014    23.742
n14792.out[0] (.names)                                           0.261    24.003
n14793.in[0] (.names)                                            1.014    25.016
n14793.out[0] (.names)                                           0.261    25.277
n14794.in[0] (.names)                                            1.014    26.291
n14794.out[0] (.names)                                           0.261    26.552
n14795.in[0] (.names)                                            1.014    27.566
n14795.out[0] (.names)                                           0.261    27.827
n14796.in[1] (.names)                                            1.014    28.841
n14796.out[0] (.names)                                           0.261    29.102
n14797.in[1] (.names)                                            1.014    30.116
n14797.out[0] (.names)                                           0.261    30.377
n14798.in[0] (.names)                                            1.014    31.390
n14798.out[0] (.names)                                           0.261    31.651
n14838.in[1] (.names)                                            1.014    32.665
n14838.out[0] (.names)                                           0.261    32.926
n14839.in[0] (.names)                                            1.014    33.940
n14839.out[0] (.names)                                           0.261    34.201
n14841.in[0] (.names)                                            1.014    35.215
n14841.out[0] (.names)                                           0.261    35.476
n14842.in[0] (.names)                                            1.014    36.490
n14842.out[0] (.names)                                           0.261    36.751
n14846.in[0] (.names)                                            1.014    37.765
n14846.out[0] (.names)                                           0.261    38.026
n14837.in[1] (.names)                                            1.014    39.039
n14837.out[0] (.names)                                           0.261    39.300
n14826.in[1] (.names)                                            1.014    40.314
n14826.out[0] (.names)                                           0.261    40.575
n14843.in[0] (.names)                                            1.014    41.589
n14843.out[0] (.names)                                           0.261    41.850
n14844.in[1] (.names)                                            1.014    42.864
n14844.out[0] (.names)                                           0.261    43.125
n14848.in[0] (.names)                                            1.014    44.139
n14848.out[0] (.names)                                           0.261    44.400
n14835.in[1] (.names)                                            1.014    45.413
n14835.out[0] (.names)                                           0.261    45.674
n114.in[0] (.names)                                              1.014    46.688
n114.out[0] (.names)                                             0.261    46.949
n14852.in[2] (.names)                                            1.014    47.963
n14852.out[0] (.names)                                           0.261    48.224
n14863.in[0] (.names)                                            1.014    49.238
n14863.out[0] (.names)                                           0.261    49.499
n126.in[1] (.names)                                              1.014    50.513
n126.out[0] (.names)                                             0.261    50.774
out:n126.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 7
Startpoint: n306.Q[0] (.latch clocked by pclk)
Endpoint  : n1317.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n306.clk[0] (.latch)                                             1.014     1.014
n306.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n829.in[0] (.names)                                              1.014     2.070
n829.out[0] (.names)                                             0.261     2.331
n834.in[1] (.names)                                              1.014     3.344
n834.out[0] (.names)                                             0.261     3.605
n835.in[1] (.names)                                              1.014     4.619
n835.out[0] (.names)                                             0.261     4.880
n837.in[0] (.names)                                              1.014     5.894
n837.out[0] (.names)                                             0.261     6.155
n838.in[2] (.names)                                              1.014     7.169
n838.out[0] (.names)                                             0.261     7.430
n839.in[1] (.names)                                              1.014     8.444
n839.out[0] (.names)                                             0.261     8.705
n802.in[0] (.names)                                              1.014     9.719
n802.out[0] (.names)                                             0.261     9.980
n813.in[3] (.names)                                              1.014    10.993
n813.out[0] (.names)                                             0.261    11.254
n814.in[1] (.names)                                              1.014    12.268
n814.out[0] (.names)                                             0.261    12.529
n815.in[2] (.names)                                              1.014    13.543
n815.out[0] (.names)                                             0.261    13.804
n816.in[2] (.names)                                              1.014    14.818
n816.out[0] (.names)                                             0.261    15.079
n801.in[3] (.names)                                              1.014    16.093
n801.out[0] (.names)                                             0.261    16.354
n817.in[2] (.names)                                              1.014    17.367
n817.out[0] (.names)                                             0.261    17.628
n800.in[1] (.names)                                              1.014    18.642
n800.out[0] (.names)                                             0.261    18.903
n804.in[0] (.names)                                              1.014    19.917
n804.out[0] (.names)                                             0.261    20.178
n820.in[1] (.names)                                              1.014    21.192
n820.out[0] (.names)                                             0.261    21.453
n821.in[0] (.names)                                              1.014    22.467
n821.out[0] (.names)                                             0.261    22.728
n822.in[1] (.names)                                              1.014    23.742
n822.out[0] (.names)                                             0.261    24.003
n824.in[1] (.names)                                              1.014    25.016
n824.out[0] (.names)                                             0.261    25.277
n825.in[1] (.names)                                              1.014    26.291
n825.out[0] (.names)                                             0.261    26.552
n826.in[0] (.names)                                              1.014    27.566
n826.out[0] (.names)                                             0.261    27.827
n806.in[0] (.names)                                              1.014    28.841
n806.out[0] (.names)                                             0.261    29.102
n827.in[0] (.names)                                              1.014    30.116
n827.out[0] (.names)                                             0.261    30.377
n828.in[0] (.names)                                              1.014    31.390
n828.out[0] (.names)                                             0.261    31.651
n1278.in[0] (.names)                                             1.014    32.665
n1278.out[0] (.names)                                            0.261    32.926
n1279.in[2] (.names)                                             1.014    33.940
n1279.out[0] (.names)                                            0.261    34.201
n1280.in[2] (.names)                                             1.014    35.215
n1280.out[0] (.names)                                            0.261    35.476
n1282.in[0] (.names)                                             1.014    36.490
n1282.out[0] (.names)                                            0.261    36.751
n1285.in[1] (.names)                                             1.014    37.765
n1285.out[0] (.names)                                            0.261    38.026
n1294.in[2] (.names)                                             1.014    39.039
n1294.out[0] (.names)                                            0.261    39.300
n1297.in[2] (.names)                                             1.014    40.314
n1297.out[0] (.names)                                            0.261    40.575
n1298.in[0] (.names)                                             1.014    41.589
n1298.out[0] (.names)                                            0.261    41.850
n1299.in[0] (.names)                                             1.014    42.864
n1299.out[0] (.names)                                            0.261    43.125
n1300.in[0] (.names)                                             1.014    44.139
n1300.out[0] (.names)                                            0.261    44.400
n1304.in[1] (.names)                                             1.014    45.413
n1304.out[0] (.names)                                            0.261    45.674
n1305.in[3] (.names)                                             1.014    46.688
n1305.out[0] (.names)                                            0.261    46.949
n1307.in[2] (.names)                                             1.014    47.963
n1307.out[0] (.names)                                            0.261    48.224
n339.in[1] (.names)                                              1.014    49.238
n339.out[0] (.names)                                             0.261    49.499
n1309.in[0] (.names)                                             1.014    50.513
n1309.out[0] (.names)                                            0.261    50.774
n1317.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1317.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 8
Startpoint: n3092.Q[0] (.latch clocked by pclk)
Endpoint  : n3118.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3092.clk[0] (.latch)                                            1.014     1.014
n3092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2746.in[0] (.names)                                             1.014     2.070
n2746.out[0] (.names)                                            0.261     2.331
n3094.in[0] (.names)                                             1.014     3.344
n3094.out[0] (.names)                                            0.261     3.605
n3095.in[2] (.names)                                             1.014     4.619
n3095.out[0] (.names)                                            0.261     4.880
n3096.in[0] (.names)                                             1.014     5.894
n3096.out[0] (.names)                                            0.261     6.155
n3097.in[0] (.names)                                             1.014     7.169
n3097.out[0] (.names)                                            0.261     7.430
n3100.in[0] (.names)                                             1.014     8.444
n3100.out[0] (.names)                                            0.261     8.705
n3101.in[0] (.names)                                             1.014     9.719
n3101.out[0] (.names)                                            0.261     9.980
n2500.in[0] (.names)                                             1.014    10.993
n2500.out[0] (.names)                                            0.261    11.254
n2678.in[1] (.names)                                             1.014    12.268
n2678.out[0] (.names)                                            0.261    12.529
n2675.in[0] (.names)                                             1.014    13.543
n2675.out[0] (.names)                                            0.261    13.804
n2676.in[0] (.names)                                             1.014    14.818
n2676.out[0] (.names)                                            0.261    15.079
n2677.in[0] (.names)                                             1.014    16.093
n2677.out[0] (.names)                                            0.261    16.354
n2679.in[1] (.names)                                             1.014    17.367
n2679.out[0] (.names)                                            0.261    17.628
n2681.in[2] (.names)                                             1.014    18.642
n2681.out[0] (.names)                                            0.261    18.903
n2683.in[1] (.names)                                             1.014    19.917
n2683.out[0] (.names)                                            0.261    20.178
n2680.in[0] (.names)                                             1.014    21.192
n2680.out[0] (.names)                                            0.261    21.453
n2682.in[0] (.names)                                             1.014    22.467
n2682.out[0] (.names)                                            0.261    22.728
n2684.in[1] (.names)                                             1.014    23.742
n2684.out[0] (.names)                                            0.261    24.003
n2743.in[0] (.names)                                             1.014    25.016
n2743.out[0] (.names)                                            0.261    25.277
n2721.in[1] (.names)                                             1.014    26.291
n2721.out[0] (.names)                                            0.261    26.552
n2722.in[3] (.names)                                             1.014    27.566
n2722.out[0] (.names)                                            0.261    27.827
n2725.in[1] (.names)                                             1.014    28.841
n2725.out[0] (.names)                                            0.261    29.102
n2726.in[0] (.names)                                             1.014    30.116
n2726.out[0] (.names)                                            0.261    30.377
n2727.in[0] (.names)                                             1.014    31.390
n2727.out[0] (.names)                                            0.261    31.651
n2728.in[0] (.names)                                             1.014    32.665
n2728.out[0] (.names)                                            0.261    32.926
n2729.in[2] (.names)                                             1.014    33.940
n2729.out[0] (.names)                                            0.261    34.201
n2730.in[0] (.names)                                             1.014    35.215
n2730.out[0] (.names)                                            0.261    35.476
n2731.in[0] (.names)                                             1.014    36.490
n2731.out[0] (.names)                                            0.261    36.751
n2657.in[0] (.names)                                             1.014    37.765
n2657.out[0] (.names)                                            0.261    38.026
n2732.in[0] (.names)                                             1.014    39.039
n2732.out[0] (.names)                                            0.261    39.300
n2733.in[0] (.names)                                             1.014    40.314
n2733.out[0] (.names)                                            0.261    40.575
n2734.in[0] (.names)                                             1.014    41.589
n2734.out[0] (.names)                                            0.261    41.850
n2735.in[0] (.names)                                             1.014    42.864
n2735.out[0] (.names)                                            0.261    43.125
n2741.in[0] (.names)                                             1.014    44.139
n2741.out[0] (.names)                                            0.261    44.400
n2339.in[0] (.names)                                             1.014    45.413
n2339.out[0] (.names)                                            0.261    45.674
n2742.in[0] (.names)                                             1.014    46.688
n2742.out[0] (.names)                                            0.261    46.949
n2625.in[0] (.names)                                             1.014    47.963
n2625.out[0] (.names)                                            0.261    48.224
n2626.in[2] (.names)                                             1.014    49.238
n2626.out[0] (.names)                                            0.261    49.499
n3117.in[0] (.names)                                             1.014    50.513
n3117.out[0] (.names)                                            0.261    50.774
n3118.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3118.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 9
Startpoint: n3234.Q[0] (.latch clocked by pclk)
Endpoint  : n3177.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
n3234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3235.in[0] (.names)                                             1.014     2.070
n3235.out[0] (.names)                                            0.261     2.331
n3236.in[1] (.names)                                             1.014     3.344
n3236.out[0] (.names)                                            0.261     3.605
n3237.in[1] (.names)                                             1.014     4.619
n3237.out[0] (.names)                                            0.261     4.880
n3238.in[1] (.names)                                             1.014     5.894
n3238.out[0] (.names)                                            0.261     6.155
n3240.in[0] (.names)                                             1.014     7.169
n3240.out[0] (.names)                                            0.261     7.430
n3241.in[0] (.names)                                             1.014     8.444
n3241.out[0] (.names)                                            0.261     8.705
n3242.in[0] (.names)                                             1.014     9.719
n3242.out[0] (.names)                                            0.261     9.980
n3243.in[0] (.names)                                             1.014    10.993
n3243.out[0] (.names)                                            0.261    11.254
n3617.in[0] (.names)                                             1.014    12.268
n3617.out[0] (.names)                                            0.261    12.529
n3618.in[1] (.names)                                             1.014    13.543
n3618.out[0] (.names)                                            0.261    13.804
n3621.in[1] (.names)                                             1.014    14.818
n3621.out[0] (.names)                                            0.261    15.079
n3579.in[1] (.names)                                             1.014    16.093
n3579.out[0] (.names)                                            0.261    16.354
n3580.in[1] (.names)                                             1.014    17.367
n3580.out[0] (.names)                                            0.261    17.628
n3581.in[1] (.names)                                             1.014    18.642
n3581.out[0] (.names)                                            0.261    18.903
n3583.in[2] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3587.in[0] (.names)                                             1.014    23.742
n3587.out[0] (.names)                                            0.261    24.003
n3589.in[2] (.names)                                             1.014    25.016
n3589.out[0] (.names)                                            0.261    25.277
n3591.in[0] (.names)                                             1.014    26.291
n3591.out[0] (.names)                                            0.261    26.552
n3592.in[1] (.names)                                             1.014    27.566
n3592.out[0] (.names)                                            0.261    27.827
n3594.in[2] (.names)                                             1.014    28.841
n3594.out[0] (.names)                                            0.261    29.102
n3595.in[1] (.names)                                             1.014    30.116
n3595.out[0] (.names)                                            0.261    30.377
n3577.in[1] (.names)                                             1.014    31.390
n3577.out[0] (.names)                                            0.261    31.651
n3597.in[0] (.names)                                             1.014    32.665
n3597.out[0] (.names)                                            0.261    32.926
n3598.in[1] (.names)                                             1.014    33.940
n3598.out[0] (.names)                                            0.261    34.201
n3599.in[0] (.names)                                             1.014    35.215
n3599.out[0] (.names)                                            0.261    35.476
n3602.in[0] (.names)                                             1.014    36.490
n3602.out[0] (.names)                                            0.261    36.751
n3603.in[1] (.names)                                             1.014    37.765
n3603.out[0] (.names)                                            0.261    38.026
n3576.in[0] (.names)                                             1.014    39.039
n3576.out[0] (.names)                                            0.261    39.300
n3571.in[1] (.names)                                             1.014    40.314
n3571.out[0] (.names)                                            0.261    40.575
n3371.in[0] (.names)                                             1.014    41.589
n3371.out[0] (.names)                                            0.261    41.850
n3372.in[2] (.names)                                             1.014    42.864
n3372.out[0] (.names)                                            0.261    43.125
n3373.in[0] (.names)                                             1.014    44.139
n3373.out[0] (.names)                                            0.261    44.400
n3378.in[2] (.names)                                             1.014    45.413
n3378.out[0] (.names)                                            0.261    45.674
n3380.in[0] (.names)                                             1.014    46.688
n3380.out[0] (.names)                                            0.261    46.949
n3381.in[1] (.names)                                             1.014    47.963
n3381.out[0] (.names)                                            0.261    48.224
n3184.in[1] (.names)                                             1.014    49.238
n3184.out[0] (.names)                                            0.261    49.499
n3176.in[0] (.names)                                             1.014    50.513
n3176.out[0] (.names)                                            0.261    50.774
n3177.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3177.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n3234.Q[0] (.latch clocked by pclk)
Endpoint  : n3370.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
n3234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3235.in[0] (.names)                                             1.014     2.070
n3235.out[0] (.names)                                            0.261     2.331
n3236.in[1] (.names)                                             1.014     3.344
n3236.out[0] (.names)                                            0.261     3.605
n3237.in[1] (.names)                                             1.014     4.619
n3237.out[0] (.names)                                            0.261     4.880
n3238.in[1] (.names)                                             1.014     5.894
n3238.out[0] (.names)                                            0.261     6.155
n3240.in[0] (.names)                                             1.014     7.169
n3240.out[0] (.names)                                            0.261     7.430
n3241.in[0] (.names)                                             1.014     8.444
n3241.out[0] (.names)                                            0.261     8.705
n3242.in[0] (.names)                                             1.014     9.719
n3242.out[0] (.names)                                            0.261     9.980
n3243.in[0] (.names)                                             1.014    10.993
n3243.out[0] (.names)                                            0.261    11.254
n3617.in[0] (.names)                                             1.014    12.268
n3617.out[0] (.names)                                            0.261    12.529
n3618.in[1] (.names)                                             1.014    13.543
n3618.out[0] (.names)                                            0.261    13.804
n3621.in[1] (.names)                                             1.014    14.818
n3621.out[0] (.names)                                            0.261    15.079
n3579.in[1] (.names)                                             1.014    16.093
n3579.out[0] (.names)                                            0.261    16.354
n3580.in[1] (.names)                                             1.014    17.367
n3580.out[0] (.names)                                            0.261    17.628
n3581.in[1] (.names)                                             1.014    18.642
n3581.out[0] (.names)                                            0.261    18.903
n3583.in[2] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3587.in[0] (.names)                                             1.014    23.742
n3587.out[0] (.names)                                            0.261    24.003
n3589.in[2] (.names)                                             1.014    25.016
n3589.out[0] (.names)                                            0.261    25.277
n3591.in[0] (.names)                                             1.014    26.291
n3591.out[0] (.names)                                            0.261    26.552
n3592.in[1] (.names)                                             1.014    27.566
n3592.out[0] (.names)                                            0.261    27.827
n3594.in[2] (.names)                                             1.014    28.841
n3594.out[0] (.names)                                            0.261    29.102
n3595.in[1] (.names)                                             1.014    30.116
n3595.out[0] (.names)                                            0.261    30.377
n3577.in[1] (.names)                                             1.014    31.390
n3577.out[0] (.names)                                            0.261    31.651
n3597.in[0] (.names)                                             1.014    32.665
n3597.out[0] (.names)                                            0.261    32.926
n3598.in[1] (.names)                                             1.014    33.940
n3598.out[0] (.names)                                            0.261    34.201
n3599.in[0] (.names)                                             1.014    35.215
n3599.out[0] (.names)                                            0.261    35.476
n3602.in[0] (.names)                                             1.014    36.490
n3602.out[0] (.names)                                            0.261    36.751
n3603.in[1] (.names)                                             1.014    37.765
n3603.out[0] (.names)                                            0.261    38.026
n3576.in[0] (.names)                                             1.014    39.039
n3576.out[0] (.names)                                            0.261    39.300
n3571.in[1] (.names)                                             1.014    40.314
n3571.out[0] (.names)                                            0.261    40.575
n3371.in[0] (.names)                                             1.014    41.589
n3371.out[0] (.names)                                            0.261    41.850
n3372.in[2] (.names)                                             1.014    42.864
n3372.out[0] (.names)                                            0.261    43.125
n3373.in[0] (.names)                                             1.014    44.139
n3373.out[0] (.names)                                            0.261    44.400
n3378.in[2] (.names)                                             1.014    45.413
n3378.out[0] (.names)                                            0.261    45.674
n3380.in[0] (.names)                                             1.014    46.688
n3380.out[0] (.names)                                            0.261    46.949
n3381.in[1] (.names)                                             1.014    47.963
n3381.out[0] (.names)                                            0.261    48.224
n3184.in[1] (.names)                                             1.014    49.238
n3184.out[0] (.names)                                            0.261    49.499
n3176.in[0] (.names)                                             1.014    50.513
n3176.out[0] (.names)                                            0.261    50.774
n3370.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3370.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n3234.Q[0] (.latch clocked by pclk)
Endpoint  : n3339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
n3234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3235.in[0] (.names)                                             1.014     2.070
n3235.out[0] (.names)                                            0.261     2.331
n3236.in[1] (.names)                                             1.014     3.344
n3236.out[0] (.names)                                            0.261     3.605
n3237.in[1] (.names)                                             1.014     4.619
n3237.out[0] (.names)                                            0.261     4.880
n3238.in[1] (.names)                                             1.014     5.894
n3238.out[0] (.names)                                            0.261     6.155
n3240.in[0] (.names)                                             1.014     7.169
n3240.out[0] (.names)                                            0.261     7.430
n3241.in[0] (.names)                                             1.014     8.444
n3241.out[0] (.names)                                            0.261     8.705
n3242.in[0] (.names)                                             1.014     9.719
n3242.out[0] (.names)                                            0.261     9.980
n3505.in[1] (.names)                                             1.014    10.993
n3505.out[0] (.names)                                            0.261    11.254
n3506.in[0] (.names)                                             1.014    12.268
n3506.out[0] (.names)                                            0.261    12.529
n3507.in[0] (.names)                                             1.014    13.543
n3507.out[0] (.names)                                            0.261    13.804
n3508.in[0] (.names)                                             1.014    14.818
n3508.out[0] (.names)                                            0.261    15.079
n3509.in[0] (.names)                                             1.014    16.093
n3509.out[0] (.names)                                            0.261    16.354
n3512.in[0] (.names)                                             1.014    17.367
n3512.out[0] (.names)                                            0.261    17.628
n3514.in[2] (.names)                                             1.014    18.642
n3514.out[0] (.names)                                            0.261    18.903
n3516.in[0] (.names)                                             1.014    19.917
n3516.out[0] (.names)                                            0.261    20.178
n3518.in[1] (.names)                                             1.014    21.192
n3518.out[0] (.names)                                            0.261    21.453
n3519.in[0] (.names)                                             1.014    22.467
n3519.out[0] (.names)                                            0.261    22.728
n3521.in[0] (.names)                                             1.014    23.742
n3521.out[0] (.names)                                            0.261    24.003
n3522.in[0] (.names)                                             1.014    25.016
n3522.out[0] (.names)                                            0.261    25.277
n3523.in[1] (.names)                                             1.014    26.291
n3523.out[0] (.names)                                            0.261    26.552
n3530.in[0] (.names)                                             1.014    27.566
n3530.out[0] (.names)                                            0.261    27.827
n3531.in[2] (.names)                                             1.014    28.841
n3531.out[0] (.names)                                            0.261    29.102
n3533.in[1] (.names)                                             1.014    30.116
n3533.out[0] (.names)                                            0.261    30.377
n3534.in[0] (.names)                                             1.014    31.390
n3534.out[0] (.names)                                            0.261    31.651
n3537.in[0] (.names)                                             1.014    32.665
n3537.out[0] (.names)                                            0.261    32.926
n3538.in[2] (.names)                                             1.014    33.940
n3538.out[0] (.names)                                            0.261    34.201
n3539.in[0] (.names)                                             1.014    35.215
n3539.out[0] (.names)                                            0.261    35.476
n3541.in[2] (.names)                                             1.014    36.490
n3541.out[0] (.names)                                            0.261    36.751
n3543.in[1] (.names)                                             1.014    37.765
n3543.out[0] (.names)                                            0.261    38.026
n3544.in[1] (.names)                                             1.014    39.039
n3544.out[0] (.names)                                            0.261    39.300
n3545.in[0] (.names)                                             1.014    40.314
n3545.out[0] (.names)                                            0.261    40.575
n3547.in[1] (.names)                                             1.014    41.589
n3547.out[0] (.names)                                            0.261    41.850
n3551.in[0] (.names)                                             1.014    42.864
n3551.out[0] (.names)                                            0.261    43.125
n3552.in[0] (.names)                                             1.014    44.139
n3552.out[0] (.names)                                            0.261    44.400
n3553.in[0] (.names)                                             1.014    45.413
n3553.out[0] (.names)                                            0.261    45.674
n3554.in[1] (.names)                                             1.014    46.688
n3554.out[0] (.names)                                            0.261    46.949
n3210.in[0] (.names)                                             1.014    47.963
n3210.out[0] (.names)                                            0.261    48.224
n3335.in[0] (.names)                                             1.014    49.238
n3335.out[0] (.names)                                            0.261    49.499
n3336.in[2] (.names)                                             1.014    50.513
n3336.out[0] (.names)                                            0.261    50.774
n3339.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3339.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n3234.Q[0] (.latch clocked by pclk)
Endpoint  : n3549.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
n3234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3235.in[0] (.names)                                             1.014     2.070
n3235.out[0] (.names)                                            0.261     2.331
n3236.in[1] (.names)                                             1.014     3.344
n3236.out[0] (.names)                                            0.261     3.605
n3237.in[1] (.names)                                             1.014     4.619
n3237.out[0] (.names)                                            0.261     4.880
n3238.in[1] (.names)                                             1.014     5.894
n3238.out[0] (.names)                                            0.261     6.155
n3240.in[0] (.names)                                             1.014     7.169
n3240.out[0] (.names)                                            0.261     7.430
n3241.in[0] (.names)                                             1.014     8.444
n3241.out[0] (.names)                                            0.261     8.705
n3242.in[0] (.names)                                             1.014     9.719
n3242.out[0] (.names)                                            0.261     9.980
n3505.in[1] (.names)                                             1.014    10.993
n3505.out[0] (.names)                                            0.261    11.254
n3506.in[0] (.names)                                             1.014    12.268
n3506.out[0] (.names)                                            0.261    12.529
n3507.in[0] (.names)                                             1.014    13.543
n3507.out[0] (.names)                                            0.261    13.804
n3508.in[0] (.names)                                             1.014    14.818
n3508.out[0] (.names)                                            0.261    15.079
n3509.in[0] (.names)                                             1.014    16.093
n3509.out[0] (.names)                                            0.261    16.354
n3512.in[0] (.names)                                             1.014    17.367
n3512.out[0] (.names)                                            0.261    17.628
n3514.in[2] (.names)                                             1.014    18.642
n3514.out[0] (.names)                                            0.261    18.903
n3516.in[0] (.names)                                             1.014    19.917
n3516.out[0] (.names)                                            0.261    20.178
n3518.in[1] (.names)                                             1.014    21.192
n3518.out[0] (.names)                                            0.261    21.453
n3519.in[0] (.names)                                             1.014    22.467
n3519.out[0] (.names)                                            0.261    22.728
n3521.in[0] (.names)                                             1.014    23.742
n3521.out[0] (.names)                                            0.261    24.003
n3522.in[0] (.names)                                             1.014    25.016
n3522.out[0] (.names)                                            0.261    25.277
n3523.in[1] (.names)                                             1.014    26.291
n3523.out[0] (.names)                                            0.261    26.552
n3530.in[0] (.names)                                             1.014    27.566
n3530.out[0] (.names)                                            0.261    27.827
n3531.in[2] (.names)                                             1.014    28.841
n3531.out[0] (.names)                                            0.261    29.102
n3533.in[1] (.names)                                             1.014    30.116
n3533.out[0] (.names)                                            0.261    30.377
n3534.in[0] (.names)                                             1.014    31.390
n3534.out[0] (.names)                                            0.261    31.651
n3537.in[0] (.names)                                             1.014    32.665
n3537.out[0] (.names)                                            0.261    32.926
n3538.in[2] (.names)                                             1.014    33.940
n3538.out[0] (.names)                                            0.261    34.201
n3539.in[0] (.names)                                             1.014    35.215
n3539.out[0] (.names)                                            0.261    35.476
n3541.in[2] (.names)                                             1.014    36.490
n3541.out[0] (.names)                                            0.261    36.751
n3543.in[1] (.names)                                             1.014    37.765
n3543.out[0] (.names)                                            0.261    38.026
n3544.in[1] (.names)                                             1.014    39.039
n3544.out[0] (.names)                                            0.261    39.300
n3545.in[0] (.names)                                             1.014    40.314
n3545.out[0] (.names)                                            0.261    40.575
n3547.in[1] (.names)                                             1.014    41.589
n3547.out[0] (.names)                                            0.261    41.850
n3551.in[0] (.names)                                             1.014    42.864
n3551.out[0] (.names)                                            0.261    43.125
n3552.in[0] (.names)                                             1.014    44.139
n3552.out[0] (.names)                                            0.261    44.400
n3553.in[0] (.names)                                             1.014    45.413
n3553.out[0] (.names)                                            0.261    45.674
n3554.in[1] (.names)                                             1.014    46.688
n3554.out[0] (.names)                                            0.261    46.949
n3210.in[0] (.names)                                             1.014    47.963
n3210.out[0] (.names)                                            0.261    48.224
n3335.in[0] (.names)                                             1.014    49.238
n3335.out[0] (.names)                                            0.261    49.499
n3548.in[0] (.names)                                             1.014    50.513
n3548.out[0] (.names)                                            0.261    50.774
n3549.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3549.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n3092.Q[0] (.latch clocked by pclk)
Endpoint  : n143.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3092.clk[0] (.latch)                                            1.014     1.014
n3092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2746.in[0] (.names)                                             1.014     2.070
n2746.out[0] (.names)                                            0.261     2.331
n3094.in[0] (.names)                                             1.014     3.344
n3094.out[0] (.names)                                            0.261     3.605
n3095.in[2] (.names)                                             1.014     4.619
n3095.out[0] (.names)                                            0.261     4.880
n3096.in[0] (.names)                                             1.014     5.894
n3096.out[0] (.names)                                            0.261     6.155
n3097.in[0] (.names)                                             1.014     7.169
n3097.out[0] (.names)                                            0.261     7.430
n3100.in[0] (.names)                                             1.014     8.444
n3100.out[0] (.names)                                            0.261     8.705
n3101.in[0] (.names)                                             1.014     9.719
n3101.out[0] (.names)                                            0.261     9.980
n2500.in[0] (.names)                                             1.014    10.993
n2500.out[0] (.names)                                            0.261    11.254
n2501.in[1] (.names)                                             1.014    12.268
n2501.out[0] (.names)                                            0.261    12.529
n2502.in[2] (.names)                                             1.014    13.543
n2502.out[0] (.names)                                            0.261    13.804
n2503.in[0] (.names)                                             1.014    14.818
n2503.out[0] (.names)                                            0.261    15.079
n2505.in[0] (.names)                                             1.014    16.093
n2505.out[0] (.names)                                            0.261    16.354
n2506.in[0] (.names)                                             1.014    17.367
n2506.out[0] (.names)                                            0.261    17.628
n2483.in[0] (.names)                                             1.014    18.642
n2483.out[0] (.names)                                            0.261    18.903
n2480.in[2] (.names)                                             1.014    19.917
n2480.out[0] (.names)                                            0.261    20.178
n2488.in[1] (.names)                                             1.014    21.192
n2488.out[0] (.names)                                            0.261    21.453
n2489.in[1] (.names)                                             1.014    22.467
n2489.out[0] (.names)                                            0.261    22.728
n2491.in[0] (.names)                                             1.014    23.742
n2491.out[0] (.names)                                            0.261    24.003
n2493.in[0] (.names)                                             1.014    25.016
n2493.out[0] (.names)                                            0.261    25.277
n2494.in[0] (.names)                                             1.014    26.291
n2494.out[0] (.names)                                            0.261    26.552
n2495.in[1] (.names)                                             1.014    27.566
n2495.out[0] (.names)                                            0.261    27.827
n2496.in[1] (.names)                                             1.014    28.841
n2496.out[0] (.names)                                            0.261    29.102
n3056.in[3] (.names)                                             1.014    30.116
n3056.out[0] (.names)                                            0.261    30.377
n3067.in[2] (.names)                                             1.014    31.390
n3067.out[0] (.names)                                            0.261    31.651
n3068.in[0] (.names)                                             1.014    32.665
n3068.out[0] (.names)                                            0.261    32.926
n3069.in[2] (.names)                                             1.014    33.940
n3069.out[0] (.names)                                            0.261    34.201
n3074.in[1] (.names)                                             1.014    35.215
n3074.out[0] (.names)                                            0.261    35.476
n3075.in[1] (.names)                                             1.014    36.490
n3075.out[0] (.names)                                            0.261    36.751
n3076.in[0] (.names)                                             1.014    37.765
n3076.out[0] (.names)                                            0.261    38.026
n3070.in[0] (.names)                                             1.014    39.039
n3070.out[0] (.names)                                            0.261    39.300
n3077.in[0] (.names)                                             1.014    40.314
n3077.out[0] (.names)                                            0.261    40.575
n3080.in[0] (.names)                                             1.014    41.589
n3080.out[0] (.names)                                            0.261    41.850
n3081.in[0] (.names)                                             1.014    42.864
n3081.out[0] (.names)                                            0.261    43.125
n3082.in[0] (.names)                                             1.014    44.139
n3082.out[0] (.names)                                            0.261    44.400
n3083.in[0] (.names)                                             1.014    45.413
n3083.out[0] (.names)                                            0.261    45.674
n3085.in[0] (.names)                                             1.014    46.688
n3085.out[0] (.names)                                            0.261    46.949
n3086.in[0] (.names)                                             1.014    47.963
n3086.out[0] (.names)                                            0.261    48.224
n2338.in[1] (.names)                                             1.014    49.238
n2338.out[0] (.names)                                            0.261    49.499
n142.in[0] (.names)                                              1.014    50.513
n142.out[0] (.names)                                             0.261    50.774
n143.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n143.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n2378.Q[0] (.latch clocked by pclk)
Endpoint  : n4587.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2378.clk[0] (.latch)                                            1.014     1.014
n2378.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4939.in[0] (.names)                                             1.014     2.070
n4939.out[0] (.names)                                            0.261     2.331
n4940.in[2] (.names)                                             1.014     3.344
n4940.out[0] (.names)                                            0.261     3.605
n4941.in[1] (.names)                                             1.014     4.619
n4941.out[0] (.names)                                            0.261     4.880
n4944.in[1] (.names)                                             1.014     5.894
n4944.out[0] (.names)                                            0.261     6.155
n4945.in[0] (.names)                                             1.014     7.169
n4945.out[0] (.names)                                            0.261     7.430
n4946.in[1] (.names)                                             1.014     8.444
n4946.out[0] (.names)                                            0.261     8.705
n4949.in[1] (.names)                                             1.014     9.719
n4949.out[0] (.names)                                            0.261     9.980
n4950.in[0] (.names)                                             1.014    10.993
n4950.out[0] (.names)                                            0.261    11.254
n4952.in[1] (.names)                                             1.014    12.268
n4952.out[0] (.names)                                            0.261    12.529
n4954.in[2] (.names)                                             1.014    13.543
n4954.out[0] (.names)                                            0.261    13.804
n4958.in[0] (.names)                                             1.014    14.818
n4958.out[0] (.names)                                            0.261    15.079
n4959.in[0] (.names)                                             1.014    16.093
n4959.out[0] (.names)                                            0.261    16.354
n4961.in[2] (.names)                                             1.014    17.367
n4961.out[0] (.names)                                            0.261    17.628
n4964.in[0] (.names)                                             1.014    18.642
n4964.out[0] (.names)                                            0.261    18.903
n4962.in[0] (.names)                                             1.014    19.917
n4962.out[0] (.names)                                            0.261    20.178
n4963.in[0] (.names)                                             1.014    21.192
n4963.out[0] (.names)                                            0.261    21.453
n4965.in[0] (.names)                                             1.014    22.467
n4965.out[0] (.names)                                            0.261    22.728
n4569.in[1] (.names)                                             1.014    23.742
n4569.out[0] (.names)                                            0.261    24.003
n4570.in[0] (.names)                                             1.014    25.016
n4570.out[0] (.names)                                            0.261    25.277
n4573.in[2] (.names)                                             1.014    26.291
n4573.out[0] (.names)                                            0.261    26.552
n4588.in[0] (.names)                                             1.014    27.566
n4588.out[0] (.names)                                            0.261    27.827
n4580.in[0] (.names)                                             1.014    28.841
n4580.out[0] (.names)                                            0.261    29.102
n4604.in[0] (.names)                                             1.014    30.116
n4604.out[0] (.names)                                            0.261    30.377
n4605.in[0] (.names)                                             1.014    31.390
n4605.out[0] (.names)                                            0.261    31.651
n4606.in[0] (.names)                                             1.014    32.665
n4606.out[0] (.names)                                            0.261    32.926
n4607.in[1] (.names)                                             1.014    33.940
n4607.out[0] (.names)                                            0.261    34.201
n4610.in[0] (.names)                                             1.014    35.215
n4610.out[0] (.names)                                            0.261    35.476
n4602.in[0] (.names)                                             1.014    36.490
n4602.out[0] (.names)                                            0.261    36.751
n4601.in[1] (.names)                                             1.014    37.765
n4601.out[0] (.names)                                            0.261    38.026
n4609.in[1] (.names)                                             1.014    39.039
n4609.out[0] (.names)                                            0.261    39.300
n4613.in[0] (.names)                                             1.014    40.314
n4613.out[0] (.names)                                            0.261    40.575
n4614.in[0] (.names)                                             1.014    41.589
n4614.out[0] (.names)                                            0.261    41.850
n4615.in[2] (.names)                                             1.014    42.864
n4615.out[0] (.names)                                            0.261    43.125
n4616.in[1] (.names)                                             1.014    44.139
n4616.out[0] (.names)                                            0.261    44.400
n4209.in[0] (.names)                                             1.014    45.413
n4209.out[0] (.names)                                            0.261    45.674
n4617.in[0] (.names)                                             1.014    46.688
n4617.out[0] (.names)                                            0.261    46.949
n4622.in[2] (.names)                                             1.014    47.963
n4622.out[0] (.names)                                            0.261    48.224
n4585.in[1] (.names)                                             1.014    49.238
n4585.out[0] (.names)                                            0.261    49.499
n4586.in[1] (.names)                                             1.014    50.513
n4586.out[0] (.names)                                            0.261    50.774
n4587.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4587.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n4126.Q[0] (.latch clocked by pclk)
Endpoint  : n4071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4126.clk[0] (.latch)                                            1.014     1.014
n4126.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7693.in[0] (.names)                                             1.014     2.070
n7693.out[0] (.names)                                            0.261     2.331
n7694.in[1] (.names)                                             1.014     3.344
n7694.out[0] (.names)                                            0.261     3.605
n7695.in[2] (.names)                                             1.014     4.619
n7695.out[0] (.names)                                            0.261     4.880
n7719.in[1] (.names)                                             1.014     5.894
n7719.out[0] (.names)                                            0.261     6.155
n7798.in[0] (.names)                                             1.014     7.169
n7798.out[0] (.names)                                            0.261     7.430
n7799.in[0] (.names)                                             1.014     8.444
n7799.out[0] (.names)                                            0.261     8.705
n7800.in[0] (.names)                                             1.014     9.719
n7800.out[0] (.names)                                            0.261     9.980
n7765.in[0] (.names)                                             1.014    10.993
n7765.out[0] (.names)                                            0.261    11.254
n7774.in[0] (.names)                                             1.014    12.268
n7774.out[0] (.names)                                            0.261    12.529
n7775.in[1] (.names)                                             1.014    13.543
n7775.out[0] (.names)                                            0.261    13.804
n7777.in[1] (.names)                                             1.014    14.818
n7777.out[0] (.names)                                            0.261    15.079
n7778.in[2] (.names)                                             1.014    16.093
n7778.out[0] (.names)                                            0.261    16.354
n7779.in[0] (.names)                                             1.014    17.367
n7779.out[0] (.names)                                            0.261    17.628
n7780.in[2] (.names)                                             1.014    18.642
n7780.out[0] (.names)                                            0.261    18.903
n7781.in[0] (.names)                                             1.014    19.917
n7781.out[0] (.names)                                            0.261    20.178
n7782.in[0] (.names)                                             1.014    21.192
n7782.out[0] (.names)                                            0.261    21.453
n7783.in[0] (.names)                                             1.014    22.467
n7783.out[0] (.names)                                            0.261    22.728
n7784.in[0] (.names)                                             1.014    23.742
n7784.out[0] (.names)                                            0.261    24.003
n7785.in[0] (.names)                                             1.014    25.016
n7785.out[0] (.names)                                            0.261    25.277
n7789.in[2] (.names)                                             1.014    26.291
n7789.out[0] (.names)                                            0.261    26.552
n7790.in[0] (.names)                                             1.014    27.566
n7790.out[0] (.names)                                            0.261    27.827
n7787.in[1] (.names)                                             1.014    28.841
n7787.out[0] (.names)                                            0.261    29.102
n7732.in[0] (.names)                                             1.014    30.116
n7732.out[0] (.names)                                            0.261    30.377
n7735.in[2] (.names)                                             1.014    31.390
n7735.out[0] (.names)                                            0.261    31.651
n7699.in[0] (.names)                                             1.014    32.665
n7699.out[0] (.names)                                            0.261    32.926
n7759.in[1] (.names)                                             1.014    33.940
n7759.out[0] (.names)                                            0.261    34.201
n7760.in[0] (.names)                                             1.014    35.215
n7760.out[0] (.names)                                            0.261    35.476
n7761.in[0] (.names)                                             1.014    36.490
n7761.out[0] (.names)                                            0.261    36.751
n7762.in[0] (.names)                                             1.014    37.765
n7762.out[0] (.names)                                            0.261    38.026
n7763.in[1] (.names)                                             1.014    39.039
n7763.out[0] (.names)                                            0.261    39.300
n7764.in[0] (.names)                                             1.014    40.314
n7764.out[0] (.names)                                            0.261    40.575
n7753.in[0] (.names)                                             1.014    41.589
n7753.out[0] (.names)                                            0.261    41.850
n7754.in[0] (.names)                                             1.014    42.864
n7754.out[0] (.names)                                            0.261    43.125
n7755.in[1] (.names)                                             1.014    44.139
n7755.out[0] (.names)                                            0.261    44.400
n7756.in[0] (.names)                                             1.014    45.413
n7756.out[0] (.names)                                            0.261    45.674
n7757.in[1] (.names)                                             1.014    46.688
n7757.out[0] (.names)                                            0.261    46.949
n4092.in[1] (.names)                                             1.014    47.963
n4092.out[0] (.names)                                            0.261    48.224
n7758.in[0] (.names)                                             1.014    49.238
n7758.out[0] (.names)                                            0.261    49.499
n4070.in[1] (.names)                                             1.014    50.513
n4070.out[0] (.names)                                            0.261    50.774
n4071.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4071.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n5210.Q[0] (.latch clocked by pclk)
Endpoint  : n5400.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5210.clk[0] (.latch)                                            1.014     1.014
n5210.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5240.in[0] (.names)                                             1.014     2.070
n5240.out[0] (.names)                                            0.261     2.331
n5284.in[1] (.names)                                             1.014     3.344
n5284.out[0] (.names)                                            0.261     3.605
n5285.in[1] (.names)                                             1.014     4.619
n5285.out[0] (.names)                                            0.261     4.880
n5245.in[0] (.names)                                             1.014     5.894
n5245.out[0] (.names)                                            0.261     6.155
n5760.in[2] (.names)                                             1.014     7.169
n5760.out[0] (.names)                                            0.261     7.430
n5767.in[2] (.names)                                             1.014     8.444
n5767.out[0] (.names)                                            0.261     8.705
n5762.in[0] (.names)                                             1.014     9.719
n5762.out[0] (.names)                                            0.261     9.980
n5763.in[1] (.names)                                             1.014    10.993
n5763.out[0] (.names)                                            0.261    11.254
n5764.in[2] (.names)                                             1.014    12.268
n5764.out[0] (.names)                                            0.261    12.529
n5765.in[1] (.names)                                             1.014    13.543
n5765.out[0] (.names)                                            0.261    13.804
n5766.in[1] (.names)                                             1.014    14.818
n5766.out[0] (.names)                                            0.261    15.079
n5673.in[0] (.names)                                             1.014    16.093
n5673.out[0] (.names)                                            0.261    16.354
n5674.in[1] (.names)                                             1.014    17.367
n5674.out[0] (.names)                                            0.261    17.628
n5675.in[0] (.names)                                             1.014    18.642
n5675.out[0] (.names)                                            0.261    18.903
n5677.in[0] (.names)                                             1.014    19.917
n5677.out[0] (.names)                                            0.261    20.178
n5678.in[2] (.names)                                             1.014    21.192
n5678.out[0] (.names)                                            0.261    21.453
n5679.in[0] (.names)                                             1.014    22.467
n5679.out[0] (.names)                                            0.261    22.728
n5680.in[1] (.names)                                             1.014    23.742
n5680.out[0] (.names)                                            0.261    24.003
n5712.in[1] (.names)                                             1.014    25.016
n5712.out[0] (.names)                                            0.261    25.277
n5713.in[0] (.names)                                             1.014    26.291
n5713.out[0] (.names)                                            0.261    26.552
n5685.in[1] (.names)                                             1.014    27.566
n5685.out[0] (.names)                                            0.261    27.827
n5705.in[1] (.names)                                             1.014    28.841
n5705.out[0] (.names)                                            0.261    29.102
n5715.in[2] (.names)                                             1.014    30.116
n5715.out[0] (.names)                                            0.261    30.377
n5704.in[1] (.names)                                             1.014    31.390
n5704.out[0] (.names)                                            0.261    31.651
n5682.in[1] (.names)                                             1.014    32.665
n5682.out[0] (.names)                                            0.261    32.926
n5683.in[1] (.names)                                             1.014    33.940
n5683.out[0] (.names)                                            0.261    34.201
n5693.in[0] (.names)                                             1.014    35.215
n5693.out[0] (.names)                                            0.261    35.476
n5694.in[1] (.names)                                             1.014    36.490
n5694.out[0] (.names)                                            0.261    36.751
n5695.in[0] (.names)                                             1.014    37.765
n5695.out[0] (.names)                                            0.261    38.026
n5696.in[0] (.names)                                             1.014    39.039
n5696.out[0] (.names)                                            0.261    39.300
n5697.in[0] (.names)                                             1.014    40.314
n5697.out[0] (.names)                                            0.261    40.575
n5698.in[0] (.names)                                             1.014    41.589
n5698.out[0] (.names)                                            0.261    41.850
n5699.in[0] (.names)                                             1.014    42.864
n5699.out[0] (.names)                                            0.261    43.125
n5410.in[0] (.names)                                             1.014    44.139
n5410.out[0] (.names)                                            0.261    44.400
n5700.in[0] (.names)                                             1.014    45.413
n5700.out[0] (.names)                                            0.261    45.674
n5701.in[0] (.names)                                             1.014    46.688
n5701.out[0] (.names)                                            0.261    46.949
n5702.in[0] (.names)                                             1.014    47.963
n5702.out[0] (.names)                                            0.261    48.224
n5175.in[0] (.names)                                             1.014    49.238
n5175.out[0] (.names)                                            0.261    49.499
n5399.in[0] (.names)                                             1.014    50.513
n5399.out[0] (.names)                                            0.261    50.774
n5400.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5400.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n8521.Q[0] (.latch clocked by pclk)
Endpoint  : n13220.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8521.clk[0] (.latch)                                            1.014     1.014
n8521.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8522.in[0] (.names)                                             1.014     2.070
n8522.out[0] (.names)                                            0.261     2.331
n8523.in[0] (.names)                                             1.014     3.344
n8523.out[0] (.names)                                            0.261     3.605
n8517.in[0] (.names)                                             1.014     4.619
n8517.out[0] (.names)                                            0.261     4.880
n8528.in[1] (.names)                                             1.014     5.894
n8528.out[0] (.names)                                            0.261     6.155
n8530.in[1] (.names)                                             1.014     7.169
n8530.out[0] (.names)                                            0.261     7.430
n8531.in[0] (.names)                                             1.014     8.444
n8531.out[0] (.names)                                            0.261     8.705
n8516.in[1] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n13237.in[0] (.names)                                            1.014    10.993
n13237.out[0] (.names)                                           0.261    11.254
n13238.in[0] (.names)                                            1.014    12.268
n13238.out[0] (.names)                                           0.261    12.529
n13241.in[0] (.names)                                            1.014    13.543
n13241.out[0] (.names)                                           0.261    13.804
n13242.in[0] (.names)                                            1.014    14.818
n13242.out[0] (.names)                                           0.261    15.079
n13245.in[0] (.names)                                            1.014    16.093
n13245.out[0] (.names)                                           0.261    16.354
n13175.in[0] (.names)                                            1.014    17.367
n13175.out[0] (.names)                                           0.261    17.628
n13181.in[1] (.names)                                            1.014    18.642
n13181.out[0] (.names)                                           0.261    18.903
n13185.in[2] (.names)                                            1.014    19.917
n13185.out[0] (.names)                                           0.261    20.178
n13186.in[0] (.names)                                            1.014    21.192
n13186.out[0] (.names)                                           0.261    21.453
n13188.in[0] (.names)                                            1.014    22.467
n13188.out[0] (.names)                                           0.261    22.728
n13189.in[0] (.names)                                            1.014    23.742
n13189.out[0] (.names)                                           0.261    24.003
n13190.in[0] (.names)                                            1.014    25.016
n13190.out[0] (.names)                                           0.261    25.277
n13191.in[1] (.names)                                            1.014    26.291
n13191.out[0] (.names)                                           0.261    26.552
n13194.in[0] (.names)                                            1.014    27.566
n13194.out[0] (.names)                                           0.261    27.827
n13195.in[0] (.names)                                            1.014    28.841
n13195.out[0] (.names)                                           0.261    29.102
n13196.in[0] (.names)                                            1.014    30.116
n13196.out[0] (.names)                                           0.261    30.377
n13197.in[0] (.names)                                            1.014    31.390
n13197.out[0] (.names)                                           0.261    31.651
n13198.in[1] (.names)                                            1.014    32.665
n13198.out[0] (.names)                                           0.261    32.926
n13199.in[0] (.names)                                            1.014    33.940
n13199.out[0] (.names)                                           0.261    34.201
n13201.in[0] (.names)                                            1.014    35.215
n13201.out[0] (.names)                                           0.261    35.476
n162.in[0] (.names)                                              1.014    36.490
n162.out[0] (.names)                                             0.261    36.751
n13202.in[0] (.names)                                            1.014    37.765
n13202.out[0] (.names)                                           0.261    38.026
n13209.in[0] (.names)                                            1.014    39.039
n13209.out[0] (.names)                                           0.261    39.300
n13210.in[2] (.names)                                            1.014    40.314
n13210.out[0] (.names)                                           0.261    40.575
n13211.in[0] (.names)                                            1.014    41.589
n13211.out[0] (.names)                                           0.261    41.850
n13212.in[1] (.names)                                            1.014    42.864
n13212.out[0] (.names)                                           0.261    43.125
n13213.in[0] (.names)                                            1.014    44.139
n13213.out[0] (.names)                                           0.261    44.400
n100.in[1] (.names)                                              1.014    45.413
n100.out[0] (.names)                                             0.261    45.674
n99.in[1] (.names)                                               1.014    46.688
n99.out[0] (.names)                                              0.261    46.949
n121.in[0] (.names)                                              1.014    47.963
n121.out[0] (.names)                                             0.261    48.224
n13217.in[3] (.names)                                            1.014    49.238
n13217.out[0] (.names)                                           0.261    49.499
n13219.in[1] (.names)                                            1.014    50.513
n13219.out[0] (.names)                                           0.261    50.774
n13220.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13220.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n10252.Q[0] (.latch clocked by pclk)
Endpoint  : n10258.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10252.clk[0] (.latch)                                           1.014     1.014
n10252.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10306.in[0] (.names)                                            1.014     2.070
n10306.out[0] (.names)                                           0.261     2.331
n10308.in[2] (.names)                                            1.014     3.344
n10308.out[0] (.names)                                           0.261     3.605
n10309.in[3] (.names)                                            1.014     4.619
n10309.out[0] (.names)                                           0.261     4.880
n10310.in[0] (.names)                                            1.014     5.894
n10310.out[0] (.names)                                           0.261     6.155
n10311.in[0] (.names)                                            1.014     7.169
n10311.out[0] (.names)                                           0.261     7.430
n10312.in[0] (.names)                                            1.014     8.444
n10312.out[0] (.names)                                           0.261     8.705
n10315.in[1] (.names)                                            1.014     9.719
n10315.out[0] (.names)                                           0.261     9.980
n10316.in[0] (.names)                                            1.014    10.993
n10316.out[0] (.names)                                           0.261    11.254
n10791.in[2] (.names)                                            1.014    12.268
n10791.out[0] (.names)                                           0.261    12.529
n10792.in[0] (.names)                                            1.014    13.543
n10792.out[0] (.names)                                           0.261    13.804
n10794.in[3] (.names)                                            1.014    14.818
n10794.out[0] (.names)                                           0.261    15.079
n10795.in[2] (.names)                                            1.014    16.093
n10795.out[0] (.names)                                           0.261    16.354
n10796.in[1] (.names)                                            1.014    17.367
n10796.out[0] (.names)                                           0.261    17.628
n10797.in[0] (.names)                                            1.014    18.642
n10797.out[0] (.names)                                           0.261    18.903
n10798.in[0] (.names)                                            1.014    19.917
n10798.out[0] (.names)                                           0.261    20.178
n10799.in[0] (.names)                                            1.014    21.192
n10799.out[0] (.names)                                           0.261    21.453
n10800.in[1] (.names)                                            1.014    22.467
n10800.out[0] (.names)                                           0.261    22.728
n10801.in[0] (.names)                                            1.014    23.742
n10801.out[0] (.names)                                           0.261    24.003
n10762.in[0] (.names)                                            1.014    25.016
n10762.out[0] (.names)                                           0.261    25.277
n10763.in[0] (.names)                                            1.014    26.291
n10763.out[0] (.names)                                           0.261    26.552
n10764.in[1] (.names)                                            1.014    27.566
n10764.out[0] (.names)                                           0.261    27.827
n10765.in[1] (.names)                                            1.014    28.841
n10765.out[0] (.names)                                           0.261    29.102
n10767.in[0] (.names)                                            1.014    30.116
n10767.out[0] (.names)                                           0.261    30.377
n10770.in[0] (.names)                                            1.014    31.390
n10770.out[0] (.names)                                           0.261    31.651
n10771.in[0] (.names)                                            1.014    32.665
n10771.out[0] (.names)                                           0.261    32.926
n10772.in[0] (.names)                                            1.014    33.940
n10772.out[0] (.names)                                           0.261    34.201
n10774.in[2] (.names)                                            1.014    35.215
n10774.out[0] (.names)                                           0.261    35.476
n10777.in[0] (.names)                                            1.014    36.490
n10777.out[0] (.names)                                           0.261    36.751
n10778.in[0] (.names)                                            1.014    37.765
n10778.out[0] (.names)                                           0.261    38.026
n10779.in[0] (.names)                                            1.014    39.039
n10779.out[0] (.names)                                           0.261    39.300
n10780.in[0] (.names)                                            1.014    40.314
n10780.out[0] (.names)                                           0.261    40.575
n10785.in[1] (.names)                                            1.014    41.589
n10785.out[0] (.names)                                           0.261    41.850
n10787.in[0] (.names)                                            1.014    42.864
n10787.out[0] (.names)                                           0.261    43.125
n10788.in[1] (.names)                                            1.014    44.139
n10788.out[0] (.names)                                           0.261    44.400
n10789.in[0] (.names)                                            1.014    45.413
n10789.out[0] (.names)                                           0.261    45.674
n8344.in[0] (.names)                                             1.014    46.688
n8344.out[0] (.names)                                            0.261    46.949
n10790.in[0] (.names)                                            1.014    47.963
n10790.out[0] (.names)                                           0.261    48.224
n10279.in[0] (.names)                                            1.014    49.238
n10279.out[0] (.names)                                           0.261    49.499
n10257.in[0] (.names)                                            1.014    50.513
n10257.out[0] (.names)                                           0.261    50.774
n10258.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10258.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n10547.Q[0] (.latch clocked by pclk)
Endpoint  : n10286.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10547.clk[0] (.latch)                                           1.014     1.014
n10547.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10545.in[0] (.names)                                            1.014     2.070
n10545.out[0] (.names)                                           0.261     2.331
n10546.in[0] (.names)                                            1.014     3.344
n10546.out[0] (.names)                                           0.261     3.605
n10542.in[0] (.names)                                            1.014     4.619
n10542.out[0] (.names)                                           0.261     4.880
n10543.in[1] (.names)                                            1.014     5.894
n10543.out[0] (.names)                                           0.261     6.155
n10558.in[3] (.names)                                            1.014     7.169
n10558.out[0] (.names)                                           0.261     7.430
n10573.in[2] (.names)                                            1.014     8.444
n10573.out[0] (.names)                                           0.261     8.705
n10658.in[0] (.names)                                            1.014     9.719
n10658.out[0] (.names)                                           0.261     9.980
n10663.in[1] (.names)                                            1.014    10.993
n10663.out[0] (.names)                                           0.261    11.254
n10664.in[0] (.names)                                            1.014    12.268
n10664.out[0] (.names)                                           0.261    12.529
n10666.in[2] (.names)                                            1.014    13.543
n10666.out[0] (.names)                                           0.261    13.804
n10667.in[0] (.names)                                            1.014    14.818
n10667.out[0] (.names)                                           0.261    15.079
n10661.in[0] (.names)                                            1.014    16.093
n10661.out[0] (.names)                                           0.261    16.354
n10660.in[0] (.names)                                            1.014    17.367
n10660.out[0] (.names)                                           0.261    17.628
n10662.in[0] (.names)                                            1.014    18.642
n10662.out[0] (.names)                                           0.261    18.903
n10665.in[1] (.names)                                            1.014    19.917
n10665.out[0] (.names)                                           0.261    20.178
n10668.in[0] (.names)                                            1.014    21.192
n10668.out[0] (.names)                                           0.261    21.453
n10669.in[0] (.names)                                            1.014    22.467
n10669.out[0] (.names)                                           0.261    22.728
n10618.in[1] (.names)                                            1.014    23.742
n10618.out[0] (.names)                                           0.261    24.003
n10678.in[1] (.names)                                            1.014    25.016
n10678.out[0] (.names)                                           0.261    25.277
n10679.in[1] (.names)                                            1.014    26.291
n10679.out[0] (.names)                                           0.261    26.552
n10680.in[2] (.names)                                            1.014    27.566
n10680.out[0] (.names)                                           0.261    27.827
n10681.in[1] (.names)                                            1.014    28.841
n10681.out[0] (.names)                                           0.261    29.102
n10683.in[0] (.names)                                            1.014    30.116
n10683.out[0] (.names)                                           0.261    30.377
n10684.in[0] (.names)                                            1.014    31.390
n10684.out[0] (.names)                                           0.261    31.651
n10686.in[1] (.names)                                            1.014    32.665
n10686.out[0] (.names)                                           0.261    32.926
n10687.in[1] (.names)                                            1.014    33.940
n10687.out[0] (.names)                                           0.261    34.201
n10688.in[0] (.names)                                            1.014    35.215
n10688.out[0] (.names)                                           0.261    35.476
n10690.in[2] (.names)                                            1.014    36.490
n10690.out[0] (.names)                                           0.261    36.751
n10691.in[1] (.names)                                            1.014    37.765
n10691.out[0] (.names)                                           0.261    38.026
n10692.in[1] (.names)                                            1.014    39.039
n10692.out[0] (.names)                                           0.261    39.300
n10693.in[1] (.names)                                            1.014    40.314
n10693.out[0] (.names)                                           0.261    40.575
n10696.in[2] (.names)                                            1.014    41.589
n10696.out[0] (.names)                                           0.261    41.850
n10697.in[0] (.names)                                            1.014    42.864
n10697.out[0] (.names)                                           0.261    43.125
n10698.in[0] (.names)                                            1.014    44.139
n10698.out[0] (.names)                                           0.261    44.400
n10699.in[0] (.names)                                            1.014    45.413
n10699.out[0] (.names)                                           0.261    45.674
n8424.in[1] (.names)                                             1.014    46.688
n8424.out[0] (.names)                                            0.261    46.949
n10702.in[0] (.names)                                            1.014    47.963
n10702.out[0] (.names)                                           0.261    48.224
n8492.in[0] (.names)                                             1.014    49.238
n8492.out[0] (.names)                                            0.261    49.499
n10285.in[0] (.names)                                            1.014    50.513
n10285.out[0] (.names)                                           0.261    50.774
n10286.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10286.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n10851.Q[0] (.latch clocked by pclk)
Endpoint  : n11774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10851.clk[0] (.latch)                                           1.014     1.014
n10851.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10848.in[0] (.names)                                            1.014     2.070
n10848.out[0] (.names)                                           0.261     2.331
n10839.in[0] (.names)                                            1.014     3.344
n10839.out[0] (.names)                                           0.261     3.605
n10840.in[0] (.names)                                            1.014     4.619
n10840.out[0] (.names)                                           0.261     4.880
n10856.in[1] (.names)                                            1.014     5.894
n10856.out[0] (.names)                                           0.261     6.155
n10843.in[0] (.names)                                            1.014     7.169
n10843.out[0] (.names)                                           0.261     7.430
n11708.in[1] (.names)                                            1.014     8.444
n11708.out[0] (.names)                                           0.261     8.705
n11709.in[0] (.names)                                            1.014     9.719
n11709.out[0] (.names)                                           0.261     9.980
n11711.in[1] (.names)                                            1.014    10.993
n11711.out[0] (.names)                                           0.261    11.254
n11712.in[0] (.names)                                            1.014    12.268
n11712.out[0] (.names)                                           0.261    12.529
n11720.in[0] (.names)                                            1.014    13.543
n11720.out[0] (.names)                                           0.261    13.804
n11715.in[0] (.names)                                            1.014    14.818
n11715.out[0] (.names)                                           0.261    15.079
n11702.in[1] (.names)                                            1.014    16.093
n11702.out[0] (.names)                                           0.261    16.354
n11684.in[0] (.names)                                            1.014    17.367
n11684.out[0] (.names)                                           0.261    17.628
n11685.in[1] (.names)                                            1.014    18.642
n11685.out[0] (.names)                                           0.261    18.903
n11680.in[0] (.names)                                            1.014    19.917
n11680.out[0] (.names)                                           0.261    20.178
n11681.in[1] (.names)                                            1.014    21.192
n11681.out[0] (.names)                                           0.261    21.453
n11734.in[2] (.names)                                            1.014    22.467
n11734.out[0] (.names)                                           0.261    22.728
n11736.in[0] (.names)                                            1.014    23.742
n11736.out[0] (.names)                                           0.261    24.003
n11745.in[0] (.names)                                            1.014    25.016
n11745.out[0] (.names)                                           0.261    25.277
n11746.in[0] (.names)                                            1.014    26.291
n11746.out[0] (.names)                                           0.261    26.552
n11650.in[0] (.names)                                            1.014    27.566
n11650.out[0] (.names)                                           0.261    27.827
n11749.in[0] (.names)                                            1.014    28.841
n11749.out[0] (.names)                                           0.261    29.102
n11750.in[0] (.names)                                            1.014    30.116
n11750.out[0] (.names)                                           0.261    30.377
n11742.in[2] (.names)                                            1.014    31.390
n11742.out[0] (.names)                                           0.261    31.651
n11753.in[1] (.names)                                            1.014    32.665
n11753.out[0] (.names)                                           0.261    32.926
n11755.in[0] (.names)                                            1.014    33.940
n11755.out[0] (.names)                                           0.261    34.201
n11757.in[0] (.names)                                            1.014    35.215
n11757.out[0] (.names)                                           0.261    35.476
n11758.in[0] (.names)                                            1.014    36.490
n11758.out[0] (.names)                                           0.261    36.751
n8482.in[2] (.names)                                             1.014    37.765
n8482.out[0] (.names)                                            0.261    38.026
n11759.in[0] (.names)                                            1.014    39.039
n11759.out[0] (.names)                                           0.261    39.300
n11760.in[0] (.names)                                            1.014    40.314
n11760.out[0] (.names)                                           0.261    40.575
n11763.in[0] (.names)                                            1.014    41.589
n11763.out[0] (.names)                                           0.261    41.850
n11766.in[0] (.names)                                            1.014    42.864
n11766.out[0] (.names)                                           0.261    43.125
n11768.in[1] (.names)                                            1.014    44.139
n11768.out[0] (.names)                                           0.261    44.400
n11770.in[0] (.names)                                            1.014    45.413
n11770.out[0] (.names)                                           0.261    45.674
n11771.in[1] (.names)                                            1.014    46.688
n11771.out[0] (.names)                                           0.261    46.949
n11772.in[0] (.names)                                            1.014    47.963
n11772.out[0] (.names)                                           0.261    48.224
n11776.in[3] (.names)                                            1.014    49.238
n11776.out[0] (.names)                                           0.261    49.499
n11777.in[0] (.names)                                            1.014    50.513
n11777.out[0] (.names)                                           0.261    50.774
n11774.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11774.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n12007.Q[0] (.latch clocked by pclk)
Endpoint  : n12009.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12007.clk[0] (.latch)                                           1.014     1.014
n12007.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12147.in[0] (.names)                                            1.014     2.070
n12147.out[0] (.names)                                           0.261     2.331
n12149.in[0] (.names)                                            1.014     3.344
n12149.out[0] (.names)                                           0.261     3.605
n12168.in[0] (.names)                                            1.014     4.619
n12168.out[0] (.names)                                           0.261     4.880
n12280.in[3] (.names)                                            1.014     5.894
n12280.out[0] (.names)                                           0.261     6.155
n12283.in[1] (.names)                                            1.014     7.169
n12283.out[0] (.names)                                           0.261     7.430
n12284.in[0] (.names)                                            1.014     8.444
n12284.out[0] (.names)                                           0.261     8.705
n12171.in[1] (.names)                                            1.014     9.719
n12171.out[0] (.names)                                           0.261     9.980
n12211.in[0] (.names)                                            1.014    10.993
n12211.out[0] (.names)                                           0.261    11.254
n12212.in[0] (.names)                                            1.014    12.268
n12212.out[0] (.names)                                           0.261    12.529
n12214.in[0] (.names)                                            1.014    13.543
n12214.out[0] (.names)                                           0.261    13.804
n12215.in[1] (.names)                                            1.014    14.818
n12215.out[0] (.names)                                           0.261    15.079
n12216.in[0] (.names)                                            1.014    16.093
n12216.out[0] (.names)                                           0.261    16.354
n12217.in[0] (.names)                                            1.014    17.367
n12217.out[0] (.names)                                           0.261    17.628
n12218.in[1] (.names)                                            1.014    18.642
n12218.out[0] (.names)                                           0.261    18.903
n12219.in[1] (.names)                                            1.014    19.917
n12219.out[0] (.names)                                           0.261    20.178
n12220.in[0] (.names)                                            1.014    21.192
n12220.out[0] (.names)                                           0.261    21.453
n12230.in[1] (.names)                                            1.014    22.467
n12230.out[0] (.names)                                           0.261    22.728
n12231.in[1] (.names)                                            1.014    23.742
n12231.out[0] (.names)                                           0.261    24.003
n12233.in[0] (.names)                                            1.014    25.016
n12233.out[0] (.names)                                           0.261    25.277
n12209.in[1] (.names)                                            1.014    26.291
n12209.out[0] (.names)                                           0.261    26.552
n12234.in[0] (.names)                                            1.014    27.566
n12234.out[0] (.names)                                           0.261    27.827
n12208.in[0] (.names)                                            1.014    28.841
n12208.out[0] (.names)                                           0.261    29.102
n12210.in[0] (.names)                                            1.014    30.116
n12210.out[0] (.names)                                           0.261    30.377
n12189.in[2] (.names)                                            1.014    31.390
n12189.out[0] (.names)                                           0.261    31.651
n12190.in[1] (.names)                                            1.014    32.665
n12190.out[0] (.names)                                           0.261    32.926
n12191.in[0] (.names)                                            1.014    33.940
n12191.out[0] (.names)                                           0.261    34.201
n12192.in[3] (.names)                                            1.014    35.215
n12192.out[0] (.names)                                           0.261    35.476
n12193.in[2] (.names)                                            1.014    36.490
n12193.out[0] (.names)                                           0.261    36.751
n12143.in[0] (.names)                                            1.014    37.765
n12143.out[0] (.names)                                           0.261    38.026
n12196.in[1] (.names)                                            1.014    39.039
n12196.out[0] (.names)                                           0.261    39.300
n12197.in[1] (.names)                                            1.014    40.314
n12197.out[0] (.names)                                           0.261    40.575
n12198.in[2] (.names)                                            1.014    41.589
n12198.out[0] (.names)                                           0.261    41.850
n12199.in[1] (.names)                                            1.014    42.864
n12199.out[0] (.names)                                           0.261    43.125
n12200.in[1] (.names)                                            1.014    44.139
n12200.out[0] (.names)                                           0.261    44.400
n12202.in[0] (.names)                                            1.014    45.413
n12202.out[0] (.names)                                           0.261    45.674
n12203.in[0] (.names)                                            1.014    46.688
n12203.out[0] (.names)                                           0.261    46.949
n12204.in[0] (.names)                                            1.014    47.963
n12204.out[0] (.names)                                           0.261    48.224
n11996.in[0] (.names)                                            1.014    49.238
n11996.out[0] (.names)                                           0.261    49.499
n12008.in[0] (.names)                                            1.014    50.513
n12008.out[0] (.names)                                           0.261    50.774
n12009.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12009.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n14229.Q[0] (.latch clocked by pclk)
Endpoint  : n13559.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14229.clk[0] (.latch)                                           1.014     1.014
n14229.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14246.in[0] (.names)                                            1.014     2.070
n14246.out[0] (.names)                                           0.261     2.331
n14247.in[3] (.names)                                            1.014     3.344
n14247.out[0] (.names)                                           0.261     3.605
n14248.in[1] (.names)                                            1.014     4.619
n14248.out[0] (.names)                                           0.261     4.880
n14249.in[1] (.names)                                            1.014     5.894
n14249.out[0] (.names)                                           0.261     6.155
n14250.in[2] (.names)                                            1.014     7.169
n14250.out[0] (.names)                                           0.261     7.430
n14251.in[2] (.names)                                            1.014     8.444
n14251.out[0] (.names)                                           0.261     8.705
n14252.in[0] (.names)                                            1.014     9.719
n14252.out[0] (.names)                                           0.261     9.980
n14681.in[0] (.names)                                            1.014    10.993
n14681.out[0] (.names)                                           0.261    11.254
n14682.in[2] (.names)                                            1.014    12.268
n14682.out[0] (.names)                                           0.261    12.529
n14685.in[2] (.names)                                            1.014    13.543
n14685.out[0] (.names)                                           0.261    13.804
n14674.in[2] (.names)                                            1.014    14.818
n14674.out[0] (.names)                                           0.261    15.079
n14701.in[0] (.names)                                            1.014    16.093
n14701.out[0] (.names)                                           0.261    16.354
n14710.in[0] (.names)                                            1.014    17.367
n14710.out[0] (.names)                                           0.261    17.628
n14711.in[0] (.names)                                            1.014    18.642
n14711.out[0] (.names)                                           0.261    18.903
n14722.in[0] (.names)                                            1.014    19.917
n14722.out[0] (.names)                                           0.261    20.178
n14788.in[0] (.names)                                            1.014    21.192
n14788.out[0] (.names)                                           0.261    21.453
n14791.in[3] (.names)                                            1.014    22.467
n14791.out[0] (.names)                                           0.261    22.728
n14792.in[1] (.names)                                            1.014    23.742
n14792.out[0] (.names)                                           0.261    24.003
n14793.in[0] (.names)                                            1.014    25.016
n14793.out[0] (.names)                                           0.261    25.277
n14794.in[0] (.names)                                            1.014    26.291
n14794.out[0] (.names)                                           0.261    26.552
n14795.in[0] (.names)                                            1.014    27.566
n14795.out[0] (.names)                                           0.261    27.827
n14796.in[1] (.names)                                            1.014    28.841
n14796.out[0] (.names)                                           0.261    29.102
n14797.in[1] (.names)                                            1.014    30.116
n14797.out[0] (.names)                                           0.261    30.377
n14798.in[0] (.names)                                            1.014    31.390
n14798.out[0] (.names)                                           0.261    31.651
n14838.in[1] (.names)                                            1.014    32.665
n14838.out[0] (.names)                                           0.261    32.926
n14839.in[0] (.names)                                            1.014    33.940
n14839.out[0] (.names)                                           0.261    34.201
n14841.in[0] (.names)                                            1.014    35.215
n14841.out[0] (.names)                                           0.261    35.476
n14842.in[0] (.names)                                            1.014    36.490
n14842.out[0] (.names)                                           0.261    36.751
n14846.in[0] (.names)                                            1.014    37.765
n14846.out[0] (.names)                                           0.261    38.026
n14837.in[1] (.names)                                            1.014    39.039
n14837.out[0] (.names)                                           0.261    39.300
n14826.in[1] (.names)                                            1.014    40.314
n14826.out[0] (.names)                                           0.261    40.575
n14843.in[0] (.names)                                            1.014    41.589
n14843.out[0] (.names)                                           0.261    41.850
n14844.in[1] (.names)                                            1.014    42.864
n14844.out[0] (.names)                                           0.261    43.125
n14848.in[0] (.names)                                            1.014    44.139
n14848.out[0] (.names)                                           0.261    44.400
n14835.in[1] (.names)                                            1.014    45.413
n14835.out[0] (.names)                                           0.261    45.674
n114.in[0] (.names)                                              1.014    46.688
n114.out[0] (.names)                                             0.261    46.949
n14852.in[2] (.names)                                            1.014    47.963
n14852.out[0] (.names)                                           0.261    48.224
n14863.in[0] (.names)                                            1.014    49.238
n14863.out[0] (.names)                                           0.261    49.499
n13558.in[0] (.names)                                            1.014    50.513
n13558.out[0] (.names)                                           0.261    50.774
n13559.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13559.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n14229.Q[0] (.latch clocked by pclk)
Endpoint  : n13535.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14229.clk[0] (.latch)                                           1.014     1.014
n14229.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14246.in[0] (.names)                                            1.014     2.070
n14246.out[0] (.names)                                           0.261     2.331
n14247.in[3] (.names)                                            1.014     3.344
n14247.out[0] (.names)                                           0.261     3.605
n14248.in[1] (.names)                                            1.014     4.619
n14248.out[0] (.names)                                           0.261     4.880
n14249.in[1] (.names)                                            1.014     5.894
n14249.out[0] (.names)                                           0.261     6.155
n14250.in[2] (.names)                                            1.014     7.169
n14250.out[0] (.names)                                           0.261     7.430
n14251.in[2] (.names)                                            1.014     8.444
n14251.out[0] (.names)                                           0.261     8.705
n14252.in[0] (.names)                                            1.014     9.719
n14252.out[0] (.names)                                           0.261     9.980
n14681.in[0] (.names)                                            1.014    10.993
n14681.out[0] (.names)                                           0.261    11.254
n14682.in[2] (.names)                                            1.014    12.268
n14682.out[0] (.names)                                           0.261    12.529
n14685.in[2] (.names)                                            1.014    13.543
n14685.out[0] (.names)                                           0.261    13.804
n14674.in[2] (.names)                                            1.014    14.818
n14674.out[0] (.names)                                           0.261    15.079
n14723.in[2] (.names)                                            1.014    16.093
n14723.out[0] (.names)                                           0.261    16.354
n14730.in[2] (.names)                                            1.014    17.367
n14730.out[0] (.names)                                           0.261    17.628
n14725.in[1] (.names)                                            1.014    18.642
n14725.out[0] (.names)                                           0.261    18.903
n14728.in[0] (.names)                                            1.014    19.917
n14728.out[0] (.names)                                           0.261    20.178
n14729.in[0] (.names)                                            1.014    21.192
n14729.out[0] (.names)                                           0.261    21.453
n14731.in[1] (.names)                                            1.014    22.467
n14731.out[0] (.names)                                           0.261    22.728
n14733.in[1] (.names)                                            1.014    23.742
n14733.out[0] (.names)                                           0.261    24.003
n14734.in[0] (.names)                                            1.014    25.016
n14734.out[0] (.names)                                           0.261    25.277
n14735.in[0] (.names)                                            1.014    26.291
n14735.out[0] (.names)                                           0.261    26.552
n14736.in[0] (.names)                                            1.014    27.566
n14736.out[0] (.names)                                           0.261    27.827
n14739.in[2] (.names)                                            1.014    28.841
n14739.out[0] (.names)                                           0.261    29.102
n14742.in[1] (.names)                                            1.014    30.116
n14742.out[0] (.names)                                           0.261    30.377
n14675.in[3] (.names)                                            1.014    31.390
n14675.out[0] (.names)                                           0.261    31.651
n14533.in[2] (.names)                                            1.014    32.665
n14533.out[0] (.names)                                           0.261    32.926
n14534.in[0] (.names)                                            1.014    33.940
n14534.out[0] (.names)                                           0.261    34.201
n14541.in[2] (.names)                                            1.014    35.215
n14541.out[0] (.names)                                           0.261    35.476
n14549.in[0] (.names)                                            1.014    36.490
n14549.out[0] (.names)                                           0.261    36.751
n14550.in[1] (.names)                                            1.014    37.765
n14550.out[0] (.names)                                           0.261    38.026
n14551.in[0] (.names)                                            1.014    39.039
n14551.out[0] (.names)                                           0.261    39.300
n14552.in[0] (.names)                                            1.014    40.314
n14552.out[0] (.names)                                           0.261    40.575
n14559.in[3] (.names)                                            1.014    41.589
n14559.out[0] (.names)                                           0.261    41.850
n14562.in[1] (.names)                                            1.014    42.864
n14562.out[0] (.names)                                           0.261    43.125
n14564.in[0] (.names)                                            1.014    44.139
n14564.out[0] (.names)                                           0.261    44.400
n14565.in[1] (.names)                                            1.014    45.413
n14565.out[0] (.names)                                           0.261    45.674
n14566.in[0] (.names)                                            1.014    46.688
n14566.out[0] (.names)                                           0.261    46.949
n14567.in[0] (.names)                                            1.014    47.963
n14567.out[0] (.names)                                           0.261    48.224
n13556.in[0] (.names)                                            1.014    49.238
n13556.out[0] (.names)                                           0.261    49.499
n13534.in[0] (.names)                                            1.014    50.513
n13534.out[0] (.names)                                           0.261    50.774
n13535.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13535.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n14229.Q[0] (.latch clocked by pclk)
Endpoint  : n14561.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14229.clk[0] (.latch)                                           1.014     1.014
n14229.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14246.in[0] (.names)                                            1.014     2.070
n14246.out[0] (.names)                                           0.261     2.331
n14247.in[3] (.names)                                            1.014     3.344
n14247.out[0] (.names)                                           0.261     3.605
n14248.in[1] (.names)                                            1.014     4.619
n14248.out[0] (.names)                                           0.261     4.880
n14249.in[1] (.names)                                            1.014     5.894
n14249.out[0] (.names)                                           0.261     6.155
n14250.in[2] (.names)                                            1.014     7.169
n14250.out[0] (.names)                                           0.261     7.430
n14251.in[2] (.names)                                            1.014     8.444
n14251.out[0] (.names)                                           0.261     8.705
n14252.in[0] (.names)                                            1.014     9.719
n14252.out[0] (.names)                                           0.261     9.980
n14681.in[0] (.names)                                            1.014    10.993
n14681.out[0] (.names)                                           0.261    11.254
n14682.in[2] (.names)                                            1.014    12.268
n14682.out[0] (.names)                                           0.261    12.529
n14685.in[2] (.names)                                            1.014    13.543
n14685.out[0] (.names)                                           0.261    13.804
n14674.in[2] (.names)                                            1.014    14.818
n14674.out[0] (.names)                                           0.261    15.079
n14723.in[2] (.names)                                            1.014    16.093
n14723.out[0] (.names)                                           0.261    16.354
n14730.in[2] (.names)                                            1.014    17.367
n14730.out[0] (.names)                                           0.261    17.628
n14725.in[1] (.names)                                            1.014    18.642
n14725.out[0] (.names)                                           0.261    18.903
n14728.in[0] (.names)                                            1.014    19.917
n14728.out[0] (.names)                                           0.261    20.178
n14729.in[0] (.names)                                            1.014    21.192
n14729.out[0] (.names)                                           0.261    21.453
n14731.in[1] (.names)                                            1.014    22.467
n14731.out[0] (.names)                                           0.261    22.728
n14733.in[1] (.names)                                            1.014    23.742
n14733.out[0] (.names)                                           0.261    24.003
n14734.in[0] (.names)                                            1.014    25.016
n14734.out[0] (.names)                                           0.261    25.277
n14735.in[0] (.names)                                            1.014    26.291
n14735.out[0] (.names)                                           0.261    26.552
n14736.in[0] (.names)                                            1.014    27.566
n14736.out[0] (.names)                                           0.261    27.827
n14739.in[2] (.names)                                            1.014    28.841
n14739.out[0] (.names)                                           0.261    29.102
n14742.in[1] (.names)                                            1.014    30.116
n14742.out[0] (.names)                                           0.261    30.377
n14675.in[3] (.names)                                            1.014    31.390
n14675.out[0] (.names)                                           0.261    31.651
n14533.in[2] (.names)                                            1.014    32.665
n14533.out[0] (.names)                                           0.261    32.926
n14534.in[0] (.names)                                            1.014    33.940
n14534.out[0] (.names)                                           0.261    34.201
n14541.in[2] (.names)                                            1.014    35.215
n14541.out[0] (.names)                                           0.261    35.476
n14549.in[0] (.names)                                            1.014    36.490
n14549.out[0] (.names)                                           0.261    36.751
n14550.in[1] (.names)                                            1.014    37.765
n14550.out[0] (.names)                                           0.261    38.026
n14551.in[0] (.names)                                            1.014    39.039
n14551.out[0] (.names)                                           0.261    39.300
n14552.in[0] (.names)                                            1.014    40.314
n14552.out[0] (.names)                                           0.261    40.575
n14559.in[3] (.names)                                            1.014    41.589
n14559.out[0] (.names)                                           0.261    41.850
n14562.in[1] (.names)                                            1.014    42.864
n14562.out[0] (.names)                                           0.261    43.125
n14564.in[0] (.names)                                            1.014    44.139
n14564.out[0] (.names)                                           0.261    44.400
n14565.in[1] (.names)                                            1.014    45.413
n14565.out[0] (.names)                                           0.261    45.674
n14568.in[1] (.names)                                            1.014    46.688
n14568.out[0] (.names)                                           0.261    46.949
n14570.in[0] (.names)                                            1.014    47.963
n14570.out[0] (.names)                                           0.261    48.224
n13550.in[1] (.names)                                            1.014    49.238
n13550.out[0] (.names)                                           0.261    49.499
n14560.in[0] (.names)                                            1.014    50.513
n14560.out[0] (.names)                                           0.261    50.774
n14561.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14561.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n7992.Q[0] (.latch clocked by pclk)
Endpoint  : n7809.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7992.clk[0] (.latch)                                            1.014     1.014
n7992.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7993.in[0] (.names)                                             1.014     2.070
n7993.out[0] (.names)                                            0.261     2.331
n7997.in[0] (.names)                                             1.014     3.344
n7997.out[0] (.names)                                            0.261     3.605
n7991.in[0] (.names)                                             1.014     4.619
n7991.out[0] (.names)                                            0.261     4.880
n7998.in[0] (.names)                                             1.014     5.894
n7998.out[0] (.names)                                            0.261     6.155
n8040.in[3] (.names)                                             1.014     7.169
n8040.out[0] (.names)                                            0.261     7.430
n8041.in[3] (.names)                                             1.014     8.444
n8041.out[0] (.names)                                            0.261     8.705
n8043.in[1] (.names)                                             1.014     9.719
n8043.out[0] (.names)                                            0.261     9.980
n8044.in[0] (.names)                                             1.014    10.993
n8044.out[0] (.names)                                            0.261    11.254
n8045.in[0] (.names)                                             1.014    12.268
n8045.out[0] (.names)                                            0.261    12.529
n8046.in[1] (.names)                                             1.014    13.543
n8046.out[0] (.names)                                            0.261    13.804
n8028.in[0] (.names)                                             1.014    14.818
n8028.out[0] (.names)                                            0.261    15.079
n8030.in[0] (.names)                                             1.014    16.093
n8030.out[0] (.names)                                            0.261    16.354
n8033.in[2] (.names)                                             1.014    17.367
n8033.out[0] (.names)                                            0.261    17.628
n8035.in[1] (.names)                                             1.014    18.642
n8035.out[0] (.names)                                            0.261    18.903
n8037.in[0] (.names)                                             1.014    19.917
n8037.out[0] (.names)                                            0.261    20.178
n8014.in[0] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8031.in[0] (.names)                                             1.014    22.467
n8031.out[0] (.names)                                            0.261    22.728
n8047.in[0] (.names)                                             1.014    23.742
n8047.out[0] (.names)                                            0.261    24.003
n8049.in[0] (.names)                                             1.014    25.016
n8049.out[0] (.names)                                            0.261    25.277
n8052.in[2] (.names)                                             1.014    26.291
n8052.out[0] (.names)                                            0.261    26.552
n8053.in[0] (.names)                                             1.014    27.566
n8053.out[0] (.names)                                            0.261    27.827
n7613.in[0] (.names)                                             1.014    28.841
n7613.out[0] (.names)                                            0.261    29.102
n7608.in[1] (.names)                                             1.014    30.116
n7608.out[0] (.names)                                            0.261    30.377
n7609.in[0] (.names)                                             1.014    31.390
n7609.out[0] (.names)                                            0.261    31.651
n7635.in[0] (.names)                                             1.014    32.665
n7635.out[0] (.names)                                            0.261    32.926
n7636.in[1] (.names)                                             1.014    33.940
n7636.out[0] (.names)                                            0.261    34.201
n7637.in[0] (.names)                                             1.014    35.215
n7637.out[0] (.names)                                            0.261    35.476
n7638.in[0] (.names)                                             1.014    36.490
n7638.out[0] (.names)                                            0.261    36.751
n7639.in[0] (.names)                                             1.014    37.765
n7639.out[0] (.names)                                            0.261    38.026
n7640.in[0] (.names)                                             1.014    39.039
n7640.out[0] (.names)                                            0.261    39.300
n7810.in[2] (.names)                                             1.014    40.314
n7810.out[0] (.names)                                            0.261    40.575
n7811.in[0] (.names)                                             1.014    41.589
n7811.out[0] (.names)                                            0.261    41.850
n7813.in[0] (.names)                                             1.014    42.864
n7813.out[0] (.names)                                            0.261    43.125
n4072.in[1] (.names)                                             1.014    44.139
n4072.out[0] (.names)                                            0.261    44.400
n4131.in[1] (.names)                                             1.014    45.413
n4131.out[0] (.names)                                            0.261    45.674
n7802.in[0] (.names)                                             1.014    46.688
n7802.out[0] (.names)                                            0.261    46.949
n7804.in[2] (.names)                                             1.014    47.963
n7804.out[0] (.names)                                            0.261    48.224
n7807.in[1] (.names)                                             1.014    49.238
n7807.out[0] (.names)                                            0.261    49.499
n7808.in[0] (.names)                                             1.014    50.513
n7808.out[0] (.names)                                            0.261    50.774
n7809.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7809.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n13489.Q[0] (.latch clocked by pclk)
Endpoint  : out:n127.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13489.clk[0] (.latch)                                           1.014     1.014
n13489.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15670.in[1] (.names)                                            1.014     2.070
n15670.out[0] (.names)                                           0.261     2.331
n15676.in[1] (.names)                                            1.014     3.344
n15676.out[0] (.names)                                           0.261     3.605
n15680.in[0] (.names)                                            1.014     4.619
n15680.out[0] (.names)                                           0.261     4.880
n15681.in[0] (.names)                                            1.014     5.894
n15681.out[0] (.names)                                           0.261     6.155
n15682.in[0] (.names)                                            1.014     7.169
n15682.out[0] (.names)                                           0.261     7.430
n15691.in[3] (.names)                                            1.014     8.444
n15691.out[0] (.names)                                           0.261     8.705
n15694.in[1] (.names)                                            1.014     9.719
n15694.out[0] (.names)                                           0.261     9.980
n15695.in[2] (.names)                                            1.014    10.993
n15695.out[0] (.names)                                           0.261    11.254
n15696.in[0] (.names)                                            1.014    12.268
n15696.out[0] (.names)                                           0.261    12.529
n15697.in[1] (.names)                                            1.014    13.543
n15697.out[0] (.names)                                           0.261    13.804
n15711.in[0] (.names)                                            1.014    14.818
n15711.out[0] (.names)                                           0.261    15.079
n15712.in[0] (.names)                                            1.014    16.093
n15712.out[0] (.names)                                           0.261    16.354
n15713.in[0] (.names)                                            1.014    17.367
n15713.out[0] (.names)                                           0.261    17.628
n15714.in[1] (.names)                                            1.014    18.642
n15714.out[0] (.names)                                           0.261    18.903
n15716.in[0] (.names)                                            1.014    19.917
n15716.out[0] (.names)                                           0.261    20.178
n15718.in[2] (.names)                                            1.014    21.192
n15718.out[0] (.names)                                           0.261    21.453
n15719.in[1] (.names)                                            1.014    22.467
n15719.out[0] (.names)                                           0.261    22.728
n15721.in[2] (.names)                                            1.014    23.742
n15721.out[0] (.names)                                           0.261    24.003
n15722.in[0] (.names)                                            1.014    25.016
n15722.out[0] (.names)                                           0.261    25.277
n15723.in[2] (.names)                                            1.014    26.291
n15723.out[0] (.names)                                           0.261    26.552
n15725.in[1] (.names)                                            1.014    27.566
n15725.out[0] (.names)                                           0.261    27.827
n15726.in[0] (.names)                                            1.014    28.841
n15726.out[0] (.names)                                           0.261    29.102
n15728.in[0] (.names)                                            1.014    30.116
n15728.out[0] (.names)                                           0.261    30.377
n15729.in[0] (.names)                                            1.014    31.390
n15729.out[0] (.names)                                           0.261    31.651
n15756.in[0] (.names)                                            1.014    32.665
n15756.out[0] (.names)                                           0.261    32.926
n15757.in[0] (.names)                                            1.014    33.940
n15757.out[0] (.names)                                           0.261    34.201
n15709.in[0] (.names)                                            1.014    35.215
n15709.out[0] (.names)                                           0.261    35.476
n15758.in[0] (.names)                                            1.014    36.490
n15758.out[0] (.names)                                           0.261    36.751
n15737.in[0] (.names)                                            1.014    37.765
n15737.out[0] (.names)                                           0.261    38.026
n15739.in[1] (.names)                                            1.014    39.039
n15739.out[0] (.names)                                           0.261    39.300
n15741.in[1] (.names)                                            1.014    40.314
n15741.out[0] (.names)                                           0.261    40.575
n15742.in[0] (.names)                                            1.014    41.589
n15742.out[0] (.names)                                           0.261    41.850
n15736.in[1] (.names)                                            1.014    42.864
n15736.out[0] (.names)                                           0.261    43.125
n15738.in[0] (.names)                                            1.014    44.139
n15738.out[0] (.names)                                           0.261    44.400
n15740.in[0] (.names)                                            1.014    45.413
n15740.out[0] (.names)                                           0.261    45.674
n15744.in[1] (.names)                                            1.014    46.688
n15744.out[0] (.names)                                           0.261    46.949
n103.in[1] (.names)                                              1.014    47.963
n103.out[0] (.names)                                             0.261    48.224
n127.in[0] (.names)                                              1.014    49.238
n127.out[0] (.names)                                             0.261    49.499
out:n127.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 27
Startpoint: n3234.Q[0] (.latch clocked by pclk)
Endpoint  : n3588.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
n3234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3235.in[0] (.names)                                             1.014     2.070
n3235.out[0] (.names)                                            0.261     2.331
n3236.in[1] (.names)                                             1.014     3.344
n3236.out[0] (.names)                                            0.261     3.605
n3237.in[1] (.names)                                             1.014     4.619
n3237.out[0] (.names)                                            0.261     4.880
n3238.in[1] (.names)                                             1.014     5.894
n3238.out[0] (.names)                                            0.261     6.155
n3240.in[0] (.names)                                             1.014     7.169
n3240.out[0] (.names)                                            0.261     7.430
n3241.in[0] (.names)                                             1.014     8.444
n3241.out[0] (.names)                                            0.261     8.705
n3242.in[0] (.names)                                             1.014     9.719
n3242.out[0] (.names)                                            0.261     9.980
n3243.in[0] (.names)                                             1.014    10.993
n3243.out[0] (.names)                                            0.261    11.254
n3617.in[0] (.names)                                             1.014    12.268
n3617.out[0] (.names)                                            0.261    12.529
n3618.in[1] (.names)                                             1.014    13.543
n3618.out[0] (.names)                                            0.261    13.804
n3621.in[1] (.names)                                             1.014    14.818
n3621.out[0] (.names)                                            0.261    15.079
n3579.in[1] (.names)                                             1.014    16.093
n3579.out[0] (.names)                                            0.261    16.354
n3580.in[1] (.names)                                             1.014    17.367
n3580.out[0] (.names)                                            0.261    17.628
n3581.in[1] (.names)                                             1.014    18.642
n3581.out[0] (.names)                                            0.261    18.903
n3583.in[2] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3587.in[0] (.names)                                             1.014    23.742
n3587.out[0] (.names)                                            0.261    24.003
n3589.in[2] (.names)                                             1.014    25.016
n3589.out[0] (.names)                                            0.261    25.277
n3591.in[0] (.names)                                             1.014    26.291
n3591.out[0] (.names)                                            0.261    26.552
n3592.in[1] (.names)                                             1.014    27.566
n3592.out[0] (.names)                                            0.261    27.827
n3594.in[2] (.names)                                             1.014    28.841
n3594.out[0] (.names)                                            0.261    29.102
n3595.in[1] (.names)                                             1.014    30.116
n3595.out[0] (.names)                                            0.261    30.377
n3577.in[1] (.names)                                             1.014    31.390
n3577.out[0] (.names)                                            0.261    31.651
n3597.in[0] (.names)                                             1.014    32.665
n3597.out[0] (.names)                                            0.261    32.926
n3598.in[1] (.names)                                             1.014    33.940
n3598.out[0] (.names)                                            0.261    34.201
n3599.in[0] (.names)                                             1.014    35.215
n3599.out[0] (.names)                                            0.261    35.476
n3602.in[0] (.names)                                             1.014    36.490
n3602.out[0] (.names)                                            0.261    36.751
n3603.in[1] (.names)                                             1.014    37.765
n3603.out[0] (.names)                                            0.261    38.026
n3576.in[0] (.names)                                             1.014    39.039
n3576.out[0] (.names)                                            0.261    39.300
n3607.in[0] (.names)                                             1.014    40.314
n3607.out[0] (.names)                                            0.261    40.575
n3608.in[0] (.names)                                             1.014    41.589
n3608.out[0] (.names)                                            0.261    41.850
n3609.in[0] (.names)                                             1.014    42.864
n3609.out[0] (.names)                                            0.261    43.125
n3610.in[0] (.names)                                             1.014    44.139
n3610.out[0] (.names)                                            0.261    44.400
n3611.in[0] (.names)                                             1.014    45.413
n3611.out[0] (.names)                                            0.261    45.674
n3613.in[2] (.names)                                             1.014    46.688
n3613.out[0] (.names)                                            0.261    46.949
n3174.in[0] (.names)                                             1.014    47.963
n3174.out[0] (.names)                                            0.261    48.224
n3168.in[0] (.names)                                             1.014    49.238
n3168.out[0] (.names)                                            0.261    49.499
n3588.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3588.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 28
Startpoint: n7992.Q[0] (.latch clocked by pclk)
Endpoint  : n7704.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7992.clk[0] (.latch)                                            1.014     1.014
n7992.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7993.in[0] (.names)                                             1.014     2.070
n7993.out[0] (.names)                                            0.261     2.331
n7997.in[0] (.names)                                             1.014     3.344
n7997.out[0] (.names)                                            0.261     3.605
n7991.in[0] (.names)                                             1.014     4.619
n7991.out[0] (.names)                                            0.261     4.880
n7998.in[0] (.names)                                             1.014     5.894
n7998.out[0] (.names)                                            0.261     6.155
n8040.in[3] (.names)                                             1.014     7.169
n8040.out[0] (.names)                                            0.261     7.430
n8041.in[3] (.names)                                             1.014     8.444
n8041.out[0] (.names)                                            0.261     8.705
n8043.in[1] (.names)                                             1.014     9.719
n8043.out[0] (.names)                                            0.261     9.980
n8044.in[0] (.names)                                             1.014    10.993
n8044.out[0] (.names)                                            0.261    11.254
n8045.in[0] (.names)                                             1.014    12.268
n8045.out[0] (.names)                                            0.261    12.529
n8046.in[1] (.names)                                             1.014    13.543
n8046.out[0] (.names)                                            0.261    13.804
n8028.in[0] (.names)                                             1.014    14.818
n8028.out[0] (.names)                                            0.261    15.079
n8030.in[0] (.names)                                             1.014    16.093
n8030.out[0] (.names)                                            0.261    16.354
n8033.in[2] (.names)                                             1.014    17.367
n8033.out[0] (.names)                                            0.261    17.628
n8035.in[1] (.names)                                             1.014    18.642
n8035.out[0] (.names)                                            0.261    18.903
n8037.in[0] (.names)                                             1.014    19.917
n8037.out[0] (.names)                                            0.261    20.178
n8014.in[0] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8031.in[0] (.names)                                             1.014    22.467
n8031.out[0] (.names)                                            0.261    22.728
n8047.in[0] (.names)                                             1.014    23.742
n8047.out[0] (.names)                                            0.261    24.003
n8049.in[0] (.names)                                             1.014    25.016
n8049.out[0] (.names)                                            0.261    25.277
n8052.in[2] (.names)                                             1.014    26.291
n8052.out[0] (.names)                                            0.261    26.552
n8053.in[0] (.names)                                             1.014    27.566
n8053.out[0] (.names)                                            0.261    27.827
n7613.in[0] (.names)                                             1.014    28.841
n7613.out[0] (.names)                                            0.261    29.102
n7608.in[1] (.names)                                             1.014    30.116
n7608.out[0] (.names)                                            0.261    30.377
n7609.in[0] (.names)                                             1.014    31.390
n7609.out[0] (.names)                                            0.261    31.651
n7635.in[0] (.names)                                             1.014    32.665
n7635.out[0] (.names)                                            0.261    32.926
n7636.in[1] (.names)                                             1.014    33.940
n7636.out[0] (.names)                                            0.261    34.201
n7637.in[0] (.names)                                             1.014    35.215
n7637.out[0] (.names)                                            0.261    35.476
n7638.in[0] (.names)                                             1.014    36.490
n7638.out[0] (.names)                                            0.261    36.751
n7639.in[0] (.names)                                             1.014    37.765
n7639.out[0] (.names)                                            0.261    38.026
n7640.in[0] (.names)                                             1.014    39.039
n7640.out[0] (.names)                                            0.261    39.300
n7810.in[2] (.names)                                             1.014    40.314
n7810.out[0] (.names)                                            0.261    40.575
n7811.in[0] (.names)                                             1.014    41.589
n7811.out[0] (.names)                                            0.261    41.850
n7813.in[0] (.names)                                             1.014    42.864
n7813.out[0] (.names)                                            0.261    43.125
n4072.in[1] (.names)                                             1.014    44.139
n4072.out[0] (.names)                                            0.261    44.400
n4131.in[1] (.names)                                             1.014    45.413
n4131.out[0] (.names)                                            0.261    45.674
n7700.in[2] (.names)                                             1.014    46.688
n7700.out[0] (.names)                                            0.261    46.949
n7701.in[0] (.names)                                             1.014    47.963
n7701.out[0] (.names)                                            0.261    48.224
n7703.in[1] (.names)                                             1.014    49.238
n7703.out[0] (.names)                                            0.261    49.499
n7704.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7704.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 29
Startpoint: n3234.Q[0] (.latch clocked by pclk)
Endpoint  : n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
n3234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3235.in[0] (.names)                                             1.014     2.070
n3235.out[0] (.names)                                            0.261     2.331
n3236.in[1] (.names)                                             1.014     3.344
n3236.out[0] (.names)                                            0.261     3.605
n3237.in[1] (.names)                                             1.014     4.619
n3237.out[0] (.names)                                            0.261     4.880
n3238.in[1] (.names)                                             1.014     5.894
n3238.out[0] (.names)                                            0.261     6.155
n3240.in[0] (.names)                                             1.014     7.169
n3240.out[0] (.names)                                            0.261     7.430
n3241.in[0] (.names)                                             1.014     8.444
n3241.out[0] (.names)                                            0.261     8.705
n3242.in[0] (.names)                                             1.014     9.719
n3242.out[0] (.names)                                            0.261     9.980
n3243.in[0] (.names)                                             1.014    10.993
n3243.out[0] (.names)                                            0.261    11.254
n3617.in[0] (.names)                                             1.014    12.268
n3617.out[0] (.names)                                            0.261    12.529
n3618.in[1] (.names)                                             1.014    13.543
n3618.out[0] (.names)                                            0.261    13.804
n3621.in[1] (.names)                                             1.014    14.818
n3621.out[0] (.names)                                            0.261    15.079
n3579.in[1] (.names)                                             1.014    16.093
n3579.out[0] (.names)                                            0.261    16.354
n3622.in[0] (.names)                                             1.014    17.367
n3622.out[0] (.names)                                            0.261    17.628
n3623.in[0] (.names)                                             1.014    18.642
n3623.out[0] (.names)                                            0.261    18.903
n3625.in[2] (.names)                                             1.014    19.917
n3625.out[0] (.names)                                            0.261    20.178
n3627.in[0] (.names)                                             1.014    21.192
n3627.out[0] (.names)                                            0.261    21.453
n3632.in[0] (.names)                                             1.014    22.467
n3632.out[0] (.names)                                            0.261    22.728
n3634.in[2] (.names)                                             1.014    23.742
n3634.out[0] (.names)                                            0.261    24.003
n3635.in[0] (.names)                                             1.014    25.016
n3635.out[0] (.names)                                            0.261    25.277
n3636.in[0] (.names)                                             1.014    26.291
n3636.out[0] (.names)                                            0.261    26.552
n3637.in[0] (.names)                                             1.014    27.566
n3637.out[0] (.names)                                            0.261    27.827
n3638.in[0] (.names)                                             1.014    28.841
n3638.out[0] (.names)                                            0.261    29.102
n3639.in[0] (.names)                                             1.014    30.116
n3639.out[0] (.names)                                            0.261    30.377
n3640.in[1] (.names)                                             1.014    31.390
n3640.out[0] (.names)                                            0.261    31.651
n3642.in[1] (.names)                                             1.014    32.665
n3642.out[0] (.names)                                            0.261    32.926
n3643.in[1] (.names)                                             1.014    33.940
n3643.out[0] (.names)                                            0.261    34.201
n3645.in[1] (.names)                                             1.014    35.215
n3645.out[0] (.names)                                            0.261    35.476
n3651.in[0] (.names)                                             1.014    36.490
n3651.out[0] (.names)                                            0.261    36.751
n3654.in[0] (.names)                                             1.014    37.765
n3654.out[0] (.names)                                            0.261    38.026
n3653.in[1] (.names)                                             1.014    39.039
n3653.out[0] (.names)                                            0.261    39.300
n3436.in[1] (.names)                                             1.014    40.314
n3436.out[0] (.names)                                            0.261    40.575
n3626.in[2] (.names)                                             1.014    41.589
n3626.out[0] (.names)                                            0.261    41.850
n3178.in[1] (.names)                                             1.014    42.864
n3178.out[0] (.names)                                            0.261    43.125
n3660.in[1] (.names)                                             1.014    44.139
n3660.out[0] (.names)                                            0.261    44.400
n3661.in[0] (.names)                                             1.014    45.413
n3661.out[0] (.names)                                            0.261    45.674
n3662.in[1] (.names)                                             1.014    46.688
n3662.out[0] (.names)                                            0.261    46.949
n3232.in[0] (.names)                                             1.014    47.963
n3232.out[0] (.names)                                            0.261    48.224
n3663.in[0] (.names)                                             1.014    49.238
n3663.out[0] (.names)                                            0.261    49.499
n3657.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3657.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 30
Startpoint: n3092.Q[0] (.latch clocked by pclk)
Endpoint  : n139.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3092.clk[0] (.latch)                                            1.014     1.014
n3092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2746.in[0] (.names)                                             1.014     2.070
n2746.out[0] (.names)                                            0.261     2.331
n3094.in[0] (.names)                                             1.014     3.344
n3094.out[0] (.names)                                            0.261     3.605
n3095.in[2] (.names)                                             1.014     4.619
n3095.out[0] (.names)                                            0.261     4.880
n3096.in[0] (.names)                                             1.014     5.894
n3096.out[0] (.names)                                            0.261     6.155
n3097.in[0] (.names)                                             1.014     7.169
n3097.out[0] (.names)                                            0.261     7.430
n3100.in[0] (.names)                                             1.014     8.444
n3100.out[0] (.names)                                            0.261     8.705
n3101.in[0] (.names)                                             1.014     9.719
n3101.out[0] (.names)                                            0.261     9.980
n2500.in[0] (.names)                                             1.014    10.993
n2500.out[0] (.names)                                            0.261    11.254
n2501.in[1] (.names)                                             1.014    12.268
n2501.out[0] (.names)                                            0.261    12.529
n2502.in[2] (.names)                                             1.014    13.543
n2502.out[0] (.names)                                            0.261    13.804
n2503.in[0] (.names)                                             1.014    14.818
n2503.out[0] (.names)                                            0.261    15.079
n2505.in[0] (.names)                                             1.014    16.093
n2505.out[0] (.names)                                            0.261    16.354
n2506.in[0] (.names)                                             1.014    17.367
n2506.out[0] (.names)                                            0.261    17.628
n2483.in[0] (.names)                                             1.014    18.642
n2483.out[0] (.names)                                            0.261    18.903
n2480.in[2] (.names)                                             1.014    19.917
n2480.out[0] (.names)                                            0.261    20.178
n2488.in[1] (.names)                                             1.014    21.192
n2488.out[0] (.names)                                            0.261    21.453
n2489.in[1] (.names)                                             1.014    22.467
n2489.out[0] (.names)                                            0.261    22.728
n2491.in[0] (.names)                                             1.014    23.742
n2491.out[0] (.names)                                            0.261    24.003
n2493.in[0] (.names)                                             1.014    25.016
n2493.out[0] (.names)                                            0.261    25.277
n2494.in[0] (.names)                                             1.014    26.291
n2494.out[0] (.names)                                            0.261    26.552
n2495.in[1] (.names)                                             1.014    27.566
n2495.out[0] (.names)                                            0.261    27.827
n2496.in[1] (.names)                                             1.014    28.841
n2496.out[0] (.names)                                            0.261    29.102
n3056.in[3] (.names)                                             1.014    30.116
n3056.out[0] (.names)                                            0.261    30.377
n3067.in[2] (.names)                                             1.014    31.390
n3067.out[0] (.names)                                            0.261    31.651
n3068.in[0] (.names)                                             1.014    32.665
n3068.out[0] (.names)                                            0.261    32.926
n3069.in[2] (.names)                                             1.014    33.940
n3069.out[0] (.names)                                            0.261    34.201
n3074.in[1] (.names)                                             1.014    35.215
n3074.out[0] (.names)                                            0.261    35.476
n3075.in[1] (.names)                                             1.014    36.490
n3075.out[0] (.names)                                            0.261    36.751
n3076.in[0] (.names)                                             1.014    37.765
n3076.out[0] (.names)                                            0.261    38.026
n3070.in[0] (.names)                                             1.014    39.039
n3070.out[0] (.names)                                            0.261    39.300
n3077.in[0] (.names)                                             1.014    40.314
n3077.out[0] (.names)                                            0.261    40.575
n3080.in[0] (.names)                                             1.014    41.589
n3080.out[0] (.names)                                            0.261    41.850
n3081.in[0] (.names)                                             1.014    42.864
n3081.out[0] (.names)                                            0.261    43.125
n3082.in[0] (.names)                                             1.014    44.139
n3082.out[0] (.names)                                            0.261    44.400
n3083.in[0] (.names)                                             1.014    45.413
n3083.out[0] (.names)                                            0.261    45.674
n3085.in[0] (.names)                                             1.014    46.688
n3085.out[0] (.names)                                            0.261    46.949
n3086.in[0] (.names)                                             1.014    47.963
n3086.out[0] (.names)                                            0.261    48.224
n2338.in[1] (.names)                                             1.014    49.238
n2338.out[0] (.names)                                            0.261    49.499
n139.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n139.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 31
Startpoint: n4110.Q[0] (.latch clocked by pclk)
Endpoint  : n4196.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4110.clk[0] (.latch)                                            1.014     1.014
n4110.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4545.in[1] (.names)                                             1.014     2.070
n4545.out[0] (.names)                                            0.261     2.331
n4548.in[1] (.names)                                             1.014     3.344
n4548.out[0] (.names)                                            0.261     3.605
n4549.in[2] (.names)                                             1.014     4.619
n4549.out[0] (.names)                                            0.261     4.880
n4554.in[0] (.names)                                             1.014     5.894
n4554.out[0] (.names)                                            0.261     6.155
n4555.in[0] (.names)                                             1.014     7.169
n4555.out[0] (.names)                                            0.261     7.430
n4478.in[0] (.names)                                             1.014     8.444
n4478.out[0] (.names)                                            0.261     8.705
n4475.in[0] (.names)                                             1.014     9.719
n4475.out[0] (.names)                                            0.261     9.980
n4476.in[0] (.names)                                             1.014    10.993
n4476.out[0] (.names)                                            0.261    11.254
n4479.in[0] (.names)                                             1.014    12.268
n4479.out[0] (.names)                                            0.261    12.529
n4480.in[1] (.names)                                             1.014    13.543
n4480.out[0] (.names)                                            0.261    13.804
n4481.in[1] (.names)                                             1.014    14.818
n4481.out[0] (.names)                                            0.261    15.079
n4473.in[0] (.names)                                             1.014    16.093
n4473.out[0] (.names)                                            0.261    16.354
n4474.in[0] (.names)                                             1.014    17.367
n4474.out[0] (.names)                                            0.261    17.628
n4482.in[0] (.names)                                             1.014    18.642
n4482.out[0] (.names)                                            0.261    18.903
n4483.in[0] (.names)                                             1.014    19.917
n4483.out[0] (.names)                                            0.261    20.178
n4484.in[0] (.names)                                             1.014    21.192
n4484.out[0] (.names)                                            0.261    21.453
n4463.in[0] (.names)                                             1.014    22.467
n4463.out[0] (.names)                                            0.261    22.728
n4486.in[0] (.names)                                             1.014    23.742
n4486.out[0] (.names)                                            0.261    24.003
n4466.in[1] (.names)                                             1.014    25.016
n4466.out[0] (.names)                                            0.261    25.277
n4514.in[1] (.names)                                             1.014    26.291
n4514.out[0] (.names)                                            0.261    26.552
n4515.in[1] (.names)                                             1.014    27.566
n4515.out[0] (.names)                                            0.261    27.827
n4516.in[1] (.names)                                             1.014    28.841
n4516.out[0] (.names)                                            0.261    29.102
n4520.in[1] (.names)                                             1.014    30.116
n4520.out[0] (.names)                                            0.261    30.377
n4521.in[3] (.names)                                             1.014    31.390
n4521.out[0] (.names)                                            0.261    31.651
n4523.in[3] (.names)                                             1.014    32.665
n4523.out[0] (.names)                                            0.261    32.926
n4524.in[0] (.names)                                             1.014    33.940
n4524.out[0] (.names)                                            0.261    34.201
n4525.in[0] (.names)                                             1.014    35.215
n4525.out[0] (.names)                                            0.261    35.476
n4526.in[0] (.names)                                             1.014    36.490
n4526.out[0] (.names)                                            0.261    36.751
n4528.in[1] (.names)                                             1.014    37.765
n4528.out[0] (.names)                                            0.261    38.026
n4529.in[1] (.names)                                             1.014    39.039
n4529.out[0] (.names)                                            0.261    39.300
n4530.in[0] (.names)                                             1.014    40.314
n4530.out[0] (.names)                                            0.261    40.575
n199.in[0] (.names)                                              1.014    41.589
n199.out[0] (.names)                                             0.261    41.850
n4535.in[3] (.names)                                             1.014    42.864
n4535.out[0] (.names)                                            0.261    43.125
n4541.in[1] (.names)                                             1.014    44.139
n4541.out[0] (.names)                                            0.261    44.400
n4048.in[3] (.names)                                             1.014    45.413
n4048.out[0] (.names)                                            0.261    45.674
n4543.in[1] (.names)                                             1.014    46.688
n4543.out[0] (.names)                                            0.261    46.949
n2373.in[0] (.names)                                             1.014    47.963
n2373.out[0] (.names)                                            0.261    48.224
n4195.in[0] (.names)                                             1.014    49.238
n4195.out[0] (.names)                                            0.261    49.499
n4196.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4196.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 32
Startpoint: n4634.Q[0] (.latch clocked by pclk)
Endpoint  : n4327.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4634.clk[0] (.latch)                                            1.014     1.014
n4634.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4635.in[0] (.names)                                             1.014     2.070
n4635.out[0] (.names)                                            0.261     2.331
n4627.in[0] (.names)                                             1.014     3.344
n4627.out[0] (.names)                                            0.261     3.605
n4629.in[0] (.names)                                             1.014     4.619
n4629.out[0] (.names)                                            0.261     4.880
n4631.in[0] (.names)                                             1.014     5.894
n4631.out[0] (.names)                                            0.261     6.155
n4632.in[0] (.names)                                             1.014     7.169
n4632.out[0] (.names)                                            0.261     7.430
n4633.in[0] (.names)                                             1.014     8.444
n4633.out[0] (.names)                                            0.261     8.705
n4639.in[0] (.names)                                             1.014     9.719
n4639.out[0] (.names)                                            0.261     9.980
n4640.in[0] (.names)                                             1.014    10.993
n4640.out[0] (.names)                                            0.261    11.254
n4644.in[1] (.names)                                             1.014    12.268
n4644.out[0] (.names)                                            0.261    12.529
n4645.in[0] (.names)                                             1.014    13.543
n4645.out[0] (.names)                                            0.261    13.804
n4646.in[0] (.names)                                             1.014    14.818
n4646.out[0] (.names)                                            0.261    15.079
n4647.in[0] (.names)                                             1.014    16.093
n4647.out[0] (.names)                                            0.261    16.354
n4567.in[0] (.names)                                             1.014    17.367
n4567.out[0] (.names)                                            0.261    17.628
n4648.in[0] (.names)                                             1.014    18.642
n4648.out[0] (.names)                                            0.261    18.903
n4565.in[2] (.names)                                             1.014    19.917
n4565.out[0] (.names)                                            0.261    20.178
n4654.in[1] (.names)                                             1.014    21.192
n4654.out[0] (.names)                                            0.261    21.453
n4655.in[0] (.names)                                             1.014    22.467
n4655.out[0] (.names)                                            0.261    22.728
n4656.in[2] (.names)                                             1.014    23.742
n4656.out[0] (.names)                                            0.261    24.003
n4657.in[2] (.names)                                             1.014    25.016
n4657.out[0] (.names)                                            0.261    25.277
n4658.in[2] (.names)                                             1.014    26.291
n4658.out[0] (.names)                                            0.261    26.552
n4331.in[0] (.names)                                             1.014    27.566
n4331.out[0] (.names)                                            0.261    27.827
n4332.in[1] (.names)                                             1.014    28.841
n4332.out[0] (.names)                                            0.261    29.102
n4339.in[0] (.names)                                             1.014    30.116
n4339.out[0] (.names)                                            0.261    30.377
n4310.in[0] (.names)                                             1.014    31.390
n4310.out[0] (.names)                                            0.261    31.651
n4311.in[3] (.names)                                             1.014    32.665
n4311.out[0] (.names)                                            0.261    32.926
n4313.in[2] (.names)                                             1.014    33.940
n4313.out[0] (.names)                                            0.261    34.201
n4314.in[2] (.names)                                             1.014    35.215
n4314.out[0] (.names)                                            0.261    35.476
n4315.in[0] (.names)                                             1.014    36.490
n4315.out[0] (.names)                                            0.261    36.751
n4316.in[1] (.names)                                             1.014    37.765
n4316.out[0] (.names)                                            0.261    38.026
n4318.in[0] (.names)                                             1.014    39.039
n4318.out[0] (.names)                                            0.261    39.300
n4319.in[0] (.names)                                             1.014    40.314
n4319.out[0] (.names)                                            0.261    40.575
n4320.in[0] (.names)                                             1.014    41.589
n4320.out[0] (.names)                                            0.261    41.850
n4321.in[0] (.names)                                             1.014    42.864
n4321.out[0] (.names)                                            0.261    43.125
n4322.in[0] (.names)                                             1.014    44.139
n4322.out[0] (.names)                                            0.261    44.400
n4323.in[0] (.names)                                             1.014    45.413
n4323.out[0] (.names)                                            0.261    45.674
n4330.in[1] (.names)                                             1.014    46.688
n4330.out[0] (.names)                                            0.261    46.949
n4325.in[0] (.names)                                             1.014    47.963
n4325.out[0] (.names)                                            0.261    48.224
n4326.in[0] (.names)                                             1.014    49.238
n4326.out[0] (.names)                                            0.261    49.499
n4327.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4327.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 33
Startpoint: n4634.Q[0] (.latch clocked by pclk)
Endpoint  : n4059.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4634.clk[0] (.latch)                                            1.014     1.014
n4634.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4635.in[0] (.names)                                             1.014     2.070
n4635.out[0] (.names)                                            0.261     2.331
n4627.in[0] (.names)                                             1.014     3.344
n4627.out[0] (.names)                                            0.261     3.605
n4629.in[0] (.names)                                             1.014     4.619
n4629.out[0] (.names)                                            0.261     4.880
n4631.in[0] (.names)                                             1.014     5.894
n4631.out[0] (.names)                                            0.261     6.155
n4632.in[0] (.names)                                             1.014     7.169
n4632.out[0] (.names)                                            0.261     7.430
n4633.in[0] (.names)                                             1.014     8.444
n4633.out[0] (.names)                                            0.261     8.705
n4639.in[0] (.names)                                             1.014     9.719
n4639.out[0] (.names)                                            0.261     9.980
n4640.in[0] (.names)                                             1.014    10.993
n4640.out[0] (.names)                                            0.261    11.254
n4644.in[1] (.names)                                             1.014    12.268
n4644.out[0] (.names)                                            0.261    12.529
n4645.in[0] (.names)                                             1.014    13.543
n4645.out[0] (.names)                                            0.261    13.804
n4646.in[0] (.names)                                             1.014    14.818
n4646.out[0] (.names)                                            0.261    15.079
n4647.in[0] (.names)                                             1.014    16.093
n4647.out[0] (.names)                                            0.261    16.354
n4567.in[0] (.names)                                             1.014    17.367
n4567.out[0] (.names)                                            0.261    17.628
n4648.in[0] (.names)                                             1.014    18.642
n4648.out[0] (.names)                                            0.261    18.903
n4565.in[2] (.names)                                             1.014    19.917
n4565.out[0] (.names)                                            0.261    20.178
n4654.in[1] (.names)                                             1.014    21.192
n4654.out[0] (.names)                                            0.261    21.453
n4655.in[0] (.names)                                             1.014    22.467
n4655.out[0] (.names)                                            0.261    22.728
n4656.in[2] (.names)                                             1.014    23.742
n4656.out[0] (.names)                                            0.261    24.003
n4657.in[2] (.names)                                             1.014    25.016
n4657.out[0] (.names)                                            0.261    25.277
n4658.in[2] (.names)                                             1.014    26.291
n4658.out[0] (.names)                                            0.261    26.552
n4331.in[0] (.names)                                             1.014    27.566
n4331.out[0] (.names)                                            0.261    27.827
n4332.in[1] (.names)                                             1.014    28.841
n4332.out[0] (.names)                                            0.261    29.102
n4339.in[0] (.names)                                             1.014    30.116
n4339.out[0] (.names)                                            0.261    30.377
n4310.in[0] (.names)                                             1.014    31.390
n4310.out[0] (.names)                                            0.261    31.651
n4311.in[3] (.names)                                             1.014    32.665
n4311.out[0] (.names)                                            0.261    32.926
n4313.in[2] (.names)                                             1.014    33.940
n4313.out[0] (.names)                                            0.261    34.201
n4314.in[2] (.names)                                             1.014    35.215
n4314.out[0] (.names)                                            0.261    35.476
n4315.in[0] (.names)                                             1.014    36.490
n4315.out[0] (.names)                                            0.261    36.751
n4316.in[1] (.names)                                             1.014    37.765
n4316.out[0] (.names)                                            0.261    38.026
n4318.in[0] (.names)                                             1.014    39.039
n4318.out[0] (.names)                                            0.261    39.300
n4319.in[0] (.names)                                             1.014    40.314
n4319.out[0] (.names)                                            0.261    40.575
n4320.in[0] (.names)                                             1.014    41.589
n4320.out[0] (.names)                                            0.261    41.850
n4321.in[0] (.names)                                             1.014    42.864
n4321.out[0] (.names)                                            0.261    43.125
n4322.in[0] (.names)                                             1.014    44.139
n4322.out[0] (.names)                                            0.261    44.400
n4323.in[0] (.names)                                             1.014    45.413
n4323.out[0] (.names)                                            0.261    45.674
n4330.in[1] (.names)                                             1.014    46.688
n4330.out[0] (.names)                                            0.261    46.949
n4221.in[0] (.names)                                             1.014    47.963
n4221.out[0] (.names)                                            0.261    48.224
n4058.in[0] (.names)                                             1.014    49.238
n4058.out[0] (.names)                                            0.261    49.499
n4059.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4059.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 34
Startpoint: n5210.Q[0] (.latch clocked by pclk)
Endpoint  : n5176.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5210.clk[0] (.latch)                                            1.014     1.014
n5210.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5240.in[0] (.names)                                             1.014     2.070
n5240.out[0] (.names)                                            0.261     2.331
n5284.in[1] (.names)                                             1.014     3.344
n5284.out[0] (.names)                                            0.261     3.605
n5285.in[1] (.names)                                             1.014     4.619
n5285.out[0] (.names)                                            0.261     4.880
n5245.in[0] (.names)                                             1.014     5.894
n5245.out[0] (.names)                                            0.261     6.155
n5760.in[2] (.names)                                             1.014     7.169
n5760.out[0] (.names)                                            0.261     7.430
n5767.in[2] (.names)                                             1.014     8.444
n5767.out[0] (.names)                                            0.261     8.705
n5762.in[0] (.names)                                             1.014     9.719
n5762.out[0] (.names)                                            0.261     9.980
n5763.in[1] (.names)                                             1.014    10.993
n5763.out[0] (.names)                                            0.261    11.254
n5764.in[2] (.names)                                             1.014    12.268
n5764.out[0] (.names)                                            0.261    12.529
n5765.in[1] (.names)                                             1.014    13.543
n5765.out[0] (.names)                                            0.261    13.804
n5766.in[1] (.names)                                             1.014    14.818
n5766.out[0] (.names)                                            0.261    15.079
n5673.in[0] (.names)                                             1.014    16.093
n5673.out[0] (.names)                                            0.261    16.354
n5674.in[1] (.names)                                             1.014    17.367
n5674.out[0] (.names)                                            0.261    17.628
n5675.in[0] (.names)                                             1.014    18.642
n5675.out[0] (.names)                                            0.261    18.903
n5677.in[0] (.names)                                             1.014    19.917
n5677.out[0] (.names)                                            0.261    20.178
n5678.in[2] (.names)                                             1.014    21.192
n5678.out[0] (.names)                                            0.261    21.453
n5679.in[0] (.names)                                             1.014    22.467
n5679.out[0] (.names)                                            0.261    22.728
n5680.in[1] (.names)                                             1.014    23.742
n5680.out[0] (.names)                                            0.261    24.003
n5712.in[1] (.names)                                             1.014    25.016
n5712.out[0] (.names)                                            0.261    25.277
n5713.in[0] (.names)                                             1.014    26.291
n5713.out[0] (.names)                                            0.261    26.552
n5685.in[1] (.names)                                             1.014    27.566
n5685.out[0] (.names)                                            0.261    27.827
n5705.in[1] (.names)                                             1.014    28.841
n5705.out[0] (.names)                                            0.261    29.102
n5715.in[2] (.names)                                             1.014    30.116
n5715.out[0] (.names)                                            0.261    30.377
n5704.in[1] (.names)                                             1.014    31.390
n5704.out[0] (.names)                                            0.261    31.651
n5682.in[1] (.names)                                             1.014    32.665
n5682.out[0] (.names)                                            0.261    32.926
n5683.in[1] (.names)                                             1.014    33.940
n5683.out[0] (.names)                                            0.261    34.201
n5693.in[0] (.names)                                             1.014    35.215
n5693.out[0] (.names)                                            0.261    35.476
n5694.in[1] (.names)                                             1.014    36.490
n5694.out[0] (.names)                                            0.261    36.751
n5695.in[0] (.names)                                             1.014    37.765
n5695.out[0] (.names)                                            0.261    38.026
n5696.in[0] (.names)                                             1.014    39.039
n5696.out[0] (.names)                                            0.261    39.300
n5697.in[0] (.names)                                             1.014    40.314
n5697.out[0] (.names)                                            0.261    40.575
n5698.in[0] (.names)                                             1.014    41.589
n5698.out[0] (.names)                                            0.261    41.850
n5699.in[0] (.names)                                             1.014    42.864
n5699.out[0] (.names)                                            0.261    43.125
n5410.in[0] (.names)                                             1.014    44.139
n5410.out[0] (.names)                                            0.261    44.400
n5700.in[0] (.names)                                             1.014    45.413
n5700.out[0] (.names)                                            0.261    45.674
n5701.in[0] (.names)                                             1.014    46.688
n5701.out[0] (.names)                                            0.261    46.949
n5702.in[0] (.names)                                             1.014    47.963
n5702.out[0] (.names)                                            0.261    48.224
n5175.in[0] (.names)                                             1.014    49.238
n5175.out[0] (.names)                                            0.261    49.499
n5176.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5176.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 35
Startpoint: n5152.Q[0] (.latch clocked by pclk)
Endpoint  : n5406.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5152.clk[0] (.latch)                                            1.014     1.014
n5152.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5811.in[0] (.names)                                             1.014     2.070
n5811.out[0] (.names)                                            0.261     2.331
n5816.in[0] (.names)                                             1.014     3.344
n5816.out[0] (.names)                                            0.261     3.605
n5817.in[0] (.names)                                             1.014     4.619
n5817.out[0] (.names)                                            0.261     4.880
n5789.in[0] (.names)                                             1.014     5.894
n5789.out[0] (.names)                                            0.261     6.155
n5791.in[0] (.names)                                             1.014     7.169
n5791.out[0] (.names)                                            0.261     7.430
n5882.in[0] (.names)                                             1.014     8.444
n5882.out[0] (.names)                                            0.261     8.705
n5883.in[0] (.names)                                             1.014     9.719
n5883.out[0] (.names)                                            0.261     9.980
n5884.in[0] (.names)                                             1.014    10.993
n5884.out[0] (.names)                                            0.261    11.254
n5885.in[0] (.names)                                             1.014    12.268
n5885.out[0] (.names)                                            0.261    12.529
n5923.in[2] (.names)                                             1.014    13.543
n5923.out[0] (.names)                                            0.261    13.804
n5926.in[0] (.names)                                             1.014    14.818
n5926.out[0] (.names)                                            0.261    15.079
n5927.in[1] (.names)                                             1.014    16.093
n5927.out[0] (.names)                                            0.261    16.354
n5928.in[0] (.names)                                             1.014    17.367
n5928.out[0] (.names)                                            0.261    17.628
n5930.in[1] (.names)                                             1.014    18.642
n5930.out[0] (.names)                                            0.261    18.903
n5934.in[0] (.names)                                             1.014    19.917
n5934.out[0] (.names)                                            0.261    20.178
n5935.in[1] (.names)                                             1.014    21.192
n5935.out[0] (.names)                                            0.261    21.453
n5936.in[0] (.names)                                             1.014    22.467
n5936.out[0] (.names)                                            0.261    22.728
n5937.in[0] (.names)                                             1.014    23.742
n5937.out[0] (.names)                                            0.261    24.003
n5938.in[0] (.names)                                             1.014    25.016
n5938.out[0] (.names)                                            0.261    25.277
n5939.in[0] (.names)                                             1.014    26.291
n5939.out[0] (.names)                                            0.261    26.552
n5943.in[0] (.names)                                             1.014    27.566
n5943.out[0] (.names)                                            0.261    27.827
n5944.in[1] (.names)                                             1.014    28.841
n5944.out[0] (.names)                                            0.261    29.102
n5945.in[0] (.names)                                             1.014    30.116
n5945.out[0] (.names)                                            0.261    30.377
n5946.in[0] (.names)                                             1.014    31.390
n5946.out[0] (.names)                                            0.261    31.651
n5948.in[0] (.names)                                             1.014    32.665
n5948.out[0] (.names)                                            0.261    32.926
n5949.in[0] (.names)                                             1.014    33.940
n5949.out[0] (.names)                                            0.261    34.201
n5951.in[0] (.names)                                             1.014    35.215
n5951.out[0] (.names)                                            0.261    35.476
n5953.in[1] (.names)                                             1.014    36.490
n5953.out[0] (.names)                                            0.261    36.751
n5954.in[0] (.names)                                             1.014    37.765
n5954.out[0] (.names)                                            0.261    38.026
n5391.in[0] (.names)                                             1.014    39.039
n5391.out[0] (.names)                                            0.261    39.300
n5955.in[0] (.names)                                             1.014    40.314
n5955.out[0] (.names)                                            0.261    40.575
n5956.in[3] (.names)                                             1.014    41.589
n5956.out[0] (.names)                                            0.261    41.850
n5960.in[1] (.names)                                             1.014    42.864
n5960.out[0] (.names)                                            0.261    43.125
n5961.in[0] (.names)                                             1.014    44.139
n5961.out[0] (.names)                                            0.261    44.400
n5962.in[0] (.names)                                             1.014    45.413
n5962.out[0] (.names)                                            0.261    45.674
n5964.in[0] (.names)                                             1.014    46.688
n5964.out[0] (.names)                                            0.261    46.949
n5153.in[0] (.names)                                             1.014    47.963
n5153.out[0] (.names)                                            0.261    48.224
n5405.in[0] (.names)                                             1.014    49.238
n5405.out[0] (.names)                                            0.261    49.499
n5406.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5406.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 36
Startpoint: n5214.Q[0] (.latch clocked by pclk)
Endpoint  : n5971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5214.clk[0] (.latch)                                            1.014     1.014
n5214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5793.in[0] (.names)                                             1.014     2.070
n5793.out[0] (.names)                                            0.261     2.331
n5790.in[1] (.names)                                             1.014     3.344
n5790.out[0] (.names)                                            0.261     3.605
n5864.in[0] (.names)                                             1.014     4.619
n5864.out[0] (.names)                                            0.261     4.880
n5865.in[1] (.names)                                             1.014     5.894
n5865.out[0] (.names)                                            0.261     6.155
n5866.in[2] (.names)                                             1.014     7.169
n5866.out[0] (.names)                                            0.261     7.430
n5867.in[3] (.names)                                             1.014     8.444
n5867.out[0] (.names)                                            0.261     8.705
n5868.in[0] (.names)                                             1.014     9.719
n5868.out[0] (.names)                                            0.261     9.980
n5869.in[0] (.names)                                             1.014    10.993
n5869.out[0] (.names)                                            0.261    11.254
n5870.in[0] (.names)                                             1.014    12.268
n5870.out[0] (.names)                                            0.261    12.529
n5871.in[0] (.names)                                             1.014    13.543
n5871.out[0] (.names)                                            0.261    13.804
n5872.in[1] (.names)                                             1.014    14.818
n5872.out[0] (.names)                                            0.261    15.079
n5873.in[1] (.names)                                             1.014    16.093
n5873.out[0] (.names)                                            0.261    16.354
n5874.in[0] (.names)                                             1.014    17.367
n5874.out[0] (.names)                                            0.261    17.628
n5896.in[3] (.names)                                             1.014    18.642
n5896.out[0] (.names)                                            0.261    18.903
n5897.in[1] (.names)                                             1.014    19.917
n5897.out[0] (.names)                                            0.261    20.178
n5899.in[1] (.names)                                             1.014    21.192
n5899.out[0] (.names)                                            0.261    21.453
n5900.in[0] (.names)                                             1.014    22.467
n5900.out[0] (.names)                                            0.261    22.728
n5901.in[0] (.names)                                             1.014    23.742
n5901.out[0] (.names)                                            0.261    24.003
n5904.in[0] (.names)                                             1.014    25.016
n5904.out[0] (.names)                                            0.261    25.277
n5905.in[0] (.names)                                             1.014    26.291
n5905.out[0] (.names)                                            0.261    26.552
n5906.in[0] (.names)                                             1.014    27.566
n5906.out[0] (.names)                                            0.261    27.827
n5907.in[1] (.names)                                             1.014    28.841
n5907.out[0] (.names)                                            0.261    29.102
n5908.in[0] (.names)                                             1.014    30.116
n5908.out[0] (.names)                                            0.261    30.377
n5911.in[0] (.names)                                             1.014    31.390
n5911.out[0] (.names)                                            0.261    31.651
n5913.in[2] (.names)                                             1.014    32.665
n5913.out[0] (.names)                                            0.261    32.926
n5915.in[0] (.names)                                             1.014    33.940
n5915.out[0] (.names)                                            0.261    34.201
n5361.in[0] (.names)                                             1.014    35.215
n5361.out[0] (.names)                                            0.261    35.476
n5903.in[0] (.names)                                             1.014    36.490
n5903.out[0] (.names)                                            0.261    36.751
n5781.in[1] (.names)                                             1.014    37.765
n5781.out[0] (.names)                                            0.261    38.026
n5916.in[1] (.names)                                             1.014    39.039
n5916.out[0] (.names)                                            0.261    39.300
n5917.in[1] (.names)                                             1.014    40.314
n5917.out[0] (.names)                                            0.261    40.575
n5918.in[1] (.names)                                             1.014    41.589
n5918.out[0] (.names)                                            0.261    41.850
n5217.in[1] (.names)                                             1.014    42.864
n5217.out[0] (.names)                                            0.261    43.125
n5919.in[1] (.names)                                             1.014    44.139
n5919.out[0] (.names)                                            0.261    44.400
n5977.in[1] (.names)                                             1.014    45.413
n5977.out[0] (.names)                                            0.261    45.674
n5978.in[1] (.names)                                             1.014    46.688
n5978.out[0] (.names)                                            0.261    46.949
n5974.in[0] (.names)                                             1.014    47.963
n5974.out[0] (.names)                                            0.261    48.224
n5975.in[0] (.names)                                             1.014    49.238
n5975.out[0] (.names)                                            0.261    49.499
n5971.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5971.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 37
Startpoint: n5214.Q[0] (.latch clocked by pclk)
Endpoint  : n5979.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5214.clk[0] (.latch)                                            1.014     1.014
n5214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5793.in[0] (.names)                                             1.014     2.070
n5793.out[0] (.names)                                            0.261     2.331
n5790.in[1] (.names)                                             1.014     3.344
n5790.out[0] (.names)                                            0.261     3.605
n5864.in[0] (.names)                                             1.014     4.619
n5864.out[0] (.names)                                            0.261     4.880
n5865.in[1] (.names)                                             1.014     5.894
n5865.out[0] (.names)                                            0.261     6.155
n5866.in[2] (.names)                                             1.014     7.169
n5866.out[0] (.names)                                            0.261     7.430
n5867.in[3] (.names)                                             1.014     8.444
n5867.out[0] (.names)                                            0.261     8.705
n5868.in[0] (.names)                                             1.014     9.719
n5868.out[0] (.names)                                            0.261     9.980
n5869.in[0] (.names)                                             1.014    10.993
n5869.out[0] (.names)                                            0.261    11.254
n5870.in[0] (.names)                                             1.014    12.268
n5870.out[0] (.names)                                            0.261    12.529
n5871.in[0] (.names)                                             1.014    13.543
n5871.out[0] (.names)                                            0.261    13.804
n5872.in[1] (.names)                                             1.014    14.818
n5872.out[0] (.names)                                            0.261    15.079
n5873.in[1] (.names)                                             1.014    16.093
n5873.out[0] (.names)                                            0.261    16.354
n5874.in[0] (.names)                                             1.014    17.367
n5874.out[0] (.names)                                            0.261    17.628
n5896.in[3] (.names)                                             1.014    18.642
n5896.out[0] (.names)                                            0.261    18.903
n5897.in[1] (.names)                                             1.014    19.917
n5897.out[0] (.names)                                            0.261    20.178
n5899.in[1] (.names)                                             1.014    21.192
n5899.out[0] (.names)                                            0.261    21.453
n5900.in[0] (.names)                                             1.014    22.467
n5900.out[0] (.names)                                            0.261    22.728
n5901.in[0] (.names)                                             1.014    23.742
n5901.out[0] (.names)                                            0.261    24.003
n5904.in[0] (.names)                                             1.014    25.016
n5904.out[0] (.names)                                            0.261    25.277
n5905.in[0] (.names)                                             1.014    26.291
n5905.out[0] (.names)                                            0.261    26.552
n5906.in[0] (.names)                                             1.014    27.566
n5906.out[0] (.names)                                            0.261    27.827
n5907.in[1] (.names)                                             1.014    28.841
n5907.out[0] (.names)                                            0.261    29.102
n5908.in[0] (.names)                                             1.014    30.116
n5908.out[0] (.names)                                            0.261    30.377
n5911.in[0] (.names)                                             1.014    31.390
n5911.out[0] (.names)                                            0.261    31.651
n5913.in[2] (.names)                                             1.014    32.665
n5913.out[0] (.names)                                            0.261    32.926
n5915.in[0] (.names)                                             1.014    33.940
n5915.out[0] (.names)                                            0.261    34.201
n5361.in[0] (.names)                                             1.014    35.215
n5361.out[0] (.names)                                            0.261    35.476
n5903.in[0] (.names)                                             1.014    36.490
n5903.out[0] (.names)                                            0.261    36.751
n5781.in[1] (.names)                                             1.014    37.765
n5781.out[0] (.names)                                            0.261    38.026
n5916.in[1] (.names)                                             1.014    39.039
n5916.out[0] (.names)                                            0.261    39.300
n5917.in[1] (.names)                                             1.014    40.314
n5917.out[0] (.names)                                            0.261    40.575
n5918.in[1] (.names)                                             1.014    41.589
n5918.out[0] (.names)                                            0.261    41.850
n5217.in[1] (.names)                                             1.014    42.864
n5217.out[0] (.names)                                            0.261    43.125
n5919.in[1] (.names)                                             1.014    44.139
n5919.out[0] (.names)                                            0.261    44.400
n5977.in[1] (.names)                                             1.014    45.413
n5977.out[0] (.names)                                            0.261    45.674
n5978.in[1] (.names)                                             1.014    46.688
n5978.out[0] (.names)                                            0.261    46.949
n5974.in[0] (.names)                                             1.014    47.963
n5974.out[0] (.names)                                            0.261    48.224
n5975.in[0] (.names)                                             1.014    49.238
n5975.out[0] (.names)                                            0.261    49.499
n5979.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5979.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 38
Startpoint: n5108.Q[0] (.latch clocked by pclk)
Endpoint  : n5110.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5108.clk[0] (.latch)                                            1.014     1.014
n5108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7522.in[0] (.names)                                             1.014     2.070
n7522.out[0] (.names)                                            0.261     2.331
n7529.in[1] (.names)                                             1.014     3.344
n7529.out[0] (.names)                                            0.261     3.605
n7527.in[0] (.names)                                             1.014     4.619
n7527.out[0] (.names)                                            0.261     4.880
n7528.in[0] (.names)                                             1.014     5.894
n7528.out[0] (.names)                                            0.261     6.155
n7536.in[0] (.names)                                             1.014     7.169
n7536.out[0] (.names)                                            0.261     7.430
n7537.in[1] (.names)                                             1.014     8.444
n7537.out[0] (.names)                                            0.261     8.705
n7533.in[0] (.names)                                             1.014     9.719
n7533.out[0] (.names)                                            0.261     9.980
n7290.in[0] (.names)                                             1.014    10.993
n7290.out[0] (.names)                                            0.261    11.254
n7384.in[1] (.names)                                             1.014    12.268
n7384.out[0] (.names)                                            0.261    12.529
n7385.in[1] (.names)                                             1.014    13.543
n7385.out[0] (.names)                                            0.261    13.804
n7386.in[0] (.names)                                             1.014    14.818
n7386.out[0] (.names)                                            0.261    15.079
n7389.in[2] (.names)                                             1.014    16.093
n7389.out[0] (.names)                                            0.261    16.354
n7393.in[1] (.names)                                             1.014    17.367
n7393.out[0] (.names)                                            0.261    17.628
n7390.in[0] (.names)                                             1.014    18.642
n7390.out[0] (.names)                                            0.261    18.903
n7394.in[0] (.names)                                             1.014    19.917
n7394.out[0] (.names)                                            0.261    20.178
n7391.in[0] (.names)                                             1.014    21.192
n7391.out[0] (.names)                                            0.261    21.453
n7396.in[0] (.names)                                             1.014    22.467
n7396.out[0] (.names)                                            0.261    22.728
n7397.in[1] (.names)                                             1.014    23.742
n7397.out[0] (.names)                                            0.261    24.003
n7398.in[0] (.names)                                             1.014    25.016
n7398.out[0] (.names)                                            0.261    25.277
n7402.in[1] (.names)                                             1.014    26.291
n7402.out[0] (.names)                                            0.261    26.552
n7406.in[0] (.names)                                             1.014    27.566
n7406.out[0] (.names)                                            0.261    27.827
n7407.in[2] (.names)                                             1.014    28.841
n7407.out[0] (.names)                                            0.261    29.102
n7408.in[0] (.names)                                             1.014    30.116
n7408.out[0] (.names)                                            0.261    30.377
n7410.in[0] (.names)                                             1.014    31.390
n7410.out[0] (.names)                                            0.261    31.651
n7411.in[0] (.names)                                             1.014    32.665
n7411.out[0] (.names)                                            0.261    32.926
n7412.in[1] (.names)                                             1.014    33.940
n7412.out[0] (.names)                                            0.261    34.201
n7413.in[0] (.names)                                             1.014    35.215
n7413.out[0] (.names)                                            0.261    35.476
n7414.in[0] (.names)                                             1.014    36.490
n7414.out[0] (.names)                                            0.261    36.751
n7415.in[1] (.names)                                             1.014    37.765
n7415.out[0] (.names)                                            0.261    38.026
n7416.in[0] (.names)                                             1.014    39.039
n7416.out[0] (.names)                                            0.261    39.300
n7273.in[0] (.names)                                             1.014    40.314
n7273.out[0] (.names)                                            0.261    40.575
n7418.in[0] (.names)                                             1.014    41.589
n7418.out[0] (.names)                                            0.261    41.850
n7512.in[1] (.names)                                             1.014    42.864
n7512.out[0] (.names)                                            0.261    43.125
n7513.in[1] (.names)                                             1.014    44.139
n7513.out[0] (.names)                                            0.261    44.400
n7514.in[1] (.names)                                             1.014    45.413
n7514.out[0] (.names)                                            0.261    45.674
n7516.in[0] (.names)                                             1.014    46.688
n7516.out[0] (.names)                                            0.261    46.949
n5131.in[0] (.names)                                             1.014    47.963
n5131.out[0] (.names)                                            0.261    48.224
n5109.in[0] (.names)                                             1.014    49.238
n5109.out[0] (.names)                                            0.261    49.499
n5110.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5110.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 39
Startpoint: n3234.Q[0] (.latch clocked by pclk)
Endpoint  : n3169.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
n3234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3235.in[0] (.names)                                             1.014     2.070
n3235.out[0] (.names)                                            0.261     2.331
n3236.in[1] (.names)                                             1.014     3.344
n3236.out[0] (.names)                                            0.261     3.605
n3237.in[1] (.names)                                             1.014     4.619
n3237.out[0] (.names)                                            0.261     4.880
n3238.in[1] (.names)                                             1.014     5.894
n3238.out[0] (.names)                                            0.261     6.155
n3240.in[0] (.names)                                             1.014     7.169
n3240.out[0] (.names)                                            0.261     7.430
n3241.in[0] (.names)                                             1.014     8.444
n3241.out[0] (.names)                                            0.261     8.705
n3242.in[0] (.names)                                             1.014     9.719
n3242.out[0] (.names)                                            0.261     9.980
n3243.in[0] (.names)                                             1.014    10.993
n3243.out[0] (.names)                                            0.261    11.254
n3617.in[0] (.names)                                             1.014    12.268
n3617.out[0] (.names)                                            0.261    12.529
n3618.in[1] (.names)                                             1.014    13.543
n3618.out[0] (.names)                                            0.261    13.804
n3621.in[1] (.names)                                             1.014    14.818
n3621.out[0] (.names)                                            0.261    15.079
n3579.in[1] (.names)                                             1.014    16.093
n3579.out[0] (.names)                                            0.261    16.354
n3580.in[1] (.names)                                             1.014    17.367
n3580.out[0] (.names)                                            0.261    17.628
n3581.in[1] (.names)                                             1.014    18.642
n3581.out[0] (.names)                                            0.261    18.903
n3583.in[2] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3587.in[0] (.names)                                             1.014    23.742
n3587.out[0] (.names)                                            0.261    24.003
n3589.in[2] (.names)                                             1.014    25.016
n3589.out[0] (.names)                                            0.261    25.277
n3591.in[0] (.names)                                             1.014    26.291
n3591.out[0] (.names)                                            0.261    26.552
n3592.in[1] (.names)                                             1.014    27.566
n3592.out[0] (.names)                                            0.261    27.827
n3594.in[2] (.names)                                             1.014    28.841
n3594.out[0] (.names)                                            0.261    29.102
n3595.in[1] (.names)                                             1.014    30.116
n3595.out[0] (.names)                                            0.261    30.377
n3577.in[1] (.names)                                             1.014    31.390
n3577.out[0] (.names)                                            0.261    31.651
n3597.in[0] (.names)                                             1.014    32.665
n3597.out[0] (.names)                                            0.261    32.926
n3598.in[1] (.names)                                             1.014    33.940
n3598.out[0] (.names)                                            0.261    34.201
n3599.in[0] (.names)                                             1.014    35.215
n3599.out[0] (.names)                                            0.261    35.476
n3602.in[0] (.names)                                             1.014    36.490
n3602.out[0] (.names)                                            0.261    36.751
n3603.in[1] (.names)                                             1.014    37.765
n3603.out[0] (.names)                                            0.261    38.026
n3576.in[0] (.names)                                             1.014    39.039
n3576.out[0] (.names)                                            0.261    39.300
n3607.in[0] (.names)                                             1.014    40.314
n3607.out[0] (.names)                                            0.261    40.575
n3608.in[0] (.names)                                             1.014    41.589
n3608.out[0] (.names)                                            0.261    41.850
n3609.in[0] (.names)                                             1.014    42.864
n3609.out[0] (.names)                                            0.261    43.125
n3610.in[0] (.names)                                             1.014    44.139
n3610.out[0] (.names)                                            0.261    44.400
n3611.in[0] (.names)                                             1.014    45.413
n3611.out[0] (.names)                                            0.261    45.674
n3613.in[2] (.names)                                             1.014    46.688
n3613.out[0] (.names)                                            0.261    46.949
n3174.in[0] (.names)                                             1.014    47.963
n3174.out[0] (.names)                                            0.261    48.224
n3168.in[0] (.names)                                             1.014    49.238
n3168.out[0] (.names)                                            0.261    49.499
n3169.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3169.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 40
Startpoint: n3234.Q[0] (.latch clocked by pclk)
Endpoint  : n3185.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
n3234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3235.in[0] (.names)                                             1.014     2.070
n3235.out[0] (.names)                                            0.261     2.331
n3236.in[1] (.names)                                             1.014     3.344
n3236.out[0] (.names)                                            0.261     3.605
n3237.in[1] (.names)                                             1.014     4.619
n3237.out[0] (.names)                                            0.261     4.880
n3238.in[1] (.names)                                             1.014     5.894
n3238.out[0] (.names)                                            0.261     6.155
n3240.in[0] (.names)                                             1.014     7.169
n3240.out[0] (.names)                                            0.261     7.430
n3241.in[0] (.names)                                             1.014     8.444
n3241.out[0] (.names)                                            0.261     8.705
n3242.in[0] (.names)                                             1.014     9.719
n3242.out[0] (.names)                                            0.261     9.980
n3243.in[0] (.names)                                             1.014    10.993
n3243.out[0] (.names)                                            0.261    11.254
n3617.in[0] (.names)                                             1.014    12.268
n3617.out[0] (.names)                                            0.261    12.529
n3618.in[1] (.names)                                             1.014    13.543
n3618.out[0] (.names)                                            0.261    13.804
n3621.in[1] (.names)                                             1.014    14.818
n3621.out[0] (.names)                                            0.261    15.079
n3579.in[1] (.names)                                             1.014    16.093
n3579.out[0] (.names)                                            0.261    16.354
n3580.in[1] (.names)                                             1.014    17.367
n3580.out[0] (.names)                                            0.261    17.628
n3581.in[1] (.names)                                             1.014    18.642
n3581.out[0] (.names)                                            0.261    18.903
n3583.in[2] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3587.in[0] (.names)                                             1.014    23.742
n3587.out[0] (.names)                                            0.261    24.003
n3589.in[2] (.names)                                             1.014    25.016
n3589.out[0] (.names)                                            0.261    25.277
n3591.in[0] (.names)                                             1.014    26.291
n3591.out[0] (.names)                                            0.261    26.552
n3592.in[1] (.names)                                             1.014    27.566
n3592.out[0] (.names)                                            0.261    27.827
n3594.in[2] (.names)                                             1.014    28.841
n3594.out[0] (.names)                                            0.261    29.102
n3595.in[1] (.names)                                             1.014    30.116
n3595.out[0] (.names)                                            0.261    30.377
n3577.in[1] (.names)                                             1.014    31.390
n3577.out[0] (.names)                                            0.261    31.651
n3597.in[0] (.names)                                             1.014    32.665
n3597.out[0] (.names)                                            0.261    32.926
n3598.in[1] (.names)                                             1.014    33.940
n3598.out[0] (.names)                                            0.261    34.201
n3599.in[0] (.names)                                             1.014    35.215
n3599.out[0] (.names)                                            0.261    35.476
n3602.in[0] (.names)                                             1.014    36.490
n3602.out[0] (.names)                                            0.261    36.751
n3603.in[1] (.names)                                             1.014    37.765
n3603.out[0] (.names)                                            0.261    38.026
n3576.in[0] (.names)                                             1.014    39.039
n3576.out[0] (.names)                                            0.261    39.300
n3571.in[1] (.names)                                             1.014    40.314
n3571.out[0] (.names)                                            0.261    40.575
n3371.in[0] (.names)                                             1.014    41.589
n3371.out[0] (.names)                                            0.261    41.850
n3372.in[2] (.names)                                             1.014    42.864
n3372.out[0] (.names)                                            0.261    43.125
n3373.in[0] (.names)                                             1.014    44.139
n3373.out[0] (.names)                                            0.261    44.400
n3378.in[2] (.names)                                             1.014    45.413
n3378.out[0] (.names)                                            0.261    45.674
n3380.in[0] (.names)                                             1.014    46.688
n3380.out[0] (.names)                                            0.261    46.949
n3381.in[1] (.names)                                             1.014    47.963
n3381.out[0] (.names)                                            0.261    48.224
n3184.in[1] (.names)                                             1.014    49.238
n3184.out[0] (.names)                                            0.261    49.499
n3185.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3185.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n3234.Q[0] (.latch clocked by pclk)
Endpoint  : n3201.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
n3234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3235.in[0] (.names)                                             1.014     2.070
n3235.out[0] (.names)                                            0.261     2.331
n3236.in[1] (.names)                                             1.014     3.344
n3236.out[0] (.names)                                            0.261     3.605
n3237.in[1] (.names)                                             1.014     4.619
n3237.out[0] (.names)                                            0.261     4.880
n3238.in[1] (.names)                                             1.014     5.894
n3238.out[0] (.names)                                            0.261     6.155
n3240.in[0] (.names)                                             1.014     7.169
n3240.out[0] (.names)                                            0.261     7.430
n3241.in[0] (.names)                                             1.014     8.444
n3241.out[0] (.names)                                            0.261     8.705
n3242.in[0] (.names)                                             1.014     9.719
n3242.out[0] (.names)                                            0.261     9.980
n3243.in[0] (.names)                                             1.014    10.993
n3243.out[0] (.names)                                            0.261    11.254
n3617.in[0] (.names)                                             1.014    12.268
n3617.out[0] (.names)                                            0.261    12.529
n3618.in[1] (.names)                                             1.014    13.543
n3618.out[0] (.names)                                            0.261    13.804
n3621.in[1] (.names)                                             1.014    14.818
n3621.out[0] (.names)                                            0.261    15.079
n3579.in[1] (.names)                                             1.014    16.093
n3579.out[0] (.names)                                            0.261    16.354
n3580.in[1] (.names)                                             1.014    17.367
n3580.out[0] (.names)                                            0.261    17.628
n3581.in[1] (.names)                                             1.014    18.642
n3581.out[0] (.names)                                            0.261    18.903
n3583.in[2] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3587.in[0] (.names)                                             1.014    23.742
n3587.out[0] (.names)                                            0.261    24.003
n3589.in[2] (.names)                                             1.014    25.016
n3589.out[0] (.names)                                            0.261    25.277
n3591.in[0] (.names)                                             1.014    26.291
n3591.out[0] (.names)                                            0.261    26.552
n3592.in[1] (.names)                                             1.014    27.566
n3592.out[0] (.names)                                            0.261    27.827
n3594.in[2] (.names)                                             1.014    28.841
n3594.out[0] (.names)                                            0.261    29.102
n3595.in[1] (.names)                                             1.014    30.116
n3595.out[0] (.names)                                            0.261    30.377
n3577.in[1] (.names)                                             1.014    31.390
n3577.out[0] (.names)                                            0.261    31.651
n3597.in[0] (.names)                                             1.014    32.665
n3597.out[0] (.names)                                            0.261    32.926
n3598.in[1] (.names)                                             1.014    33.940
n3598.out[0] (.names)                                            0.261    34.201
n3599.in[0] (.names)                                             1.014    35.215
n3599.out[0] (.names)                                            0.261    35.476
n3602.in[0] (.names)                                             1.014    36.490
n3602.out[0] (.names)                                            0.261    36.751
n3603.in[1] (.names)                                             1.014    37.765
n3603.out[0] (.names)                                            0.261    38.026
n3576.in[0] (.names)                                             1.014    39.039
n3576.out[0] (.names)                                            0.261    39.300
n3571.in[1] (.names)                                             1.014    40.314
n3571.out[0] (.names)                                            0.261    40.575
n3371.in[0] (.names)                                             1.014    41.589
n3371.out[0] (.names)                                            0.261    41.850
n3372.in[2] (.names)                                             1.014    42.864
n3372.out[0] (.names)                                            0.261    43.125
n3373.in[0] (.names)                                             1.014    44.139
n3373.out[0] (.names)                                            0.261    44.400
n3378.in[2] (.names)                                             1.014    45.413
n3378.out[0] (.names)                                            0.261    45.674
n3380.in[0] (.names)                                             1.014    46.688
n3380.out[0] (.names)                                            0.261    46.949
n3374.in[0] (.names)                                             1.014    47.963
n3374.out[0] (.names)                                            0.261    48.224
n3200.in[0] (.names)                                             1.014    49.238
n3200.out[0] (.names)                                            0.261    49.499
n3201.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3201.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n3092.Q[0] (.latch clocked by pclk)
Endpoint  : n2633.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3092.clk[0] (.latch)                                            1.014     1.014
n3092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2746.in[0] (.names)                                             1.014     2.070
n2746.out[0] (.names)                                            0.261     2.331
n3094.in[0] (.names)                                             1.014     3.344
n3094.out[0] (.names)                                            0.261     3.605
n3095.in[2] (.names)                                             1.014     4.619
n3095.out[0] (.names)                                            0.261     4.880
n3096.in[0] (.names)                                             1.014     5.894
n3096.out[0] (.names)                                            0.261     6.155
n3097.in[0] (.names)                                             1.014     7.169
n3097.out[0] (.names)                                            0.261     7.430
n3100.in[0] (.names)                                             1.014     8.444
n3100.out[0] (.names)                                            0.261     8.705
n3101.in[0] (.names)                                             1.014     9.719
n3101.out[0] (.names)                                            0.261     9.980
n2500.in[0] (.names)                                             1.014    10.993
n2500.out[0] (.names)                                            0.261    11.254
n2678.in[1] (.names)                                             1.014    12.268
n2678.out[0] (.names)                                            0.261    12.529
n2675.in[0] (.names)                                             1.014    13.543
n2675.out[0] (.names)                                            0.261    13.804
n2676.in[0] (.names)                                             1.014    14.818
n2676.out[0] (.names)                                            0.261    15.079
n2677.in[0] (.names)                                             1.014    16.093
n2677.out[0] (.names)                                            0.261    16.354
n2679.in[1] (.names)                                             1.014    17.367
n2679.out[0] (.names)                                            0.261    17.628
n2681.in[2] (.names)                                             1.014    18.642
n2681.out[0] (.names)                                            0.261    18.903
n2683.in[1] (.names)                                             1.014    19.917
n2683.out[0] (.names)                                            0.261    20.178
n2680.in[0] (.names)                                             1.014    21.192
n2680.out[0] (.names)                                            0.261    21.453
n2682.in[0] (.names)                                             1.014    22.467
n2682.out[0] (.names)                                            0.261    22.728
n2689.in[1] (.names)                                             1.014    23.742
n2689.out[0] (.names)                                            0.261    24.003
n2691.in[1] (.names)                                             1.014    25.016
n2691.out[0] (.names)                                            0.261    25.277
n2692.in[0] (.names)                                             1.014    26.291
n2692.out[0] (.names)                                            0.261    26.552
n2694.in[0] (.names)                                             1.014    27.566
n2694.out[0] (.names)                                            0.261    27.827
n2695.in[0] (.names)                                             1.014    28.841
n2695.out[0] (.names)                                            0.261    29.102
n2696.in[1] (.names)                                             1.014    30.116
n2696.out[0] (.names)                                            0.261    30.377
n2698.in[0] (.names)                                             1.014    31.390
n2698.out[0] (.names)                                            0.261    31.651
n2700.in[0] (.names)                                             1.014    32.665
n2700.out[0] (.names)                                            0.261    32.926
n2701.in[0] (.names)                                             1.014    33.940
n2701.out[0] (.names)                                            0.261    34.201
n2702.in[1] (.names)                                             1.014    35.215
n2702.out[0] (.names)                                            0.261    35.476
n2703.in[0] (.names)                                             1.014    36.490
n2703.out[0] (.names)                                            0.261    36.751
n2704.in[0] (.names)                                             1.014    37.765
n2704.out[0] (.names)                                            0.261    38.026
n2705.in[0] (.names)                                             1.014    39.039
n2705.out[0] (.names)                                            0.261    39.300
n2706.in[0] (.names)                                             1.014    40.314
n2706.out[0] (.names)                                            0.261    40.575
n2707.in[2] (.names)                                             1.014    41.589
n2707.out[0] (.names)                                            0.261    41.850
n2708.in[1] (.names)                                             1.014    42.864
n2708.out[0] (.names)                                            0.261    43.125
n2709.in[0] (.names)                                             1.014    44.139
n2709.out[0] (.names)                                            0.261    44.400
n2356.in[0] (.names)                                             1.014    45.413
n2356.out[0] (.names)                                            0.261    45.674
n2634.in[0] (.names)                                             1.014    46.688
n2634.out[0] (.names)                                            0.261    46.949
n2635.in[3] (.names)                                             1.014    47.963
n2635.out[0] (.names)                                            0.261    48.224
n2371.in[1] (.names)                                             1.014    49.238
n2371.out[0] (.names)                                            0.261    49.499
n2633.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2633.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n3092.Q[0] (.latch clocked by pclk)
Endpoint  : n2372.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3092.clk[0] (.latch)                                            1.014     1.014
n3092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2746.in[0] (.names)                                             1.014     2.070
n2746.out[0] (.names)                                            0.261     2.331
n3094.in[0] (.names)                                             1.014     3.344
n3094.out[0] (.names)                                            0.261     3.605
n3095.in[2] (.names)                                             1.014     4.619
n3095.out[0] (.names)                                            0.261     4.880
n3096.in[0] (.names)                                             1.014     5.894
n3096.out[0] (.names)                                            0.261     6.155
n3097.in[0] (.names)                                             1.014     7.169
n3097.out[0] (.names)                                            0.261     7.430
n3100.in[0] (.names)                                             1.014     8.444
n3100.out[0] (.names)                                            0.261     8.705
n3101.in[0] (.names)                                             1.014     9.719
n3101.out[0] (.names)                                            0.261     9.980
n2500.in[0] (.names)                                             1.014    10.993
n2500.out[0] (.names)                                            0.261    11.254
n2678.in[1] (.names)                                             1.014    12.268
n2678.out[0] (.names)                                            0.261    12.529
n2675.in[0] (.names)                                             1.014    13.543
n2675.out[0] (.names)                                            0.261    13.804
n2676.in[0] (.names)                                             1.014    14.818
n2676.out[0] (.names)                                            0.261    15.079
n2677.in[0] (.names)                                             1.014    16.093
n2677.out[0] (.names)                                            0.261    16.354
n2679.in[1] (.names)                                             1.014    17.367
n2679.out[0] (.names)                                            0.261    17.628
n2681.in[2] (.names)                                             1.014    18.642
n2681.out[0] (.names)                                            0.261    18.903
n2683.in[1] (.names)                                             1.014    19.917
n2683.out[0] (.names)                                            0.261    20.178
n2680.in[0] (.names)                                             1.014    21.192
n2680.out[0] (.names)                                            0.261    21.453
n2682.in[0] (.names)                                             1.014    22.467
n2682.out[0] (.names)                                            0.261    22.728
n2689.in[1] (.names)                                             1.014    23.742
n2689.out[0] (.names)                                            0.261    24.003
n2691.in[1] (.names)                                             1.014    25.016
n2691.out[0] (.names)                                            0.261    25.277
n2692.in[0] (.names)                                             1.014    26.291
n2692.out[0] (.names)                                            0.261    26.552
n2694.in[0] (.names)                                             1.014    27.566
n2694.out[0] (.names)                                            0.261    27.827
n2695.in[0] (.names)                                             1.014    28.841
n2695.out[0] (.names)                                            0.261    29.102
n2696.in[1] (.names)                                             1.014    30.116
n2696.out[0] (.names)                                            0.261    30.377
n2698.in[0] (.names)                                             1.014    31.390
n2698.out[0] (.names)                                            0.261    31.651
n2700.in[0] (.names)                                             1.014    32.665
n2700.out[0] (.names)                                            0.261    32.926
n2701.in[0] (.names)                                             1.014    33.940
n2701.out[0] (.names)                                            0.261    34.201
n2702.in[1] (.names)                                             1.014    35.215
n2702.out[0] (.names)                                            0.261    35.476
n2703.in[0] (.names)                                             1.014    36.490
n2703.out[0] (.names)                                            0.261    36.751
n2704.in[0] (.names)                                             1.014    37.765
n2704.out[0] (.names)                                            0.261    38.026
n2705.in[0] (.names)                                             1.014    39.039
n2705.out[0] (.names)                                            0.261    39.300
n2706.in[0] (.names)                                             1.014    40.314
n2706.out[0] (.names)                                            0.261    40.575
n2707.in[2] (.names)                                             1.014    41.589
n2707.out[0] (.names)                                            0.261    41.850
n2708.in[1] (.names)                                             1.014    42.864
n2708.out[0] (.names)                                            0.261    43.125
n2709.in[0] (.names)                                             1.014    44.139
n2709.out[0] (.names)                                            0.261    44.400
n2356.in[0] (.names)                                             1.014    45.413
n2356.out[0] (.names)                                            0.261    45.674
n2634.in[0] (.names)                                             1.014    46.688
n2634.out[0] (.names)                                            0.261    46.949
n2635.in[3] (.names)                                             1.014    47.963
n2635.out[0] (.names)                                            0.261    48.224
n2371.in[1] (.names)                                             1.014    49.238
n2371.out[0] (.names)                                            0.261    49.499
n2372.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2372.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n3092.Q[0] (.latch clocked by pclk)
Endpoint  : n2629.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3092.clk[0] (.latch)                                            1.014     1.014
n3092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2746.in[0] (.names)                                             1.014     2.070
n2746.out[0] (.names)                                            0.261     2.331
n3094.in[0] (.names)                                             1.014     3.344
n3094.out[0] (.names)                                            0.261     3.605
n3095.in[2] (.names)                                             1.014     4.619
n3095.out[0] (.names)                                            0.261     4.880
n3096.in[0] (.names)                                             1.014     5.894
n3096.out[0] (.names)                                            0.261     6.155
n3097.in[0] (.names)                                             1.014     7.169
n3097.out[0] (.names)                                            0.261     7.430
n3100.in[0] (.names)                                             1.014     8.444
n3100.out[0] (.names)                                            0.261     8.705
n3101.in[0] (.names)                                             1.014     9.719
n3101.out[0] (.names)                                            0.261     9.980
n2500.in[0] (.names)                                             1.014    10.993
n2500.out[0] (.names)                                            0.261    11.254
n2678.in[1] (.names)                                             1.014    12.268
n2678.out[0] (.names)                                            0.261    12.529
n2675.in[0] (.names)                                             1.014    13.543
n2675.out[0] (.names)                                            0.261    13.804
n2676.in[0] (.names)                                             1.014    14.818
n2676.out[0] (.names)                                            0.261    15.079
n2677.in[0] (.names)                                             1.014    16.093
n2677.out[0] (.names)                                            0.261    16.354
n2679.in[1] (.names)                                             1.014    17.367
n2679.out[0] (.names)                                            0.261    17.628
n2681.in[2] (.names)                                             1.014    18.642
n2681.out[0] (.names)                                            0.261    18.903
n2683.in[1] (.names)                                             1.014    19.917
n2683.out[0] (.names)                                            0.261    20.178
n2680.in[0] (.names)                                             1.014    21.192
n2680.out[0] (.names)                                            0.261    21.453
n2682.in[0] (.names)                                             1.014    22.467
n2682.out[0] (.names)                                            0.261    22.728
n2684.in[1] (.names)                                             1.014    23.742
n2684.out[0] (.names)                                            0.261    24.003
n2743.in[0] (.names)                                             1.014    25.016
n2743.out[0] (.names)                                            0.261    25.277
n2721.in[1] (.names)                                             1.014    26.291
n2721.out[0] (.names)                                            0.261    26.552
n2722.in[3] (.names)                                             1.014    27.566
n2722.out[0] (.names)                                            0.261    27.827
n2725.in[1] (.names)                                             1.014    28.841
n2725.out[0] (.names)                                            0.261    29.102
n2726.in[0] (.names)                                             1.014    30.116
n2726.out[0] (.names)                                            0.261    30.377
n2727.in[0] (.names)                                             1.014    31.390
n2727.out[0] (.names)                                            0.261    31.651
n2728.in[0] (.names)                                             1.014    32.665
n2728.out[0] (.names)                                            0.261    32.926
n2729.in[2] (.names)                                             1.014    33.940
n2729.out[0] (.names)                                            0.261    34.201
n2730.in[0] (.names)                                             1.014    35.215
n2730.out[0] (.names)                                            0.261    35.476
n2731.in[0] (.names)                                             1.014    36.490
n2731.out[0] (.names)                                            0.261    36.751
n2657.in[0] (.names)                                             1.014    37.765
n2657.out[0] (.names)                                            0.261    38.026
n2732.in[0] (.names)                                             1.014    39.039
n2732.out[0] (.names)                                            0.261    39.300
n2733.in[0] (.names)                                             1.014    40.314
n2733.out[0] (.names)                                            0.261    40.575
n2734.in[0] (.names)                                             1.014    41.589
n2734.out[0] (.names)                                            0.261    41.850
n2735.in[0] (.names)                                             1.014    42.864
n2735.out[0] (.names)                                            0.261    43.125
n2741.in[0] (.names)                                             1.014    44.139
n2741.out[0] (.names)                                            0.261    44.400
n2339.in[0] (.names)                                             1.014    45.413
n2339.out[0] (.names)                                            0.261    45.674
n2742.in[0] (.names)                                             1.014    46.688
n2742.out[0] (.names)                                            0.261    46.949
n2625.in[0] (.names)                                             1.014    47.963
n2625.out[0] (.names)                                            0.261    48.224
n2626.in[2] (.names)                                             1.014    49.238
n2626.out[0] (.names)                                            0.261    49.499
n2629.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2629.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n376.Q[0] (.latch clocked by pclk)
Endpoint  : n173.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n376.clk[0] (.latch)                                             1.014     1.014
n376.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2303.in[0] (.names)                                             1.014     2.070
n2303.out[0] (.names)                                            0.261     2.331
n2306.in[0] (.names)                                             1.014     3.344
n2306.out[0] (.names)                                            0.261     3.605
n2307.in[0] (.names)                                             1.014     4.619
n2307.out[0] (.names)                                            0.261     4.880
n2308.in[0] (.names)                                             1.014     5.894
n2308.out[0] (.names)                                            0.261     6.155
n2309.in[1] (.names)                                             1.014     7.169
n2309.out[0] (.names)                                            0.261     7.430
n2315.in[1] (.names)                                             1.014     8.444
n2315.out[0] (.names)                                            0.261     8.705
n2316.in[0] (.names)                                             1.014     9.719
n2316.out[0] (.names)                                            0.261     9.980
n2317.in[0] (.names)                                             1.014    10.993
n2317.out[0] (.names)                                            0.261    11.254
n2318.in[0] (.names)                                             1.014    12.268
n2318.out[0] (.names)                                            0.261    12.529
n2319.in[0] (.names)                                             1.014    13.543
n2319.out[0] (.names)                                            0.261    13.804
n2320.in[1] (.names)                                             1.014    14.818
n2320.out[0] (.names)                                            0.261    15.079
n2321.in[1] (.names)                                             1.014    16.093
n2321.out[0] (.names)                                            0.261    16.354
n2289.in[0] (.names)                                             1.014    17.367
n2289.out[0] (.names)                                            0.261    17.628
n2000.in[1] (.names)                                             1.014    18.642
n2000.out[0] (.names)                                            0.261    18.903
n2001.in[2] (.names)                                             1.014    19.917
n2001.out[0] (.names)                                            0.261    20.178
n2019.in[3] (.names)                                             1.014    21.192
n2019.out[0] (.names)                                            0.261    21.453
n2023.in[2] (.names)                                             1.014    22.467
n2023.out[0] (.names)                                            0.261    22.728
n2026.in[0] (.names)                                             1.014    23.742
n2026.out[0] (.names)                                            0.261    24.003
n2027.in[1] (.names)                                             1.014    25.016
n2027.out[0] (.names)                                            0.261    25.277
n2028.in[0] (.names)                                             1.014    26.291
n2028.out[0] (.names)                                            0.261    26.552
n2029.in[0] (.names)                                             1.014    27.566
n2029.out[0] (.names)                                            0.261    27.827
n2003.in[0] (.names)                                             1.014    28.841
n2003.out[0] (.names)                                            0.261    29.102
n2004.in[2] (.names)                                             1.014    30.116
n2004.out[0] (.names)                                            0.261    30.377
n2005.in[1] (.names)                                             1.014    31.390
n2005.out[0] (.names)                                            0.261    31.651
n2007.in[1] (.names)                                             1.014    32.665
n2007.out[0] (.names)                                            0.261    32.926
n2009.in[0] (.names)                                             1.014    33.940
n2009.out[0] (.names)                                            0.261    34.201
n2010.in[0] (.names)                                             1.014    35.215
n2010.out[0] (.names)                                            0.261    35.476
n2011.in[0] (.names)                                             1.014    36.490
n2011.out[0] (.names)                                            0.261    36.751
n2012.in[0] (.names)                                             1.014    37.765
n2012.out[0] (.names)                                            0.261    38.026
n2013.in[0] (.names)                                             1.014    39.039
n2013.out[0] (.names)                                            0.261    39.300
n2015.in[0] (.names)                                             1.014    40.314
n2015.out[0] (.names)                                            0.261    40.575
n267.in[0] (.names)                                              1.014    41.589
n267.out[0] (.names)                                             0.261    41.850
n2034.in[1] (.names)                                             1.014    42.864
n2034.out[0] (.names)                                            0.261    43.125
n2035.in[0] (.names)                                             1.014    44.139
n2035.out[0] (.names)                                            0.261    44.400
n2039.in[0] (.names)                                             1.014    45.413
n2039.out[0] (.names)                                            0.261    45.674
n2040.in[0] (.names)                                             1.014    46.688
n2040.out[0] (.names)                                            0.261    46.949
n243.in[1] (.names)                                              1.014    47.963
n243.out[0] (.names)                                             0.261    48.224
n172.in[0] (.names)                                              1.014    49.238
n172.out[0] (.names)                                             0.261    49.499
n173.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n173.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n1204.Q[0] (.latch clocked by pclk)
Endpoint  : n388.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1204.clk[0] (.latch)                                            1.014     1.014
n1204.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1205.in[0] (.names)                                             1.014     2.070
n1205.out[0] (.names)                                            0.261     2.331
n1054.in[0] (.names)                                             1.014     3.344
n1054.out[0] (.names)                                            0.261     3.605
n1055.in[0] (.names)                                             1.014     4.619
n1055.out[0] (.names)                                            0.261     4.880
n1059.in[0] (.names)                                             1.014     5.894
n1059.out[0] (.names)                                            0.261     6.155
n1060.in[1] (.names)                                             1.014     7.169
n1060.out[0] (.names)                                            0.261     7.430
n1061.in[1] (.names)                                             1.014     8.444
n1061.out[0] (.names)                                            0.261     8.705
n1062.in[0] (.names)                                             1.014     9.719
n1062.out[0] (.names)                                            0.261     9.980
n1065.in[1] (.names)                                             1.014    10.993
n1065.out[0] (.names)                                            0.261    11.254
n1067.in[0] (.names)                                             1.014    12.268
n1067.out[0] (.names)                                            0.261    12.529
n1069.in[2] (.names)                                             1.014    13.543
n1069.out[0] (.names)                                            0.261    13.804
n1070.in[0] (.names)                                             1.014    14.818
n1070.out[0] (.names)                                            0.261    15.079
n1071.in[1] (.names)                                             1.014    16.093
n1071.out[0] (.names)                                            0.261    16.354
n1073.in[1] (.names)                                             1.014    17.367
n1073.out[0] (.names)                                            0.261    17.628
n1074.in[0] (.names)                                             1.014    18.642
n1074.out[0] (.names)                                            0.261    18.903
n1075.in[0] (.names)                                             1.014    19.917
n1075.out[0] (.names)                                            0.261    20.178
n1077.in[1] (.names)                                             1.014    21.192
n1077.out[0] (.names)                                            0.261    21.453
n1080.in[0] (.names)                                             1.014    22.467
n1080.out[0] (.names)                                            0.261    22.728
n1081.in[0] (.names)                                             1.014    23.742
n1081.out[0] (.names)                                            0.261    24.003
n1082.in[1] (.names)                                             1.014    25.016
n1082.out[0] (.names)                                            0.261    25.277
n1086.in[0] (.names)                                             1.014    26.291
n1086.out[0] (.names)                                            0.261    26.552
n1087.in[2] (.names)                                             1.014    27.566
n1087.out[0] (.names)                                            0.261    27.827
n1088.in[1] (.names)                                             1.014    28.841
n1088.out[0] (.names)                                            0.261    29.102
n1089.in[0] (.names)                                             1.014    30.116
n1089.out[0] (.names)                                            0.261    30.377
n1090.in[0] (.names)                                             1.014    31.390
n1090.out[0] (.names)                                            0.261    31.651
n1091.in[1] (.names)                                             1.014    32.665
n1091.out[0] (.names)                                            0.261    32.926
n1093.in[2] (.names)                                             1.014    33.940
n1093.out[0] (.names)                                            0.261    34.201
n1094.in[1] (.names)                                             1.014    35.215
n1094.out[0] (.names)                                            0.261    35.476
n1096.in[0] (.names)                                             1.014    36.490
n1096.out[0] (.names)                                            0.261    36.751
n1097.in[0] (.names)                                             1.014    37.765
n1097.out[0] (.names)                                            0.261    38.026
n1098.in[0] (.names)                                             1.014    39.039
n1098.out[0] (.names)                                            0.261    39.300
n1100.in[2] (.names)                                             1.014    40.314
n1100.out[0] (.names)                                            0.261    40.575
n245.in[0] (.names)                                              1.014    41.589
n245.out[0] (.names)                                             0.261    41.850
n1101.in[0] (.names)                                             1.014    42.864
n1101.out[0] (.names)                                            0.261    43.125
n1102.in[0] (.names)                                             1.014    44.139
n1102.out[0] (.names)                                            0.261    44.400
n1103.in[0] (.names)                                             1.014    45.413
n1103.out[0] (.names)                                            0.261    45.674
n1104.in[0] (.names)                                             1.014    46.688
n1104.out[0] (.names)                                            0.261    46.949
n228.in[0] (.names)                                              1.014    47.963
n228.out[0] (.names)                                             0.261    48.224
n387.in[0] (.names)                                              1.014    49.238
n387.out[0] (.names)                                             0.261    49.499
n388.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n388.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n274.Q[0] (.latch clocked by pclk)
Endpoint  : n854.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n274.clk[0] (.latch)                                             1.014     1.014
n274.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n956.in[0] (.names)                                              1.014     2.070
n956.out[0] (.names)                                             0.261     2.331
n962.in[1] (.names)                                              1.014     3.344
n962.out[0] (.names)                                             0.261     3.605
n942.in[1] (.names)                                              1.014     4.619
n942.out[0] (.names)                                             0.261     4.880
n941.in[0] (.names)                                              1.014     5.894
n941.out[0] (.names)                                             0.261     6.155
n842.in[0] (.names)                                              1.014     7.169
n842.out[0] (.names)                                             0.261     7.430
n874.in[0] (.names)                                              1.014     8.444
n874.out[0] (.names)                                             0.261     8.705
n843.in[0] (.names)                                              1.014     9.719
n843.out[0] (.names)                                             0.261     9.980
n924.in[1] (.names)                                              1.014    10.993
n924.out[0] (.names)                                             0.261    11.254
n926.in[2] (.names)                                              1.014    12.268
n926.out[0] (.names)                                             0.261    12.529
n927.in[0] (.names)                                              1.014    13.543
n927.out[0] (.names)                                             0.261    13.804
n928.in[0] (.names)                                              1.014    14.818
n928.out[0] (.names)                                             0.261    15.079
n873.in[0] (.names)                                              1.014    16.093
n873.out[0] (.names)                                             0.261    16.354
n876.in[1] (.names)                                              1.014    17.367
n876.out[0] (.names)                                             0.261    17.628
n929.in[0] (.names)                                              1.014    18.642
n929.out[0] (.names)                                             0.261    18.903
n935.in[1] (.names)                                              1.014    19.917
n935.out[0] (.names)                                             0.261    20.178
n937.in[1] (.names)                                              1.014    21.192
n937.out[0] (.names)                                             0.261    21.453
n938.in[0] (.names)                                              1.014    22.467
n938.out[0] (.names)                                             0.261    22.728
n901.in[0] (.names)                                              1.014    23.742
n901.out[0] (.names)                                             0.261    24.003
n923.in[0] (.names)                                              1.014    25.016
n923.out[0] (.names)                                             0.261    25.277
n852.in[0] (.names)                                              1.014    26.291
n852.out[0] (.names)                                             0.261    26.552
n853.in[3] (.names)                                              1.014    27.566
n853.out[0] (.names)                                             0.261    27.827
n857.in[1] (.names)                                              1.014    28.841
n857.out[0] (.names)                                             0.261    29.102
n858.in[1] (.names)                                              1.014    30.116
n858.out[0] (.names)                                             0.261    30.377
n859.in[1] (.names)                                              1.014    31.390
n859.out[0] (.names)                                             0.261    31.651
n860.in[0] (.names)                                              1.014    32.665
n860.out[0] (.names)                                             0.261    32.926
n851.in[0] (.names)                                              1.014    33.940
n851.out[0] (.names)                                             0.261    34.201
n862.in[0] (.names)                                              1.014    35.215
n862.out[0] (.names)                                             0.261    35.476
n863.in[3] (.names)                                              1.014    36.490
n863.out[0] (.names)                                             0.261    36.751
n341.in[1] (.names)                                              1.014    37.765
n341.out[0] (.names)                                             0.261    38.026
n864.in[0] (.names)                                              1.014    39.039
n864.out[0] (.names)                                             0.261    39.300
n865.in[0] (.names)                                              1.014    40.314
n865.out[0] (.names)                                             0.261    40.575
n868.in[1] (.names)                                              1.014    41.589
n868.out[0] (.names)                                             0.261    41.850
n869.in[0] (.names)                                              1.014    42.864
n869.out[0] (.names)                                             0.261    43.125
n870.in[1] (.names)                                              1.014    44.139
n870.out[0] (.names)                                             0.261    44.400
n871.in[0] (.names)                                              1.014    45.413
n871.out[0] (.names)                                             0.261    45.674
n309.in[1] (.names)                                              1.014    46.688
n309.out[0] (.names)                                             0.261    46.949
n333.in[0] (.names)                                              1.014    47.963
n333.out[0] (.names)                                             0.261    48.224
n371.in[0] (.names)                                              1.014    49.238
n371.out[0] (.names)                                             0.261    49.499
n854.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n854.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n274.Q[0] (.latch clocked by pclk)
Endpoint  : n372.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n274.clk[0] (.latch)                                             1.014     1.014
n274.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n956.in[0] (.names)                                              1.014     2.070
n956.out[0] (.names)                                             0.261     2.331
n962.in[1] (.names)                                              1.014     3.344
n962.out[0] (.names)                                             0.261     3.605
n942.in[1] (.names)                                              1.014     4.619
n942.out[0] (.names)                                             0.261     4.880
n941.in[0] (.names)                                              1.014     5.894
n941.out[0] (.names)                                             0.261     6.155
n842.in[0] (.names)                                              1.014     7.169
n842.out[0] (.names)                                             0.261     7.430
n874.in[0] (.names)                                              1.014     8.444
n874.out[0] (.names)                                             0.261     8.705
n843.in[0] (.names)                                              1.014     9.719
n843.out[0] (.names)                                             0.261     9.980
n924.in[1] (.names)                                              1.014    10.993
n924.out[0] (.names)                                             0.261    11.254
n926.in[2] (.names)                                              1.014    12.268
n926.out[0] (.names)                                             0.261    12.529
n927.in[0] (.names)                                              1.014    13.543
n927.out[0] (.names)                                             0.261    13.804
n928.in[0] (.names)                                              1.014    14.818
n928.out[0] (.names)                                             0.261    15.079
n873.in[0] (.names)                                              1.014    16.093
n873.out[0] (.names)                                             0.261    16.354
n876.in[1] (.names)                                              1.014    17.367
n876.out[0] (.names)                                             0.261    17.628
n929.in[0] (.names)                                              1.014    18.642
n929.out[0] (.names)                                             0.261    18.903
n935.in[1] (.names)                                              1.014    19.917
n935.out[0] (.names)                                             0.261    20.178
n937.in[1] (.names)                                              1.014    21.192
n937.out[0] (.names)                                             0.261    21.453
n938.in[0] (.names)                                              1.014    22.467
n938.out[0] (.names)                                             0.261    22.728
n901.in[0] (.names)                                              1.014    23.742
n901.out[0] (.names)                                             0.261    24.003
n923.in[0] (.names)                                              1.014    25.016
n923.out[0] (.names)                                             0.261    25.277
n852.in[0] (.names)                                              1.014    26.291
n852.out[0] (.names)                                             0.261    26.552
n853.in[3] (.names)                                              1.014    27.566
n853.out[0] (.names)                                             0.261    27.827
n857.in[1] (.names)                                              1.014    28.841
n857.out[0] (.names)                                             0.261    29.102
n858.in[1] (.names)                                              1.014    30.116
n858.out[0] (.names)                                             0.261    30.377
n859.in[1] (.names)                                              1.014    31.390
n859.out[0] (.names)                                             0.261    31.651
n860.in[0] (.names)                                              1.014    32.665
n860.out[0] (.names)                                             0.261    32.926
n851.in[0] (.names)                                              1.014    33.940
n851.out[0] (.names)                                             0.261    34.201
n862.in[0] (.names)                                              1.014    35.215
n862.out[0] (.names)                                             0.261    35.476
n863.in[3] (.names)                                              1.014    36.490
n863.out[0] (.names)                                             0.261    36.751
n341.in[1] (.names)                                              1.014    37.765
n341.out[0] (.names)                                             0.261    38.026
n864.in[0] (.names)                                              1.014    39.039
n864.out[0] (.names)                                             0.261    39.300
n865.in[0] (.names)                                              1.014    40.314
n865.out[0] (.names)                                             0.261    40.575
n868.in[1] (.names)                                              1.014    41.589
n868.out[0] (.names)                                             0.261    41.850
n869.in[0] (.names)                                              1.014    42.864
n869.out[0] (.names)                                             0.261    43.125
n870.in[1] (.names)                                              1.014    44.139
n870.out[0] (.names)                                             0.261    44.400
n871.in[0] (.names)                                              1.014    45.413
n871.out[0] (.names)                                             0.261    45.674
n309.in[1] (.names)                                              1.014    46.688
n309.out[0] (.names)                                             0.261    46.949
n333.in[0] (.names)                                              1.014    47.963
n333.out[0] (.names)                                             0.261    48.224
n371.in[0] (.names)                                              1.014    49.238
n371.out[0] (.names)                                             0.261    49.499
n372.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n372.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n306.Q[0] (.latch clocked by pclk)
Endpoint  : n340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n306.clk[0] (.latch)                                             1.014     1.014
n306.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n829.in[0] (.names)                                              1.014     2.070
n829.out[0] (.names)                                             0.261     2.331
n834.in[1] (.names)                                              1.014     3.344
n834.out[0] (.names)                                             0.261     3.605
n835.in[1] (.names)                                              1.014     4.619
n835.out[0] (.names)                                             0.261     4.880
n837.in[0] (.names)                                              1.014     5.894
n837.out[0] (.names)                                             0.261     6.155
n838.in[2] (.names)                                              1.014     7.169
n838.out[0] (.names)                                             0.261     7.430
n839.in[1] (.names)                                              1.014     8.444
n839.out[0] (.names)                                             0.261     8.705
n802.in[0] (.names)                                              1.014     9.719
n802.out[0] (.names)                                             0.261     9.980
n813.in[3] (.names)                                              1.014    10.993
n813.out[0] (.names)                                             0.261    11.254
n814.in[1] (.names)                                              1.014    12.268
n814.out[0] (.names)                                             0.261    12.529
n815.in[2] (.names)                                              1.014    13.543
n815.out[0] (.names)                                             0.261    13.804
n816.in[2] (.names)                                              1.014    14.818
n816.out[0] (.names)                                             0.261    15.079
n801.in[3] (.names)                                              1.014    16.093
n801.out[0] (.names)                                             0.261    16.354
n817.in[2] (.names)                                              1.014    17.367
n817.out[0] (.names)                                             0.261    17.628
n800.in[1] (.names)                                              1.014    18.642
n800.out[0] (.names)                                             0.261    18.903
n804.in[0] (.names)                                              1.014    19.917
n804.out[0] (.names)                                             0.261    20.178
n820.in[1] (.names)                                              1.014    21.192
n820.out[0] (.names)                                             0.261    21.453
n821.in[0] (.names)                                              1.014    22.467
n821.out[0] (.names)                                             0.261    22.728
n822.in[1] (.names)                                              1.014    23.742
n822.out[0] (.names)                                             0.261    24.003
n824.in[1] (.names)                                              1.014    25.016
n824.out[0] (.names)                                             0.261    25.277
n825.in[1] (.names)                                              1.014    26.291
n825.out[0] (.names)                                             0.261    26.552
n826.in[0] (.names)                                              1.014    27.566
n826.out[0] (.names)                                             0.261    27.827
n806.in[0] (.names)                                              1.014    28.841
n806.out[0] (.names)                                             0.261    29.102
n827.in[0] (.names)                                              1.014    30.116
n827.out[0] (.names)                                             0.261    30.377
n828.in[0] (.names)                                              1.014    31.390
n828.out[0] (.names)                                             0.261    31.651
n1278.in[0] (.names)                                             1.014    32.665
n1278.out[0] (.names)                                            0.261    32.926
n1279.in[2] (.names)                                             1.014    33.940
n1279.out[0] (.names)                                            0.261    34.201
n1280.in[2] (.names)                                             1.014    35.215
n1280.out[0] (.names)                                            0.261    35.476
n1282.in[0] (.names)                                             1.014    36.490
n1282.out[0] (.names)                                            0.261    36.751
n1285.in[1] (.names)                                             1.014    37.765
n1285.out[0] (.names)                                            0.261    38.026
n1294.in[2] (.names)                                             1.014    39.039
n1294.out[0] (.names)                                            0.261    39.300
n1297.in[2] (.names)                                             1.014    40.314
n1297.out[0] (.names)                                            0.261    40.575
n1298.in[0] (.names)                                             1.014    41.589
n1298.out[0] (.names)                                            0.261    41.850
n1299.in[0] (.names)                                             1.014    42.864
n1299.out[0] (.names)                                            0.261    43.125
n1300.in[0] (.names)                                             1.014    44.139
n1300.out[0] (.names)                                            0.261    44.400
n1304.in[1] (.names)                                             1.014    45.413
n1304.out[0] (.names)                                            0.261    45.674
n1305.in[3] (.names)                                             1.014    46.688
n1305.out[0] (.names)                                            0.261    46.949
n1307.in[2] (.names)                                             1.014    47.963
n1307.out[0] (.names)                                            0.261    48.224
n339.in[1] (.names)                                              1.014    49.238
n339.out[0] (.names)                                             0.261    49.499
n340.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n231.Q[0] (.latch clocked by pclk)
Endpoint  : n282.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n231.clk[0] (.latch)                                             1.014     1.014
n231.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1576.in[1] (.names)                                             1.014     2.070
n1576.out[0] (.names)                                            0.261     2.331
n1577.in[0] (.names)                                             1.014     3.344
n1577.out[0] (.names)                                            0.261     3.605
n1578.in[2] (.names)                                             1.014     4.619
n1578.out[0] (.names)                                            0.261     4.880
n1579.in[1] (.names)                                             1.014     5.894
n1579.out[0] (.names)                                            0.261     6.155
n1580.in[0] (.names)                                             1.014     7.169
n1580.out[0] (.names)                                            0.261     7.430
n1591.in[0] (.names)                                             1.014     8.444
n1591.out[0] (.names)                                            0.261     8.705
n1593.in[1] (.names)                                             1.014     9.719
n1593.out[0] (.names)                                            0.261     9.980
n1590.in[0] (.names)                                             1.014    10.993
n1590.out[0] (.names)                                            0.261    11.254
n1587.in[0] (.names)                                             1.014    12.268
n1587.out[0] (.names)                                            0.261    12.529
n1645.in[2] (.names)                                             1.014    13.543
n1645.out[0] (.names)                                            0.261    13.804
n1646.in[1] (.names)                                             1.014    14.818
n1646.out[0] (.names)                                            0.261    15.079
n1647.in[2] (.names)                                             1.014    16.093
n1647.out[0] (.names)                                            0.261    16.354
n1648.in[0] (.names)                                             1.014    17.367
n1648.out[0] (.names)                                            0.261    17.628
n1649.in[1] (.names)                                             1.014    18.642
n1649.out[0] (.names)                                            0.261    18.903
n1650.in[1] (.names)                                             1.014    19.917
n1650.out[0] (.names)                                            0.261    20.178
n1618.in[0] (.names)                                             1.014    21.192
n1618.out[0] (.names)                                            0.261    21.453
n1626.in[0] (.names)                                             1.014    22.467
n1626.out[0] (.names)                                            0.261    22.728
n1627.in[1] (.names)                                             1.014    23.742
n1627.out[0] (.names)                                            0.261    24.003
n1622.in[0] (.names)                                             1.014    25.016
n1622.out[0] (.names)                                            0.261    25.277
n1623.in[0] (.names)                                             1.014    26.291
n1623.out[0] (.names)                                            0.261    26.552
n1628.in[1] (.names)                                             1.014    27.566
n1628.out[0] (.names)                                            0.261    27.827
n1629.in[1] (.names)                                             1.014    28.841
n1629.out[0] (.names)                                            0.261    29.102
n1638.in[0] (.names)                                             1.014    30.116
n1638.out[0] (.names)                                            0.261    30.377
n1639.in[0] (.names)                                             1.014    31.390
n1639.out[0] (.names)                                            0.261    31.651
n1631.in[0] (.names)                                             1.014    32.665
n1631.out[0] (.names)                                            0.261    32.926
n1632.in[3] (.names)                                             1.014    33.940
n1632.out[0] (.names)                                            0.261    34.201
n1633.in[2] (.names)                                             1.014    35.215
n1633.out[0] (.names)                                            0.261    35.476
n1634.in[0] (.names)                                             1.014    36.490
n1634.out[0] (.names)                                            0.261    36.751
n1635.in[1] (.names)                                             1.014    37.765
n1635.out[0] (.names)                                            0.261    38.026
n1636.in[0] (.names)                                             1.014    39.039
n1636.out[0] (.names)                                            0.261    39.300
n1641.in[1] (.names)                                             1.014    40.314
n1641.out[0] (.names)                                            0.261    40.575
n184.in[0] (.names)                                              1.014    41.589
n184.out[0] (.names)                                             0.261    41.850
n1642.in[0] (.names)                                             1.014    42.864
n1642.out[0] (.names)                                            0.261    43.125
n297.in[1] (.names)                                              1.014    44.139
n297.out[0] (.names)                                             0.261    44.400
n1643.in[0] (.names)                                             1.014    45.413
n1643.out[0] (.names)                                            0.261    45.674
n1644.in[0] (.names)                                             1.014    46.688
n1644.out[0] (.names)                                            0.261    46.949
n283.in[0] (.names)                                              1.014    47.963
n283.out[0] (.names)                                             0.261    48.224
n281.in[0] (.names)                                              1.014    49.238
n281.out[0] (.names)                                             0.261    49.499
n282.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n282.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n2386.Q[0] (.latch clocked by pclk)
Endpoint  : n4182.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2386.clk[0] (.latch)                                            1.014     1.014
n2386.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4252.in[1] (.names)                                             1.014     2.070
n4252.out[0] (.names)                                            0.261     2.331
n4253.in[0] (.names)                                             1.014     3.344
n4253.out[0] (.names)                                            0.261     3.605
n4231.in[1] (.names)                                             1.014     4.619
n4231.out[0] (.names)                                            0.261     4.880
n4255.in[1] (.names)                                             1.014     5.894
n4255.out[0] (.names)                                            0.261     6.155
n4254.in[0] (.names)                                             1.014     7.169
n4254.out[0] (.names)                                            0.261     7.430
n4213.in[0] (.names)                                             1.014     8.444
n4213.out[0] (.names)                                            0.261     8.705
n4212.in[1] (.names)                                             1.014     9.719
n4212.out[0] (.names)                                            0.261     9.980
n4400.in[2] (.names)                                             1.014    10.993
n4400.out[0] (.names)                                            0.261    11.254
n4403.in[1] (.names)                                             1.014    12.268
n4403.out[0] (.names)                                            0.261    12.529
n4405.in[0] (.names)                                             1.014    13.543
n4405.out[0] (.names)                                            0.261    13.804
n4406.in[0] (.names)                                             1.014    14.818
n4406.out[0] (.names)                                            0.261    15.079
n4279.in[1] (.names)                                             1.014    16.093
n4279.out[0] (.names)                                            0.261    16.354
n4280.in[0] (.names)                                             1.014    17.367
n4280.out[0] (.names)                                            0.261    17.628
n4276.in[1] (.names)                                             1.014    18.642
n4276.out[0] (.names)                                            0.261    18.903
n4258.in[0] (.names)                                             1.014    19.917
n4258.out[0] (.names)                                            0.261    20.178
n4259.in[3] (.names)                                             1.014    21.192
n4259.out[0] (.names)                                            0.261    21.453
n4346.in[0] (.names)                                             1.014    22.467
n4346.out[0] (.names)                                            0.261    22.728
n4350.in[1] (.names)                                             1.014    23.742
n4350.out[0] (.names)                                            0.261    24.003
n4351.in[1] (.names)                                             1.014    25.016
n4351.out[0] (.names)                                            0.261    25.277
n4352.in[1] (.names)                                             1.014    26.291
n4352.out[0] (.names)                                            0.261    26.552
n4354.in[0] (.names)                                             1.014    27.566
n4354.out[0] (.names)                                            0.261    27.827
n4347.in[1] (.names)                                             1.014    28.841
n4347.out[0] (.names)                                            0.261    29.102
n4348.in[0] (.names)                                             1.014    30.116
n4348.out[0] (.names)                                            0.261    30.377
n4356.in[2] (.names)                                             1.014    31.390
n4356.out[0] (.names)                                            0.261    31.651
n4357.in[0] (.names)                                             1.014    32.665
n4357.out[0] (.names)                                            0.261    32.926
n4358.in[1] (.names)                                             1.014    33.940
n4358.out[0] (.names)                                            0.261    34.201
n4359.in[0] (.names)                                             1.014    35.215
n4359.out[0] (.names)                                            0.261    35.476
n4360.in[0] (.names)                                             1.014    36.490
n4360.out[0] (.names)                                            0.261    36.751
n4361.in[1] (.names)                                             1.014    37.765
n4361.out[0] (.names)                                            0.261    38.026
n4363.in[0] (.names)                                             1.014    39.039
n4363.out[0] (.names)                                            0.261    39.300
n4365.in[0] (.names)                                             1.014    40.314
n4365.out[0] (.names)                                            0.261    40.575
n4366.in[0] (.names)                                             1.014    41.589
n4366.out[0] (.names)                                            0.261    41.850
n4368.in[2] (.names)                                             1.014    42.864
n4368.out[0] (.names)                                            0.261    43.125
n153.in[0] (.names)                                              1.014    44.139
n153.out[0] (.names)                                             0.261    44.400
n4369.in[0] (.names)                                             1.014    45.413
n4369.out[0] (.names)                                            0.261    45.674
n4370.in[0] (.names)                                             1.014    46.688
n4370.out[0] (.names)                                            0.261    46.949
n4371.in[0] (.names)                                             1.014    47.963
n4371.out[0] (.names)                                            0.261    48.224
n4181.in[1] (.names)                                             1.014    49.238
n4181.out[0] (.names)                                            0.261    49.499
n4182.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4182.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n8100.Q[0] (.latch clocked by pclk)
Endpoint  : n5078.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8100.clk[0] (.latch)                                            1.014     1.014
n8100.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8102.in[0] (.names)                                             1.014     3.344
n8102.out[0] (.names)                                            0.261     3.605
n8103.in[0] (.names)                                             1.014     4.619
n8103.out[0] (.names)                                            0.261     4.880
n8106.in[0] (.names)                                             1.014     5.894
n8106.out[0] (.names)                                            0.261     6.155
n8107.in[1] (.names)                                             1.014     7.169
n8107.out[0] (.names)                                            0.261     7.430
n8110.in[0] (.names)                                             1.014     8.444
n8110.out[0] (.names)                                            0.261     8.705
n8111.in[0] (.names)                                             1.014     9.719
n8111.out[0] (.names)                                            0.261     9.980
n8112.in[1] (.names)                                             1.014    10.993
n8112.out[0] (.names)                                            0.261    11.254
n8130.in[0] (.names)                                             1.014    12.268
n8130.out[0] (.names)                                            0.261    12.529
n8131.in[0] (.names)                                             1.014    13.543
n8131.out[0] (.names)                                            0.261    13.804
n8132.in[1] (.names)                                             1.014    14.818
n8132.out[0] (.names)                                            0.261    15.079
n8135.in[3] (.names)                                             1.014    16.093
n8135.out[0] (.names)                                            0.261    16.354
n8136.in[0] (.names)                                             1.014    17.367
n8136.out[0] (.names)                                            0.261    17.628
n8138.in[1] (.names)                                             1.014    18.642
n8138.out[0] (.names)                                            0.261    18.903
n8140.in[0] (.names)                                             1.014    19.917
n8140.out[0] (.names)                                            0.261    20.178
n8141.in[0] (.names)                                             1.014    21.192
n8141.out[0] (.names)                                            0.261    21.453
n8142.in[0] (.names)                                             1.014    22.467
n8142.out[0] (.names)                                            0.261    22.728
n8143.in[0] (.names)                                             1.014    23.742
n8143.out[0] (.names)                                            0.261    24.003
n8144.in[0] (.names)                                             1.014    25.016
n8144.out[0] (.names)                                            0.261    25.277
n8146.in[1] (.names)                                             1.014    26.291
n8146.out[0] (.names)                                            0.261    26.552
n2347.in[0] (.names)                                             1.014    27.566
n2347.out[0] (.names)                                            0.261    27.827
n5069.in[0] (.names)                                             1.014    28.841
n5069.out[0] (.names)                                            0.261    29.102
n5071.in[1] (.names)                                             1.014    30.116
n5071.out[0] (.names)                                            0.261    30.377
n5073.in[1] (.names)                                             1.014    31.390
n5073.out[0] (.names)                                            0.261    31.651
n5079.in[1] (.names)                                             1.014    32.665
n5079.out[0] (.names)                                            0.261    32.926
n5080.in[2] (.names)                                             1.014    33.940
n5080.out[0] (.names)                                            0.261    34.201
n5082.in[2] (.names)                                             1.014    35.215
n5082.out[0] (.names)                                            0.261    35.476
n5083.in[0] (.names)                                             1.014    36.490
n5083.out[0] (.names)                                            0.261    36.751
n5007.in[1] (.names)                                             1.014    37.765
n5007.out[0] (.names)                                            0.261    38.026
n5008.in[0] (.names)                                             1.014    39.039
n5008.out[0] (.names)                                            0.261    39.300
n5085.in[0] (.names)                                             1.014    40.314
n5085.out[0] (.names)                                            0.261    40.575
n5086.in[0] (.names)                                             1.014    41.589
n5086.out[0] (.names)                                            0.261    41.850
n5074.in[0] (.names)                                             1.014    42.864
n5074.out[0] (.names)                                            0.261    43.125
n5075.in[2] (.names)                                             1.014    44.139
n5075.out[0] (.names)                                            0.261    44.400
n5088.in[0] (.names)                                             1.014    45.413
n5088.out[0] (.names)                                            0.261    45.674
n4189.in[0] (.names)                                             1.014    46.688
n4189.out[0] (.names)                                            0.261    46.949
n5077.in[0] (.names)                                             1.014    47.963
n5077.out[0] (.names)                                            0.261    48.224
n4157.in[0] (.names)                                             1.014    49.238
n4157.out[0] (.names)                                            0.261    49.499
n5078.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5078.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n14229.Q[0] (.latch clocked by pclk)
Endpoint  : n13481.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14229.clk[0] (.latch)                                           1.014     1.014
n14229.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14246.in[0] (.names)                                            1.014     2.070
n14246.out[0] (.names)                                           0.261     2.331
n14247.in[3] (.names)                                            1.014     3.344
n14247.out[0] (.names)                                           0.261     3.605
n14248.in[1] (.names)                                            1.014     4.619
n14248.out[0] (.names)                                           0.261     4.880
n14249.in[1] (.names)                                            1.014     5.894
n14249.out[0] (.names)                                           0.261     6.155
n14250.in[2] (.names)                                            1.014     7.169
n14250.out[0] (.names)                                           0.261     7.430
n14251.in[2] (.names)                                            1.014     8.444
n14251.out[0] (.names)                                           0.261     8.705
n14252.in[0] (.names)                                            1.014     9.719
n14252.out[0] (.names)                                           0.261     9.980
n14681.in[0] (.names)                                            1.014    10.993
n14681.out[0] (.names)                                           0.261    11.254
n14682.in[2] (.names)                                            1.014    12.268
n14682.out[0] (.names)                                           0.261    12.529
n14685.in[2] (.names)                                            1.014    13.543
n14685.out[0] (.names)                                           0.261    13.804
n14674.in[2] (.names)                                            1.014    14.818
n14674.out[0] (.names)                                           0.261    15.079
n14723.in[2] (.names)                                            1.014    16.093
n14723.out[0] (.names)                                           0.261    16.354
n14730.in[2] (.names)                                            1.014    17.367
n14730.out[0] (.names)                                           0.261    17.628
n14725.in[1] (.names)                                            1.014    18.642
n14725.out[0] (.names)                                           0.261    18.903
n14728.in[0] (.names)                                            1.014    19.917
n14728.out[0] (.names)                                           0.261    20.178
n14729.in[0] (.names)                                            1.014    21.192
n14729.out[0] (.names)                                           0.261    21.453
n14731.in[1] (.names)                                            1.014    22.467
n14731.out[0] (.names)                                           0.261    22.728
n14733.in[1] (.names)                                            1.014    23.742
n14733.out[0] (.names)                                           0.261    24.003
n14734.in[0] (.names)                                            1.014    25.016
n14734.out[0] (.names)                                           0.261    25.277
n14735.in[0] (.names)                                            1.014    26.291
n14735.out[0] (.names)                                           0.261    26.552
n14736.in[0] (.names)                                            1.014    27.566
n14736.out[0] (.names)                                           0.261    27.827
n14739.in[2] (.names)                                            1.014    28.841
n14739.out[0] (.names)                                           0.261    29.102
n14742.in[1] (.names)                                            1.014    30.116
n14742.out[0] (.names)                                           0.261    30.377
n14675.in[3] (.names)                                            1.014    31.390
n14675.out[0] (.names)                                           0.261    31.651
n14745.in[0] (.names)                                            1.014    32.665
n14745.out[0] (.names)                                           0.261    32.926
n14746.in[0] (.names)                                            1.014    33.940
n14746.out[0] (.names)                                           0.261    34.201
n14748.in[1] (.names)                                            1.014    35.215
n14748.out[0] (.names)                                           0.261    35.476
n14749.in[0] (.names)                                            1.014    36.490
n14749.out[0] (.names)                                           0.261    36.751
n14750.in[0] (.names)                                            1.014    37.765
n14750.out[0] (.names)                                           0.261    38.026
n14762.in[1] (.names)                                            1.014    39.039
n14762.out[0] (.names)                                           0.261    39.300
n14763.in[0] (.names)                                            1.014    40.314
n14763.out[0] (.names)                                           0.261    40.575
n14760.in[0] (.names)                                            1.014    41.589
n14760.out[0] (.names)                                           0.261    41.850
n14761.in[0] (.names)                                            1.014    42.864
n14761.out[0] (.names)                                           0.261    43.125
n14764.in[1] (.names)                                            1.014    44.139
n14764.out[0] (.names)                                           0.261    44.400
n14765.in[1] (.names)                                            1.014    45.413
n14765.out[0] (.names)                                           0.261    45.674
n14766.in[0] (.names)                                            1.014    46.688
n14766.out[0] (.names)                                           0.261    46.949
n145.in[1] (.names)                                              1.014    47.963
n145.out[0] (.names)                                             0.261    48.224
n13480.in[0] (.names)                                            1.014    49.238
n13480.out[0] (.names)                                           0.261    49.499
n13481.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13481.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n14229.Q[0] (.latch clocked by pclk)
Endpoint  : n13551.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14229.clk[0] (.latch)                                           1.014     1.014
n14229.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14246.in[0] (.names)                                            1.014     2.070
n14246.out[0] (.names)                                           0.261     2.331
n14247.in[3] (.names)                                            1.014     3.344
n14247.out[0] (.names)                                           0.261     3.605
n14248.in[1] (.names)                                            1.014     4.619
n14248.out[0] (.names)                                           0.261     4.880
n14249.in[1] (.names)                                            1.014     5.894
n14249.out[0] (.names)                                           0.261     6.155
n14250.in[2] (.names)                                            1.014     7.169
n14250.out[0] (.names)                                           0.261     7.430
n14251.in[2] (.names)                                            1.014     8.444
n14251.out[0] (.names)                                           0.261     8.705
n14252.in[0] (.names)                                            1.014     9.719
n14252.out[0] (.names)                                           0.261     9.980
n14681.in[0] (.names)                                            1.014    10.993
n14681.out[0] (.names)                                           0.261    11.254
n14682.in[2] (.names)                                            1.014    12.268
n14682.out[0] (.names)                                           0.261    12.529
n14685.in[2] (.names)                                            1.014    13.543
n14685.out[0] (.names)                                           0.261    13.804
n14674.in[2] (.names)                                            1.014    14.818
n14674.out[0] (.names)                                           0.261    15.079
n14723.in[2] (.names)                                            1.014    16.093
n14723.out[0] (.names)                                           0.261    16.354
n14730.in[2] (.names)                                            1.014    17.367
n14730.out[0] (.names)                                           0.261    17.628
n14725.in[1] (.names)                                            1.014    18.642
n14725.out[0] (.names)                                           0.261    18.903
n14728.in[0] (.names)                                            1.014    19.917
n14728.out[0] (.names)                                           0.261    20.178
n14729.in[0] (.names)                                            1.014    21.192
n14729.out[0] (.names)                                           0.261    21.453
n14731.in[1] (.names)                                            1.014    22.467
n14731.out[0] (.names)                                           0.261    22.728
n14733.in[1] (.names)                                            1.014    23.742
n14733.out[0] (.names)                                           0.261    24.003
n14734.in[0] (.names)                                            1.014    25.016
n14734.out[0] (.names)                                           0.261    25.277
n14735.in[0] (.names)                                            1.014    26.291
n14735.out[0] (.names)                                           0.261    26.552
n14736.in[0] (.names)                                            1.014    27.566
n14736.out[0] (.names)                                           0.261    27.827
n14739.in[2] (.names)                                            1.014    28.841
n14739.out[0] (.names)                                           0.261    29.102
n14742.in[1] (.names)                                            1.014    30.116
n14742.out[0] (.names)                                           0.261    30.377
n14675.in[3] (.names)                                            1.014    31.390
n14675.out[0] (.names)                                           0.261    31.651
n14533.in[2] (.names)                                            1.014    32.665
n14533.out[0] (.names)                                           0.261    32.926
n14534.in[0] (.names)                                            1.014    33.940
n14534.out[0] (.names)                                           0.261    34.201
n14541.in[2] (.names)                                            1.014    35.215
n14541.out[0] (.names)                                           0.261    35.476
n14549.in[0] (.names)                                            1.014    36.490
n14549.out[0] (.names)                                           0.261    36.751
n14550.in[1] (.names)                                            1.014    37.765
n14550.out[0] (.names)                                           0.261    38.026
n14551.in[0] (.names)                                            1.014    39.039
n14551.out[0] (.names)                                           0.261    39.300
n14552.in[0] (.names)                                            1.014    40.314
n14552.out[0] (.names)                                           0.261    40.575
n14559.in[3] (.names)                                            1.014    41.589
n14559.out[0] (.names)                                           0.261    41.850
n14562.in[1] (.names)                                            1.014    42.864
n14562.out[0] (.names)                                           0.261    43.125
n14564.in[0] (.names)                                            1.014    44.139
n14564.out[0] (.names)                                           0.261    44.400
n14565.in[1] (.names)                                            1.014    45.413
n14565.out[0] (.names)                                           0.261    45.674
n14568.in[1] (.names)                                            1.014    46.688
n14568.out[0] (.names)                                           0.261    46.949
n14570.in[0] (.names)                                            1.014    47.963
n14570.out[0] (.names)                                           0.261    48.224
n13550.in[1] (.names)                                            1.014    49.238
n13550.out[0] (.names)                                           0.261    49.499
n13551.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13551.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n14229.Q[0] (.latch clocked by pclk)
Endpoint  : n13557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14229.clk[0] (.latch)                                           1.014     1.014
n14229.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14246.in[0] (.names)                                            1.014     2.070
n14246.out[0] (.names)                                           0.261     2.331
n14247.in[3] (.names)                                            1.014     3.344
n14247.out[0] (.names)                                           0.261     3.605
n14248.in[1] (.names)                                            1.014     4.619
n14248.out[0] (.names)                                           0.261     4.880
n14249.in[1] (.names)                                            1.014     5.894
n14249.out[0] (.names)                                           0.261     6.155
n14250.in[2] (.names)                                            1.014     7.169
n14250.out[0] (.names)                                           0.261     7.430
n14251.in[2] (.names)                                            1.014     8.444
n14251.out[0] (.names)                                           0.261     8.705
n14252.in[0] (.names)                                            1.014     9.719
n14252.out[0] (.names)                                           0.261     9.980
n14681.in[0] (.names)                                            1.014    10.993
n14681.out[0] (.names)                                           0.261    11.254
n14682.in[2] (.names)                                            1.014    12.268
n14682.out[0] (.names)                                           0.261    12.529
n14685.in[2] (.names)                                            1.014    13.543
n14685.out[0] (.names)                                           0.261    13.804
n14674.in[2] (.names)                                            1.014    14.818
n14674.out[0] (.names)                                           0.261    15.079
n14723.in[2] (.names)                                            1.014    16.093
n14723.out[0] (.names)                                           0.261    16.354
n14730.in[2] (.names)                                            1.014    17.367
n14730.out[0] (.names)                                           0.261    17.628
n14725.in[1] (.names)                                            1.014    18.642
n14725.out[0] (.names)                                           0.261    18.903
n14728.in[0] (.names)                                            1.014    19.917
n14728.out[0] (.names)                                           0.261    20.178
n14729.in[0] (.names)                                            1.014    21.192
n14729.out[0] (.names)                                           0.261    21.453
n14731.in[1] (.names)                                            1.014    22.467
n14731.out[0] (.names)                                           0.261    22.728
n14733.in[1] (.names)                                            1.014    23.742
n14733.out[0] (.names)                                           0.261    24.003
n14734.in[0] (.names)                                            1.014    25.016
n14734.out[0] (.names)                                           0.261    25.277
n14735.in[0] (.names)                                            1.014    26.291
n14735.out[0] (.names)                                           0.261    26.552
n14736.in[0] (.names)                                            1.014    27.566
n14736.out[0] (.names)                                           0.261    27.827
n14739.in[2] (.names)                                            1.014    28.841
n14739.out[0] (.names)                                           0.261    29.102
n14742.in[1] (.names)                                            1.014    30.116
n14742.out[0] (.names)                                           0.261    30.377
n14675.in[3] (.names)                                            1.014    31.390
n14675.out[0] (.names)                                           0.261    31.651
n14533.in[2] (.names)                                            1.014    32.665
n14533.out[0] (.names)                                           0.261    32.926
n14534.in[0] (.names)                                            1.014    33.940
n14534.out[0] (.names)                                           0.261    34.201
n14541.in[2] (.names)                                            1.014    35.215
n14541.out[0] (.names)                                           0.261    35.476
n14549.in[0] (.names)                                            1.014    36.490
n14549.out[0] (.names)                                           0.261    36.751
n14550.in[1] (.names)                                            1.014    37.765
n14550.out[0] (.names)                                           0.261    38.026
n14551.in[0] (.names)                                            1.014    39.039
n14551.out[0] (.names)                                           0.261    39.300
n14552.in[0] (.names)                                            1.014    40.314
n14552.out[0] (.names)                                           0.261    40.575
n14559.in[3] (.names)                                            1.014    41.589
n14559.out[0] (.names)                                           0.261    41.850
n14562.in[1] (.names)                                            1.014    42.864
n14562.out[0] (.names)                                           0.261    43.125
n14564.in[0] (.names)                                            1.014    44.139
n14564.out[0] (.names)                                           0.261    44.400
n14565.in[1] (.names)                                            1.014    45.413
n14565.out[0] (.names)                                           0.261    45.674
n14566.in[0] (.names)                                            1.014    46.688
n14566.out[0] (.names)                                           0.261    46.949
n14567.in[0] (.names)                                            1.014    47.963
n14567.out[0] (.names)                                           0.261    48.224
n13556.in[0] (.names)                                            1.014    49.238
n13556.out[0] (.names)                                           0.261    49.499
n13557.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13557.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n14229.Q[0] (.latch clocked by pclk)
Endpoint  : n14211.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14229.clk[0] (.latch)                                           1.014     1.014
n14229.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14246.in[0] (.names)                                            1.014     2.070
n14246.out[0] (.names)                                           0.261     2.331
n14247.in[3] (.names)                                            1.014     3.344
n14247.out[0] (.names)                                           0.261     3.605
n14248.in[1] (.names)                                            1.014     4.619
n14248.out[0] (.names)                                           0.261     4.880
n14249.in[1] (.names)                                            1.014     5.894
n14249.out[0] (.names)                                           0.261     6.155
n14250.in[2] (.names)                                            1.014     7.169
n14250.out[0] (.names)                                           0.261     7.430
n14251.in[2] (.names)                                            1.014     8.444
n14251.out[0] (.names)                                           0.261     8.705
n14252.in[0] (.names)                                            1.014     9.719
n14252.out[0] (.names)                                           0.261     9.980
n14253.in[0] (.names)                                            1.014    10.993
n14253.out[0] (.names)                                           0.261    11.254
n14380.in[1] (.names)                                            1.014    12.268
n14380.out[0] (.names)                                           0.261    12.529
n14381.in[0] (.names)                                            1.014    13.543
n14381.out[0] (.names)                                           0.261    13.804
n14382.in[1] (.names)                                            1.014    14.818
n14382.out[0] (.names)                                           0.261    15.079
n14383.in[0] (.names)                                            1.014    16.093
n14383.out[0] (.names)                                           0.261    16.354
n14375.in[0] (.names)                                            1.014    17.367
n14375.out[0] (.names)                                           0.261    17.628
n14378.in[0] (.names)                                            1.014    18.642
n14378.out[0] (.names)                                           0.261    18.903
n14389.in[1] (.names)                                            1.014    19.917
n14389.out[0] (.names)                                           0.261    20.178
n14384.in[1] (.names)                                            1.014    21.192
n14384.out[0] (.names)                                           0.261    21.453
n14385.in[0] (.names)                                            1.014    22.467
n14385.out[0] (.names)                                           0.261    22.728
n14493.in[0] (.names)                                            1.014    23.742
n14493.out[0] (.names)                                           0.261    24.003
n14494.in[3] (.names)                                            1.014    25.016
n14494.out[0] (.names)                                           0.261    25.277
n14466.in[1] (.names)                                            1.014    26.291
n14466.out[0] (.names)                                           0.261    26.552
n14457.in[0] (.names)                                            1.014    27.566
n14457.out[0] (.names)                                           0.261    27.827
n14439.in[1] (.names)                                            1.014    28.841
n14439.out[0] (.names)                                           0.261    29.102
n14440.in[0] (.names)                                            1.014    30.116
n14440.out[0] (.names)                                           0.261    30.377
n14441.in[0] (.names)                                            1.014    31.390
n14441.out[0] (.names)                                           0.261    31.651
n14442.in[0] (.names)                                            1.014    32.665
n14442.out[0] (.names)                                           0.261    32.926
n14443.in[0] (.names)                                            1.014    33.940
n14443.out[0] (.names)                                           0.261    34.201
n14444.in[0] (.names)                                            1.014    35.215
n14444.out[0] (.names)                                           0.261    35.476
n14445.in[0] (.names)                                            1.014    36.490
n14445.out[0] (.names)                                           0.261    36.751
n14448.in[0] (.names)                                            1.014    37.765
n14448.out[0] (.names)                                           0.261    38.026
n14449.in[0] (.names)                                            1.014    39.039
n14449.out[0] (.names)                                           0.261    39.300
n14451.in[0] (.names)                                            1.014    40.314
n14451.out[0] (.names)                                           0.261    40.575
n14452.in[0] (.names)                                            1.014    41.589
n14452.out[0] (.names)                                           0.261    41.850
n14454.in[0] (.names)                                            1.014    42.864
n14454.out[0] (.names)                                           0.261    43.125
n14455.in[1] (.names)                                            1.014    44.139
n14455.out[0] (.names)                                           0.261    44.400
n14500.in[2] (.names)                                            1.014    45.413
n14500.out[0] (.names)                                           0.261    45.674
n14184.in[1] (.names)                                            1.014    46.688
n14184.out[0] (.names)                                           0.261    46.949
n14501.in[0] (.names)                                            1.014    47.963
n14501.out[0] (.names)                                           0.261    48.224
n14210.in[1] (.names)                                            1.014    49.238
n14210.out[0] (.names)                                           0.261    49.499
n14211.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14211.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n14229.Q[0] (.latch clocked by pclk)
Endpoint  : n13501.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14229.clk[0] (.latch)                                           1.014     1.014
n14229.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14246.in[0] (.names)                                            1.014     2.070
n14246.out[0] (.names)                                           0.261     2.331
n14247.in[3] (.names)                                            1.014     3.344
n14247.out[0] (.names)                                           0.261     3.605
n14248.in[1] (.names)                                            1.014     4.619
n14248.out[0] (.names)                                           0.261     4.880
n14249.in[1] (.names)                                            1.014     5.894
n14249.out[0] (.names)                                           0.261     6.155
n14250.in[2] (.names)                                            1.014     7.169
n14250.out[0] (.names)                                           0.261     7.430
n14251.in[2] (.names)                                            1.014     8.444
n14251.out[0] (.names)                                           0.261     8.705
n14252.in[0] (.names)                                            1.014     9.719
n14252.out[0] (.names)                                           0.261     9.980
n14253.in[0] (.names)                                            1.014    10.993
n14253.out[0] (.names)                                           0.261    11.254
n14380.in[1] (.names)                                            1.014    12.268
n14380.out[0] (.names)                                           0.261    12.529
n14381.in[0] (.names)                                            1.014    13.543
n14381.out[0] (.names)                                           0.261    13.804
n14382.in[1] (.names)                                            1.014    14.818
n14382.out[0] (.names)                                           0.261    15.079
n14383.in[0] (.names)                                            1.014    16.093
n14383.out[0] (.names)                                           0.261    16.354
n14375.in[0] (.names)                                            1.014    17.367
n14375.out[0] (.names)                                           0.261    17.628
n14378.in[0] (.names)                                            1.014    18.642
n14378.out[0] (.names)                                           0.261    18.903
n14389.in[1] (.names)                                            1.014    19.917
n14389.out[0] (.names)                                           0.261    20.178
n14384.in[1] (.names)                                            1.014    21.192
n14384.out[0] (.names)                                           0.261    21.453
n14385.in[0] (.names)                                            1.014    22.467
n14385.out[0] (.names)                                           0.261    22.728
n14458.in[1] (.names)                                            1.014    23.742
n14458.out[0] (.names)                                           0.261    24.003
n14461.in[0] (.names)                                            1.014    25.016
n14461.out[0] (.names)                                           0.261    25.277
n14462.in[0] (.names)                                            1.014    26.291
n14462.out[0] (.names)                                           0.261    26.552
n14459.in[1] (.names)                                            1.014    27.566
n14459.out[0] (.names)                                           0.261    27.827
n14460.in[0] (.names)                                            1.014    28.841
n14460.out[0] (.names)                                           0.261    29.102
n14463.in[1] (.names)                                            1.014    30.116
n14463.out[0] (.names)                                           0.261    30.377
n14467.in[1] (.names)                                            1.014    31.390
n14467.out[0] (.names)                                           0.261    31.651
n14469.in[0] (.names)                                            1.014    32.665
n14469.out[0] (.names)                                           0.261    32.926
n14475.in[0] (.names)                                            1.014    33.940
n14475.out[0] (.names)                                           0.261    34.201
n14476.in[1] (.names)                                            1.014    35.215
n14476.out[0] (.names)                                           0.261    35.476
n14477.in[0] (.names)                                            1.014    36.490
n14477.out[0] (.names)                                           0.261    36.751
n14479.in[1] (.names)                                            1.014    37.765
n14479.out[0] (.names)                                           0.261    38.026
n14480.in[0] (.names)                                            1.014    39.039
n14480.out[0] (.names)                                           0.261    39.300
n14481.in[0] (.names)                                            1.014    40.314
n14481.out[0] (.names)                                           0.261    40.575
n14482.in[0] (.names)                                            1.014    41.589
n14482.out[0] (.names)                                           0.261    41.850
n14488.in[2] (.names)                                            1.014    42.864
n14488.out[0] (.names)                                           0.261    43.125
n14489.in[0] (.names)                                            1.014    44.139
n14489.out[0] (.names)                                           0.261    44.400
n14208.in[0] (.names)                                            1.014    45.413
n14208.out[0] (.names)                                           0.261    45.674
n14490.in[0] (.names)                                            1.014    46.688
n14490.out[0] (.names)                                           0.261    46.949
n14230.in[0] (.names)                                            1.014    47.963
n14230.out[0] (.names)                                           0.261    48.224
n13500.in[0] (.names)                                            1.014    49.238
n13500.out[0] (.names)                                           0.261    49.499
n13501.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13501.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n13551.Q[0] (.latch clocked by pclk)
Endpoint  : n13553.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13551.clk[0] (.latch)                                           1.014     1.014
n13551.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14001.in[0] (.names)                                            1.014     2.070
n14001.out[0] (.names)                                           0.261     2.331
n14067.in[0] (.names)                                            1.014     3.344
n14067.out[0] (.names)                                           0.261     3.605
n14068.in[0] (.names)                                            1.014     4.619
n14068.out[0] (.names)                                           0.261     4.880
n14072.in[0] (.names)                                            1.014     5.894
n14072.out[0] (.names)                                           0.261     6.155
n14073.in[0] (.names)                                            1.014     7.169
n14073.out[0] (.names)                                           0.261     7.430
n14074.in[1] (.names)                                            1.014     8.444
n14074.out[0] (.names)                                           0.261     8.705
n14075.in[0] (.names)                                            1.014     9.719
n14075.out[0] (.names)                                           0.261     9.980
n14101.in[2] (.names)                                            1.014    10.993
n14101.out[0] (.names)                                           0.261    11.254
n14146.in[2] (.names)                                            1.014    12.268
n14146.out[0] (.names)                                           0.261    12.529
n14147.in[1] (.names)                                            1.014    13.543
n14147.out[0] (.names)                                           0.261    13.804
n14139.in[1] (.names)                                            1.014    14.818
n14139.out[0] (.names)                                           0.261    15.079
n14140.in[0] (.names)                                            1.014    16.093
n14140.out[0] (.names)                                           0.261    16.354
n14141.in[3] (.names)                                            1.014    17.367
n14141.out[0] (.names)                                           0.261    17.628
n14145.in[0] (.names)                                            1.014    18.642
n14145.out[0] (.names)                                           0.261    18.903
n14076.in[1] (.names)                                            1.014    19.917
n14076.out[0] (.names)                                           0.261    20.178
n14077.in[2] (.names)                                            1.014    21.192
n14077.out[0] (.names)                                           0.261    21.453
n14082.in[0] (.names)                                            1.014    22.467
n14082.out[0] (.names)                                           0.261    22.728
n14083.in[0] (.names)                                            1.014    23.742
n14083.out[0] (.names)                                           0.261    24.003
n14112.in[2] (.names)                                            1.014    25.016
n14112.out[0] (.names)                                           0.261    25.277
n14113.in[2] (.names)                                            1.014    26.291
n14113.out[0] (.names)                                           0.261    26.552
n14114.in[1] (.names)                                            1.014    27.566
n14114.out[0] (.names)                                           0.261    27.827
n14117.in[0] (.names)                                            1.014    28.841
n14117.out[0] (.names)                                           0.261    29.102
n14119.in[0] (.names)                                            1.014    30.116
n14119.out[0] (.names)                                           0.261    30.377
n14120.in[0] (.names)                                            1.014    31.390
n14120.out[0] (.names)                                           0.261    31.651
n14122.in[0] (.names)                                            1.014    32.665
n14122.out[0] (.names)                                           0.261    32.926
n14123.in[0] (.names)                                            1.014    33.940
n14123.out[0] (.names)                                           0.261    34.201
n14124.in[1] (.names)                                            1.014    35.215
n14124.out[0] (.names)                                           0.261    35.476
n117.in[0] (.names)                                              1.014    36.490
n117.out[0] (.names)                                             0.261    36.751
n14126.in[3] (.names)                                            1.014    37.765
n14126.out[0] (.names)                                           0.261    38.026
n14128.in[2] (.names)                                            1.014    39.039
n14128.out[0] (.names)                                           0.261    39.300
n14130.in[0] (.names)                                            1.014    40.314
n14130.out[0] (.names)                                           0.261    40.575
n14131.in[0] (.names)                                            1.014    41.589
n14131.out[0] (.names)                                           0.261    41.850
n14132.in[3] (.names)                                            1.014    42.864
n14132.out[0] (.names)                                           0.261    43.125
n14134.in[0] (.names)                                            1.014    44.139
n14134.out[0] (.names)                                           0.261    44.400
n14135.in[1] (.names)                                            1.014    45.413
n14135.out[0] (.names)                                           0.261    45.674
n14136.in[1] (.names)                                            1.014    46.688
n14136.out[0] (.names)                                           0.261    46.949
n116.in[0] (.names)                                              1.014    47.963
n116.out[0] (.names)                                             0.261    48.224
n13552.in[0] (.names)                                            1.014    49.238
n13552.out[0] (.names)                                           0.261    49.499
n13553.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13553.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n12559.Q[0] (.latch clocked by pclk)
Endpoint  : n12363.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12559.clk[0] (.latch)                                           1.014     1.014
n12559.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12561.in[0] (.names)                                            1.014     2.070
n12561.out[0] (.names)                                           0.261     2.331
n12562.in[0] (.names)                                            1.014     3.344
n12562.out[0] (.names)                                           0.261     3.605
n12563.in[0] (.names)                                            1.014     4.619
n12563.out[0] (.names)                                           0.261     4.880
n12564.in[0] (.names)                                            1.014     5.894
n12564.out[0] (.names)                                           0.261     6.155
n12565.in[0] (.names)                                            1.014     7.169
n12565.out[0] (.names)                                           0.261     7.430
n12567.in[2] (.names)                                            1.014     8.444
n12567.out[0] (.names)                                           0.261     8.705
n12576.in[0] (.names)                                            1.014     9.719
n12576.out[0] (.names)                                           0.261     9.980
n12572.in[0] (.names)                                            1.014    10.993
n12572.out[0] (.names)                                           0.261    11.254
n12571.in[0] (.names)                                            1.014    12.268
n12571.out[0] (.names)                                           0.261    12.529
n12574.in[0] (.names)                                            1.014    13.543
n12574.out[0] (.names)                                           0.261    13.804
n12575.in[0] (.names)                                            1.014    14.818
n12575.out[0] (.names)                                           0.261    15.079
n12577.in[1] (.names)                                            1.014    16.093
n12577.out[0] (.names)                                           0.261    16.354
n12579.in[0] (.names)                                            1.014    17.367
n12579.out[0] (.names)                                           0.261    17.628
n12580.in[0] (.names)                                            1.014    18.642
n12580.out[0] (.names)                                           0.261    18.903
n12581.in[0] (.names)                                            1.014    19.917
n12581.out[0] (.names)                                           0.261    20.178
n12582.in[0] (.names)                                            1.014    21.192
n12582.out[0] (.names)                                           0.261    21.453
n12583.in[0] (.names)                                            1.014    22.467
n12583.out[0] (.names)                                           0.261    22.728
n12586.in[0] (.names)                                            1.014    23.742
n12586.out[0] (.names)                                           0.261    24.003
n12588.in[1] (.names)                                            1.014    25.016
n12588.out[0] (.names)                                           0.261    25.277
n12590.in[3] (.names)                                            1.014    26.291
n12590.out[0] (.names)                                           0.261    26.552
n12593.in[1] (.names)                                            1.014    27.566
n12593.out[0] (.names)                                           0.261    27.827
n12585.in[0] (.names)                                            1.014    28.841
n12585.out[0] (.names)                                           0.261    29.102
n13033.in[2] (.names)                                            1.014    30.116
n13033.out[0] (.names)                                           0.261    30.377
n13034.in[1] (.names)                                            1.014    31.390
n13034.out[0] (.names)                                           0.261    31.651
n13035.in[2] (.names)                                            1.014    32.665
n13035.out[0] (.names)                                           0.261    32.926
n13036.in[1] (.names)                                            1.014    33.940
n13036.out[0] (.names)                                           0.261    34.201
n13037.in[0] (.names)                                            1.014    35.215
n13037.out[0] (.names)                                           0.261    35.476
n13038.in[1] (.names)                                            1.014    36.490
n13038.out[0] (.names)                                           0.261    36.751
n13039.in[0] (.names)                                            1.014    37.765
n13039.out[0] (.names)                                           0.261    38.026
n13040.in[0] (.names)                                            1.014    39.039
n13040.out[0] (.names)                                           0.261    39.300
n13042.in[1] (.names)                                            1.014    40.314
n13042.out[0] (.names)                                           0.261    40.575
n13044.in[1] (.names)                                            1.014    41.589
n13044.out[0] (.names)                                           0.261    41.850
n13046.in[1] (.names)                                            1.014    42.864
n13046.out[0] (.names)                                           0.261    43.125
n13051.in[2] (.names)                                            1.014    44.139
n13051.out[0] (.names)                                           0.261    44.400
n8400.in[0] (.names)                                             1.014    45.413
n8400.out[0] (.names)                                            0.261    45.674
n13052.in[0] (.names)                                            1.014    46.688
n13052.out[0] (.names)                                           0.261    46.949
n8412.in[0] (.names)                                             1.014    47.963
n8412.out[0] (.names)                                            0.261    48.224
n12362.in[0] (.names)                                            1.014    49.238
n12362.out[0] (.names)                                           0.261    49.499
n12363.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12363.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n12007.Q[0] (.latch clocked by pclk)
Endpoint  : n12003.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12007.clk[0] (.latch)                                           1.014     1.014
n12007.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12147.in[0] (.names)                                            1.014     2.070
n12147.out[0] (.names)                                           0.261     2.331
n12149.in[0] (.names)                                            1.014     3.344
n12149.out[0] (.names)                                           0.261     3.605
n12168.in[0] (.names)                                            1.014     4.619
n12168.out[0] (.names)                                           0.261     4.880
n12280.in[3] (.names)                                            1.014     5.894
n12280.out[0] (.names)                                           0.261     6.155
n12283.in[1] (.names)                                            1.014     7.169
n12283.out[0] (.names)                                           0.261     7.430
n12284.in[0] (.names)                                            1.014     8.444
n12284.out[0] (.names)                                           0.261     8.705
n12171.in[1] (.names)                                            1.014     9.719
n12171.out[0] (.names)                                           0.261     9.980
n12211.in[0] (.names)                                            1.014    10.993
n12211.out[0] (.names)                                           0.261    11.254
n12235.in[0] (.names)                                            1.014    12.268
n12235.out[0] (.names)                                           0.261    12.529
n12272.in[0] (.names)                                            1.014    13.543
n12272.out[0] (.names)                                           0.261    13.804
n12240.in[0] (.names)                                            1.014    14.818
n12240.out[0] (.names)                                           0.261    15.079
n12241.in[0] (.names)                                            1.014    16.093
n12241.out[0] (.names)                                           0.261    16.354
n12254.in[0] (.names)                                            1.014    17.367
n12254.out[0] (.names)                                           0.261    17.628
n12259.in[0] (.names)                                            1.014    18.642
n12259.out[0] (.names)                                           0.261    18.903
n12245.in[1] (.names)                                            1.014    19.917
n12245.out[0] (.names)                                           0.261    20.178
n12246.in[1] (.names)                                            1.014    21.192
n12246.out[0] (.names)                                           0.261    21.453
n12247.in[0] (.names)                                            1.014    22.467
n12247.out[0] (.names)                                           0.261    22.728
n12248.in[0] (.names)                                            1.014    23.742
n12248.out[0] (.names)                                           0.261    24.003
n12249.in[0] (.names)                                            1.014    25.016
n12249.out[0] (.names)                                           0.261    25.277
n12252.in[0] (.names)                                            1.014    26.291
n12252.out[0] (.names)                                           0.261    26.552
n12260.in[0] (.names)                                            1.014    27.566
n12260.out[0] (.names)                                           0.261    27.827
n12243.in[0] (.names)                                            1.014    28.841
n12243.out[0] (.names)                                           0.261    29.102
n12244.in[1] (.names)                                            1.014    30.116
n12244.out[0] (.names)                                           0.261    30.377
n12251.in[1] (.names)                                            1.014    31.390
n12251.out[0] (.names)                                           0.261    31.651
n12238.in[0] (.names)                                            1.014    32.665
n12238.out[0] (.names)                                           0.261    32.926
n12239.in[1] (.names)                                            1.014    33.940
n12239.out[0] (.names)                                           0.261    34.201
n12261.in[0] (.names)                                            1.014    35.215
n12261.out[0] (.names)                                           0.261    35.476
n12262.in[0] (.names)                                            1.014    36.490
n12262.out[0] (.names)                                           0.261    36.751
n12273.in[1] (.names)                                            1.014    37.765
n12273.out[0] (.names)                                           0.261    38.026
n12274.in[0] (.names)                                            1.014    39.039
n12274.out[0] (.names)                                           0.261    39.300
n12275.in[1] (.names)                                            1.014    40.314
n12275.out[0] (.names)                                           0.261    40.575
n12276.in[1] (.names)                                            1.014    41.589
n12276.out[0] (.names)                                           0.261    41.850
n12277.in[0] (.names)                                            1.014    42.864
n12277.out[0] (.names)                                           0.261    43.125
n12278.in[1] (.names)                                            1.014    44.139
n12278.out[0] (.names)                                           0.261    44.400
n12030.in[0] (.names)                                            1.014    45.413
n12030.out[0] (.names)                                           0.261    45.674
n12279.in[0] (.names)                                            1.014    46.688
n12279.out[0] (.names)                                           0.261    46.949
n12014.in[0] (.names)                                            1.014    47.963
n12014.out[0] (.names)                                           0.261    48.224
n12002.in[0] (.names)                                            1.014    49.238
n12002.out[0] (.names)                                           0.261    49.499
n12003.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12003.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n12007.Q[0] (.latch clocked by pclk)
Endpoint  : n11997.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12007.clk[0] (.latch)                                           1.014     1.014
n12007.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12147.in[0] (.names)                                            1.014     2.070
n12147.out[0] (.names)                                           0.261     2.331
n12149.in[0] (.names)                                            1.014     3.344
n12149.out[0] (.names)                                           0.261     3.605
n12168.in[0] (.names)                                            1.014     4.619
n12168.out[0] (.names)                                           0.261     4.880
n12280.in[3] (.names)                                            1.014     5.894
n12280.out[0] (.names)                                           0.261     6.155
n12283.in[1] (.names)                                            1.014     7.169
n12283.out[0] (.names)                                           0.261     7.430
n12284.in[0] (.names)                                            1.014     8.444
n12284.out[0] (.names)                                           0.261     8.705
n12171.in[1] (.names)                                            1.014     9.719
n12171.out[0] (.names)                                           0.261     9.980
n12211.in[0] (.names)                                            1.014    10.993
n12211.out[0] (.names)                                           0.261    11.254
n12212.in[0] (.names)                                            1.014    12.268
n12212.out[0] (.names)                                           0.261    12.529
n12214.in[0] (.names)                                            1.014    13.543
n12214.out[0] (.names)                                           0.261    13.804
n12215.in[1] (.names)                                            1.014    14.818
n12215.out[0] (.names)                                           0.261    15.079
n12216.in[0] (.names)                                            1.014    16.093
n12216.out[0] (.names)                                           0.261    16.354
n12217.in[0] (.names)                                            1.014    17.367
n12217.out[0] (.names)                                           0.261    17.628
n12218.in[1] (.names)                                            1.014    18.642
n12218.out[0] (.names)                                           0.261    18.903
n12219.in[1] (.names)                                            1.014    19.917
n12219.out[0] (.names)                                           0.261    20.178
n12220.in[0] (.names)                                            1.014    21.192
n12220.out[0] (.names)                                           0.261    21.453
n12230.in[1] (.names)                                            1.014    22.467
n12230.out[0] (.names)                                           0.261    22.728
n12231.in[1] (.names)                                            1.014    23.742
n12231.out[0] (.names)                                           0.261    24.003
n12233.in[0] (.names)                                            1.014    25.016
n12233.out[0] (.names)                                           0.261    25.277
n12209.in[1] (.names)                                            1.014    26.291
n12209.out[0] (.names)                                           0.261    26.552
n12234.in[0] (.names)                                            1.014    27.566
n12234.out[0] (.names)                                           0.261    27.827
n12208.in[0] (.names)                                            1.014    28.841
n12208.out[0] (.names)                                           0.261    29.102
n12210.in[0] (.names)                                            1.014    30.116
n12210.out[0] (.names)                                           0.261    30.377
n12189.in[2] (.names)                                            1.014    31.390
n12189.out[0] (.names)                                           0.261    31.651
n12190.in[1] (.names)                                            1.014    32.665
n12190.out[0] (.names)                                           0.261    32.926
n12191.in[0] (.names)                                            1.014    33.940
n12191.out[0] (.names)                                           0.261    34.201
n12192.in[3] (.names)                                            1.014    35.215
n12192.out[0] (.names)                                           0.261    35.476
n12193.in[2] (.names)                                            1.014    36.490
n12193.out[0] (.names)                                           0.261    36.751
n12143.in[0] (.names)                                            1.014    37.765
n12143.out[0] (.names)                                           0.261    38.026
n12196.in[1] (.names)                                            1.014    39.039
n12196.out[0] (.names)                                           0.261    39.300
n12197.in[1] (.names)                                            1.014    40.314
n12197.out[0] (.names)                                           0.261    40.575
n12198.in[2] (.names)                                            1.014    41.589
n12198.out[0] (.names)                                           0.261    41.850
n12199.in[1] (.names)                                            1.014    42.864
n12199.out[0] (.names)                                           0.261    43.125
n12200.in[1] (.names)                                            1.014    44.139
n12200.out[0] (.names)                                           0.261    44.400
n12202.in[0] (.names)                                            1.014    45.413
n12202.out[0] (.names)                                           0.261    45.674
n12203.in[0] (.names)                                            1.014    46.688
n12203.out[0] (.names)                                           0.261    46.949
n12204.in[0] (.names)                                            1.014    47.963
n12204.out[0] (.names)                                           0.261    48.224
n11996.in[0] (.names)                                            1.014    49.238
n11996.out[0] (.names)                                           0.261    49.499
n11997.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11997.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n12007.Q[0] (.latch clocked by pclk)
Endpoint  : n8441.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12007.clk[0] (.latch)                                           1.014     1.014
n12007.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12147.in[0] (.names)                                            1.014     2.070
n12147.out[0] (.names)                                           0.261     2.331
n12149.in[0] (.names)                                            1.014     3.344
n12149.out[0] (.names)                                           0.261     3.605
n12168.in[0] (.names)                                            1.014     4.619
n12168.out[0] (.names)                                           0.261     4.880
n12280.in[3] (.names)                                            1.014     5.894
n12280.out[0] (.names)                                           0.261     6.155
n12283.in[1] (.names)                                            1.014     7.169
n12283.out[0] (.names)                                           0.261     7.430
n12284.in[0] (.names)                                            1.014     8.444
n12284.out[0] (.names)                                           0.261     8.705
n12171.in[1] (.names)                                            1.014     9.719
n12171.out[0] (.names)                                           0.261     9.980
n12211.in[0] (.names)                                            1.014    10.993
n12211.out[0] (.names)                                           0.261    11.254
n12212.in[0] (.names)                                            1.014    12.268
n12212.out[0] (.names)                                           0.261    12.529
n12214.in[0] (.names)                                            1.014    13.543
n12214.out[0] (.names)                                           0.261    13.804
n12215.in[1] (.names)                                            1.014    14.818
n12215.out[0] (.names)                                           0.261    15.079
n12216.in[0] (.names)                                            1.014    16.093
n12216.out[0] (.names)                                           0.261    16.354
n12217.in[0] (.names)                                            1.014    17.367
n12217.out[0] (.names)                                           0.261    17.628
n12218.in[1] (.names)                                            1.014    18.642
n12218.out[0] (.names)                                           0.261    18.903
n12219.in[1] (.names)                                            1.014    19.917
n12219.out[0] (.names)                                           0.261    20.178
n12220.in[0] (.names)                                            1.014    21.192
n12220.out[0] (.names)                                           0.261    21.453
n12230.in[1] (.names)                                            1.014    22.467
n12230.out[0] (.names)                                           0.261    22.728
n12231.in[1] (.names)                                            1.014    23.742
n12231.out[0] (.names)                                           0.261    24.003
n12233.in[0] (.names)                                            1.014    25.016
n12233.out[0] (.names)                                           0.261    25.277
n12209.in[1] (.names)                                            1.014    26.291
n12209.out[0] (.names)                                           0.261    26.552
n12234.in[0] (.names)                                            1.014    27.566
n12234.out[0] (.names)                                           0.261    27.827
n12208.in[0] (.names)                                            1.014    28.841
n12208.out[0] (.names)                                           0.261    29.102
n12210.in[0] (.names)                                            1.014    30.116
n12210.out[0] (.names)                                           0.261    30.377
n12189.in[2] (.names)                                            1.014    31.390
n12189.out[0] (.names)                                           0.261    31.651
n12190.in[1] (.names)                                            1.014    32.665
n12190.out[0] (.names)                                           0.261    32.926
n12191.in[0] (.names)                                            1.014    33.940
n12191.out[0] (.names)                                           0.261    34.201
n12192.in[3] (.names)                                            1.014    35.215
n12192.out[0] (.names)                                           0.261    35.476
n12193.in[2] (.names)                                            1.014    36.490
n12193.out[0] (.names)                                           0.261    36.751
n12143.in[0] (.names)                                            1.014    37.765
n12143.out[0] (.names)                                           0.261    38.026
n12196.in[1] (.names)                                            1.014    39.039
n12196.out[0] (.names)                                           0.261    39.300
n12197.in[1] (.names)                                            1.014    40.314
n12197.out[0] (.names)                                           0.261    40.575
n12198.in[2] (.names)                                            1.014    41.589
n12198.out[0] (.names)                                           0.261    41.850
n12199.in[1] (.names)                                            1.014    42.864
n12199.out[0] (.names)                                           0.261    43.125
n12200.in[1] (.names)                                            1.014    44.139
n12200.out[0] (.names)                                           0.261    44.400
n12202.in[0] (.names)                                            1.014    45.413
n12202.out[0] (.names)                                           0.261    45.674
n12203.in[0] (.names)                                            1.014    46.688
n12203.out[0] (.names)                                           0.261    46.949
n12204.in[0] (.names)                                            1.014    47.963
n12204.out[0] (.names)                                           0.261    48.224
n8440.in[0] (.names)                                             1.014    49.238
n8440.out[0] (.names)                                            0.261    49.499
n8441.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8441.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n10547.Q[0] (.latch clocked by pclk)
Endpoint  : n8493.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10547.clk[0] (.latch)                                           1.014     1.014
n10547.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10545.in[0] (.names)                                            1.014     2.070
n10545.out[0] (.names)                                           0.261     2.331
n10546.in[0] (.names)                                            1.014     3.344
n10546.out[0] (.names)                                           0.261     3.605
n10542.in[0] (.names)                                            1.014     4.619
n10542.out[0] (.names)                                           0.261     4.880
n10543.in[1] (.names)                                            1.014     5.894
n10543.out[0] (.names)                                           0.261     6.155
n10558.in[3] (.names)                                            1.014     7.169
n10558.out[0] (.names)                                           0.261     7.430
n10573.in[2] (.names)                                            1.014     8.444
n10573.out[0] (.names)                                           0.261     8.705
n10658.in[0] (.names)                                            1.014     9.719
n10658.out[0] (.names)                                           0.261     9.980
n10663.in[1] (.names)                                            1.014    10.993
n10663.out[0] (.names)                                           0.261    11.254
n10664.in[0] (.names)                                            1.014    12.268
n10664.out[0] (.names)                                           0.261    12.529
n10666.in[2] (.names)                                            1.014    13.543
n10666.out[0] (.names)                                           0.261    13.804
n10667.in[0] (.names)                                            1.014    14.818
n10667.out[0] (.names)                                           0.261    15.079
n10661.in[0] (.names)                                            1.014    16.093
n10661.out[0] (.names)                                           0.261    16.354
n10660.in[0] (.names)                                            1.014    17.367
n10660.out[0] (.names)                                           0.261    17.628
n10662.in[0] (.names)                                            1.014    18.642
n10662.out[0] (.names)                                           0.261    18.903
n10665.in[1] (.names)                                            1.014    19.917
n10665.out[0] (.names)                                           0.261    20.178
n10668.in[0] (.names)                                            1.014    21.192
n10668.out[0] (.names)                                           0.261    21.453
n10669.in[0] (.names)                                            1.014    22.467
n10669.out[0] (.names)                                           0.261    22.728
n10618.in[1] (.names)                                            1.014    23.742
n10618.out[0] (.names)                                           0.261    24.003
n10678.in[1] (.names)                                            1.014    25.016
n10678.out[0] (.names)                                           0.261    25.277
n10679.in[1] (.names)                                            1.014    26.291
n10679.out[0] (.names)                                           0.261    26.552
n10680.in[2] (.names)                                            1.014    27.566
n10680.out[0] (.names)                                           0.261    27.827
n10681.in[1] (.names)                                            1.014    28.841
n10681.out[0] (.names)                                           0.261    29.102
n10683.in[0] (.names)                                            1.014    30.116
n10683.out[0] (.names)                                           0.261    30.377
n10684.in[0] (.names)                                            1.014    31.390
n10684.out[0] (.names)                                           0.261    31.651
n10686.in[1] (.names)                                            1.014    32.665
n10686.out[0] (.names)                                           0.261    32.926
n10687.in[1] (.names)                                            1.014    33.940
n10687.out[0] (.names)                                           0.261    34.201
n10688.in[0] (.names)                                            1.014    35.215
n10688.out[0] (.names)                                           0.261    35.476
n10690.in[2] (.names)                                            1.014    36.490
n10690.out[0] (.names)                                           0.261    36.751
n10691.in[1] (.names)                                            1.014    37.765
n10691.out[0] (.names)                                           0.261    38.026
n10692.in[1] (.names)                                            1.014    39.039
n10692.out[0] (.names)                                           0.261    39.300
n10693.in[1] (.names)                                            1.014    40.314
n10693.out[0] (.names)                                           0.261    40.575
n10696.in[2] (.names)                                            1.014    41.589
n10696.out[0] (.names)                                           0.261    41.850
n10697.in[0] (.names)                                            1.014    42.864
n10697.out[0] (.names)                                           0.261    43.125
n10698.in[0] (.names)                                            1.014    44.139
n10698.out[0] (.names)                                           0.261    44.400
n10699.in[0] (.names)                                            1.014    45.413
n10699.out[0] (.names)                                           0.261    45.674
n8424.in[1] (.names)                                             1.014    46.688
n8424.out[0] (.names)                                            0.261    46.949
n10702.in[0] (.names)                                            1.014    47.963
n10702.out[0] (.names)                                           0.261    48.224
n8492.in[0] (.names)                                             1.014    49.238
n8492.out[0] (.names)                                            0.261    49.499
n8493.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8493.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n10547.Q[0] (.latch clocked by pclk)
Endpoint  : n10296.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10547.clk[0] (.latch)                                           1.014     1.014
n10547.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10545.in[0] (.names)                                            1.014     2.070
n10545.out[0] (.names)                                           0.261     2.331
n10546.in[0] (.names)                                            1.014     3.344
n10546.out[0] (.names)                                           0.261     3.605
n10542.in[0] (.names)                                            1.014     4.619
n10542.out[0] (.names)                                           0.261     4.880
n10543.in[1] (.names)                                            1.014     5.894
n10543.out[0] (.names)                                           0.261     6.155
n10558.in[3] (.names)                                            1.014     7.169
n10558.out[0] (.names)                                           0.261     7.430
n10573.in[2] (.names)                                            1.014     8.444
n10573.out[0] (.names)                                           0.261     8.705
n10658.in[0] (.names)                                            1.014     9.719
n10658.out[0] (.names)                                           0.261     9.980
n10663.in[1] (.names)                                            1.014    10.993
n10663.out[0] (.names)                                           0.261    11.254
n10664.in[0] (.names)                                            1.014    12.268
n10664.out[0] (.names)                                           0.261    12.529
n10666.in[2] (.names)                                            1.014    13.543
n10666.out[0] (.names)                                           0.261    13.804
n10667.in[0] (.names)                                            1.014    14.818
n10667.out[0] (.names)                                           0.261    15.079
n10661.in[0] (.names)                                            1.014    16.093
n10661.out[0] (.names)                                           0.261    16.354
n10660.in[0] (.names)                                            1.014    17.367
n10660.out[0] (.names)                                           0.261    17.628
n10662.in[0] (.names)                                            1.014    18.642
n10662.out[0] (.names)                                           0.261    18.903
n10665.in[1] (.names)                                            1.014    19.917
n10665.out[0] (.names)                                           0.261    20.178
n10668.in[0] (.names)                                            1.014    21.192
n10668.out[0] (.names)                                           0.261    21.453
n10669.in[0] (.names)                                            1.014    22.467
n10669.out[0] (.names)                                           0.261    22.728
n10618.in[1] (.names)                                            1.014    23.742
n10618.out[0] (.names)                                           0.261    24.003
n10659.in[0] (.names)                                            1.014    25.016
n10659.out[0] (.names)                                           0.261    25.277
n10670.in[1] (.names)                                            1.014    26.291
n10670.out[0] (.names)                                           0.261    26.552
n10633.in[0] (.names)                                            1.014    27.566
n10633.out[0] (.names)                                           0.261    27.827
n10634.in[0] (.names)                                            1.014    28.841
n10634.out[0] (.names)                                           0.261    29.102
n10636.in[0] (.names)                                            1.014    30.116
n10636.out[0] (.names)                                           0.261    30.377
n10637.in[0] (.names)                                            1.014    31.390
n10637.out[0] (.names)                                           0.261    31.651
n10639.in[0] (.names)                                            1.014    32.665
n10639.out[0] (.names)                                           0.261    32.926
n10640.in[0] (.names)                                            1.014    33.940
n10640.out[0] (.names)                                           0.261    34.201
n10641.in[0] (.names)                                            1.014    35.215
n10641.out[0] (.names)                                           0.261    35.476
n10642.in[0] (.names)                                            1.014    36.490
n10642.out[0] (.names)                                           0.261    36.751
n10694.in[1] (.names)                                            1.014    37.765
n10694.out[0] (.names)                                           0.261    38.026
n10739.in[1] (.names)                                            1.014    39.039
n10739.out[0] (.names)                                           0.261    39.300
n10741.in[0] (.names)                                            1.014    40.314
n10741.out[0] (.names)                                           0.261    40.575
n10742.in[0] (.names)                                            1.014    41.589
n10742.out[0] (.names)                                           0.261    41.850
n10743.in[1] (.names)                                            1.014    42.864
n10743.out[0] (.names)                                           0.261    43.125
n10744.in[0] (.names)                                            1.014    44.139
n10744.out[0] (.names)                                           0.261    44.400
n10745.in[1] (.names)                                            1.014    45.413
n10745.out[0] (.names)                                           0.261    45.674
n10746.in[0] (.names)                                            1.014    46.688
n10746.out[0] (.names)                                           0.261    46.949
n10747.in[0] (.names)                                            1.014    47.963
n10747.out[0] (.names)                                           0.261    48.224
n10295.in[0] (.names)                                            1.014    49.238
n10295.out[0] (.names)                                           0.261    49.499
n10296.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10296.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n10547.Q[0] (.latch clocked by pclk)
Endpoint  : n10723.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10547.clk[0] (.latch)                                           1.014     1.014
n10547.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10545.in[0] (.names)                                            1.014     2.070
n10545.out[0] (.names)                                           0.261     2.331
n10546.in[0] (.names)                                            1.014     3.344
n10546.out[0] (.names)                                           0.261     3.605
n10542.in[0] (.names)                                            1.014     4.619
n10542.out[0] (.names)                                           0.261     4.880
n10543.in[1] (.names)                                            1.014     5.894
n10543.out[0] (.names)                                           0.261     6.155
n10558.in[3] (.names)                                            1.014     7.169
n10558.out[0] (.names)                                           0.261     7.430
n10573.in[2] (.names)                                            1.014     8.444
n10573.out[0] (.names)                                           0.261     8.705
n10658.in[0] (.names)                                            1.014     9.719
n10658.out[0] (.names)                                           0.261     9.980
n10663.in[1] (.names)                                            1.014    10.993
n10663.out[0] (.names)                                           0.261    11.254
n10664.in[0] (.names)                                            1.014    12.268
n10664.out[0] (.names)                                           0.261    12.529
n10666.in[2] (.names)                                            1.014    13.543
n10666.out[0] (.names)                                           0.261    13.804
n10667.in[0] (.names)                                            1.014    14.818
n10667.out[0] (.names)                                           0.261    15.079
n10661.in[0] (.names)                                            1.014    16.093
n10661.out[0] (.names)                                           0.261    16.354
n10660.in[0] (.names)                                            1.014    17.367
n10660.out[0] (.names)                                           0.261    17.628
n10662.in[0] (.names)                                            1.014    18.642
n10662.out[0] (.names)                                           0.261    18.903
n10665.in[1] (.names)                                            1.014    19.917
n10665.out[0] (.names)                                           0.261    20.178
n10668.in[0] (.names)                                            1.014    21.192
n10668.out[0] (.names)                                           0.261    21.453
n10669.in[0] (.names)                                            1.014    22.467
n10669.out[0] (.names)                                           0.261    22.728
n10618.in[1] (.names)                                            1.014    23.742
n10618.out[0] (.names)                                           0.261    24.003
n10659.in[0] (.names)                                            1.014    25.016
n10659.out[0] (.names)                                           0.261    25.277
n10670.in[1] (.names)                                            1.014    26.291
n10670.out[0] (.names)                                           0.261    26.552
n10633.in[0] (.names)                                            1.014    27.566
n10633.out[0] (.names)                                           0.261    27.827
n10634.in[0] (.names)                                            1.014    28.841
n10634.out[0] (.names)                                           0.261    29.102
n10636.in[0] (.names)                                            1.014    30.116
n10636.out[0] (.names)                                           0.261    30.377
n10637.in[0] (.names)                                            1.014    31.390
n10637.out[0] (.names)                                           0.261    31.651
n10639.in[0] (.names)                                            1.014    32.665
n10639.out[0] (.names)                                           0.261    32.926
n10640.in[0] (.names)                                            1.014    33.940
n10640.out[0] (.names)                                           0.261    34.201
n10641.in[0] (.names)                                            1.014    35.215
n10641.out[0] (.names)                                           0.261    35.476
n10642.in[0] (.names)                                            1.014    36.490
n10642.out[0] (.names)                                           0.261    36.751
n10694.in[1] (.names)                                            1.014    37.765
n10694.out[0] (.names)                                           0.261    38.026
n10739.in[1] (.names)                                            1.014    39.039
n10739.out[0] (.names)                                           0.261    39.300
n10741.in[0] (.names)                                            1.014    40.314
n10741.out[0] (.names)                                           0.261    40.575
n10742.in[0] (.names)                                            1.014    41.589
n10742.out[0] (.names)                                           0.261    41.850
n10743.in[1] (.names)                                            1.014    42.864
n10743.out[0] (.names)                                           0.261    43.125
n10744.in[0] (.names)                                            1.014    44.139
n10744.out[0] (.names)                                           0.261    44.400
n10745.in[1] (.names)                                            1.014    45.413
n10745.out[0] (.names)                                           0.261    45.674
n10746.in[0] (.names)                                            1.014    46.688
n10746.out[0] (.names)                                           0.261    46.949
n10747.in[0] (.names)                                            1.014    47.963
n10747.out[0] (.names)                                           0.261    48.224
n10722.in[1] (.names)                                            1.014    49.238
n10722.out[0] (.names)                                           0.261    49.499
n10723.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10723.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n8401.Q[0] (.latch clocked by pclk)
Endpoint  : n8395.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8401.clk[0] (.latch)                                            1.014     1.014
n8401.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13469.in[1] (.names)                                            1.014     2.070
n13469.out[0] (.names)                                           0.261     2.331
n13470.in[0] (.names)                                            1.014     3.344
n13470.out[0] (.names)                                           0.261     3.605
n13471.in[0] (.names)                                            1.014     4.619
n13471.out[0] (.names)                                           0.261     4.880
n13355.in[0] (.names)                                            1.014     5.894
n13355.out[0] (.names)                                           0.261     6.155
n13356.in[2] (.names)                                            1.014     7.169
n13356.out[0] (.names)                                           0.261     7.430
n13360.in[1] (.names)                                            1.014     8.444
n13360.out[0] (.names)                                           0.261     8.705
n13277.in[2] (.names)                                            1.014     9.719
n13277.out[0] (.names)                                           0.261     9.980
n13362.in[0] (.names)                                            1.014    10.993
n13362.out[0] (.names)                                           0.261    11.254
n13363.in[0] (.names)                                            1.014    12.268
n13363.out[0] (.names)                                           0.261    12.529
n13364.in[0] (.names)                                            1.014    13.543
n13364.out[0] (.names)                                           0.261    13.804
n13365.in[1] (.names)                                            1.014    14.818
n13365.out[0] (.names)                                           0.261    15.079
n13367.in[1] (.names)                                            1.014    16.093
n13367.out[0] (.names)                                           0.261    16.354
n13459.in[1] (.names)                                            1.014    17.367
n13459.out[0] (.names)                                           0.261    17.628
n13400.in[1] (.names)                                            1.014    18.642
n13400.out[0] (.names)                                           0.261    18.903
n13401.in[3] (.names)                                            1.014    19.917
n13401.out[0] (.names)                                           0.261    20.178
n13402.in[1] (.names)                                            1.014    21.192
n13402.out[0] (.names)                                           0.261    21.453
n13404.in[1] (.names)                                            1.014    22.467
n13404.out[0] (.names)                                           0.261    22.728
n13405.in[1] (.names)                                            1.014    23.742
n13405.out[0] (.names)                                           0.261    24.003
n13406.in[1] (.names)                                            1.014    25.016
n13406.out[0] (.names)                                           0.261    25.277
n13398.in[0] (.names)                                            1.014    26.291
n13398.out[0] (.names)                                           0.261    26.552
n13399.in[0] (.names)                                            1.014    27.566
n13399.out[0] (.names)                                           0.261    27.827
n13408.in[0] (.names)                                            1.014    28.841
n13408.out[0] (.names)                                           0.261    29.102
n13409.in[0] (.names)                                            1.014    30.116
n13409.out[0] (.names)                                           0.261    30.377
n13386.in[0] (.names)                                            1.014    31.390
n13386.out[0] (.names)                                           0.261    31.651
n13387.in[1] (.names)                                            1.014    32.665
n13387.out[0] (.names)                                           0.261    32.926
n13389.in[0] (.names)                                            1.014    33.940
n13389.out[0] (.names)                                           0.261    34.201
n13390.in[0] (.names)                                            1.014    35.215
n13390.out[0] (.names)                                           0.261    35.476
n13393.in[1] (.names)                                            1.014    36.490
n13393.out[0] (.names)                                           0.261    36.751
n13394.in[0] (.names)                                            1.014    37.765
n13394.out[0] (.names)                                           0.261    38.026
n13395.in[0] (.names)                                            1.014    39.039
n13395.out[0] (.names)                                           0.261    39.300
n13421.in[2] (.names)                                            1.014    40.314
n13421.out[0] (.names)                                           0.261    40.575
n13448.in[1] (.names)                                            1.014    41.589
n13448.out[0] (.names)                                           0.261    41.850
n13449.in[2] (.names)                                            1.014    42.864
n13449.out[0] (.names)                                           0.261    43.125
n13450.in[0] (.names)                                            1.014    44.139
n13450.out[0] (.names)                                           0.261    44.400
n8408.in[0] (.names)                                             1.014    45.413
n8408.out[0] (.names)                                            0.261    45.674
n13451.in[0] (.names)                                            1.014    46.688
n13451.out[0] (.names)                                           0.261    46.949
n120.in[1] (.names)                                              1.014    47.963
n120.out[0] (.names)                                             0.261    48.224
n8394.in[0] (.names)                                             1.014    49.238
n8394.out[0] (.names)                                            0.261    49.499
n8395.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8395.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n8497.Q[0] (.latch clocked by pclk)
Endpoint  : n8495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8497.clk[0] (.latch)                                            1.014     1.014
n8497.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8580.in[0] (.names)                                             1.014     2.070
n8580.out[0] (.names)                                            0.261     2.331
n8582.in[0] (.names)                                             1.014     3.344
n8582.out[0] (.names)                                            0.261     3.605
n8583.in[0] (.names)                                             1.014     4.619
n8583.out[0] (.names)                                            0.261     4.880
n8584.in[0] (.names)                                             1.014     5.894
n8584.out[0] (.names)                                            0.261     6.155
n8585.in[0] (.names)                                             1.014     7.169
n8585.out[0] (.names)                                            0.261     7.430
n8562.in[0] (.names)                                             1.014     8.444
n8562.out[0] (.names)                                            0.261     8.705
n8563.in[0] (.names)                                             1.014     9.719
n8563.out[0] (.names)                                            0.261     9.980
n8643.in[1] (.names)                                             1.014    10.993
n8643.out[0] (.names)                                            0.261    11.254
n8646.in[1] (.names)                                             1.014    12.268
n8646.out[0] (.names)                                            0.261    12.529
n8647.in[0] (.names)                                             1.014    13.543
n8647.out[0] (.names)                                            0.261    13.804
n8650.in[0] (.names)                                             1.014    14.818
n8650.out[0] (.names)                                            0.261    15.079
n8651.in[0] (.names)                                             1.014    16.093
n8651.out[0] (.names)                                            0.261    16.354
n8652.in[0] (.names)                                             1.014    17.367
n8652.out[0] (.names)                                            0.261    17.628
n8644.in[1] (.names)                                             1.014    18.642
n8644.out[0] (.names)                                            0.261    18.903
n8645.in[0] (.names)                                             1.014    19.917
n8645.out[0] (.names)                                            0.261    20.178
n8648.in[1] (.names)                                             1.014    21.192
n8648.out[0] (.names)                                            0.261    21.453
n8649.in[1] (.names)                                             1.014    22.467
n8649.out[0] (.names)                                            0.261    22.728
n8664.in[1] (.names)                                             1.014    23.742
n8664.out[0] (.names)                                            0.261    24.003
n8665.in[0] (.names)                                             1.014    25.016
n8665.out[0] (.names)                                            0.261    25.277
n8666.in[0] (.names)                                             1.014    26.291
n8666.out[0] (.names)                                            0.261    26.552
n8667.in[0] (.names)                                             1.014    27.566
n8667.out[0] (.names)                                            0.261    27.827
n8673.in[0] (.names)                                             1.014    28.841
n8673.out[0] (.names)                                            0.261    29.102
n8676.in[0] (.names)                                             1.014    30.116
n8676.out[0] (.names)                                            0.261    30.377
n8678.in[2] (.names)                                             1.014    31.390
n8678.out[0] (.names)                                            0.261    31.651
n8679.in[0] (.names)                                             1.014    32.665
n8679.out[0] (.names)                                            0.261    32.926
n8680.in[0] (.names)                                             1.014    33.940
n8680.out[0] (.names)                                            0.261    34.201
n8681.in[0] (.names)                                             1.014    35.215
n8681.out[0] (.names)                                            0.261    35.476
n8675.in[0] (.names)                                             1.014    36.490
n8675.out[0] (.names)                                            0.261    36.751
n8668.in[1] (.names)                                             1.014    37.765
n8668.out[0] (.names)                                            0.261    38.026
n8669.in[0] (.names)                                             1.014    39.039
n8669.out[0] (.names)                                            0.261    39.300
n8693.in[2] (.names)                                             1.014    40.314
n8693.out[0] (.names)                                            0.261    40.575
n8695.in[0] (.names)                                             1.014    41.589
n8695.out[0] (.names)                                            0.261    41.850
n8684.in[0] (.names)                                             1.014    42.864
n8684.out[0] (.names)                                            0.261    43.125
n8685.in[2] (.names)                                             1.014    44.139
n8685.out[0] (.names)                                            0.261    44.400
n8691.in[1] (.names)                                             1.014    45.413
n8691.out[0] (.names)                                            0.261    45.674
n8514.in[0] (.names)                                             1.014    46.688
n8514.out[0] (.names)                                            0.261    46.949
n8692.in[0] (.names)                                             1.014    47.963
n8692.out[0] (.names)                                            0.261    48.224
n8494.in[0] (.names)                                             1.014    49.238
n8494.out[0] (.names)                                            0.261    49.499
n8495.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8495.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n8497.Q[0] (.latch clocked by pclk)
Endpoint  : n8689.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8497.clk[0] (.latch)                                            1.014     1.014
n8497.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8580.in[0] (.names)                                             1.014     2.070
n8580.out[0] (.names)                                            0.261     2.331
n8582.in[0] (.names)                                             1.014     3.344
n8582.out[0] (.names)                                            0.261     3.605
n8583.in[0] (.names)                                             1.014     4.619
n8583.out[0] (.names)                                            0.261     4.880
n8584.in[0] (.names)                                             1.014     5.894
n8584.out[0] (.names)                                            0.261     6.155
n8585.in[0] (.names)                                             1.014     7.169
n8585.out[0] (.names)                                            0.261     7.430
n8562.in[0] (.names)                                             1.014     8.444
n8562.out[0] (.names)                                            0.261     8.705
n8563.in[0] (.names)                                             1.014     9.719
n8563.out[0] (.names)                                            0.261     9.980
n8643.in[1] (.names)                                             1.014    10.993
n8643.out[0] (.names)                                            0.261    11.254
n8646.in[1] (.names)                                             1.014    12.268
n8646.out[0] (.names)                                            0.261    12.529
n8647.in[0] (.names)                                             1.014    13.543
n8647.out[0] (.names)                                            0.261    13.804
n8650.in[0] (.names)                                             1.014    14.818
n8650.out[0] (.names)                                            0.261    15.079
n8651.in[0] (.names)                                             1.014    16.093
n8651.out[0] (.names)                                            0.261    16.354
n8652.in[0] (.names)                                             1.014    17.367
n8652.out[0] (.names)                                            0.261    17.628
n8644.in[1] (.names)                                             1.014    18.642
n8644.out[0] (.names)                                            0.261    18.903
n8645.in[0] (.names)                                             1.014    19.917
n8645.out[0] (.names)                                            0.261    20.178
n8648.in[1] (.names)                                             1.014    21.192
n8648.out[0] (.names)                                            0.261    21.453
n8649.in[1] (.names)                                             1.014    22.467
n8649.out[0] (.names)                                            0.261    22.728
n8664.in[1] (.names)                                             1.014    23.742
n8664.out[0] (.names)                                            0.261    24.003
n8665.in[0] (.names)                                             1.014    25.016
n8665.out[0] (.names)                                            0.261    25.277
n8666.in[0] (.names)                                             1.014    26.291
n8666.out[0] (.names)                                            0.261    26.552
n8667.in[0] (.names)                                             1.014    27.566
n8667.out[0] (.names)                                            0.261    27.827
n8673.in[0] (.names)                                             1.014    28.841
n8673.out[0] (.names)                                            0.261    29.102
n8676.in[0] (.names)                                             1.014    30.116
n8676.out[0] (.names)                                            0.261    30.377
n8678.in[2] (.names)                                             1.014    31.390
n8678.out[0] (.names)                                            0.261    31.651
n8679.in[0] (.names)                                             1.014    32.665
n8679.out[0] (.names)                                            0.261    32.926
n8680.in[0] (.names)                                             1.014    33.940
n8680.out[0] (.names)                                            0.261    34.201
n8681.in[0] (.names)                                             1.014    35.215
n8681.out[0] (.names)                                            0.261    35.476
n8675.in[0] (.names)                                             1.014    36.490
n8675.out[0] (.names)                                            0.261    36.751
n8668.in[1] (.names)                                             1.014    37.765
n8668.out[0] (.names)                                            0.261    38.026
n8669.in[0] (.names)                                             1.014    39.039
n8669.out[0] (.names)                                            0.261    39.300
n8693.in[2] (.names)                                             1.014    40.314
n8693.out[0] (.names)                                            0.261    40.575
n8695.in[0] (.names)                                             1.014    41.589
n8695.out[0] (.names)                                            0.261    41.850
n8684.in[0] (.names)                                             1.014    42.864
n8684.out[0] (.names)                                            0.261    43.125
n8685.in[2] (.names)                                             1.014    44.139
n8685.out[0] (.names)                                            0.261    44.400
n8691.in[1] (.names)                                             1.014    45.413
n8691.out[0] (.names)                                            0.261    45.674
n8514.in[0] (.names)                                             1.014    46.688
n8514.out[0] (.names)                                            0.261    46.949
n8692.in[0] (.names)                                             1.014    47.963
n8692.out[0] (.names)                                            0.261    48.224
n8494.in[0] (.names)                                             1.014    49.238
n8494.out[0] (.names)                                            0.261    49.499
n8689.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8689.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n9118.Q[0] (.latch clocked by pclk)
Endpoint  : n8505.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9118.clk[0] (.latch)                                            1.014     1.014
n9118.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9109.in[0] (.names)                                             1.014     2.070
n9109.out[0] (.names)                                            0.261     2.331
n9110.in[2] (.names)                                             1.014     3.344
n9110.out[0] (.names)                                            0.261     3.605
n9112.in[0] (.names)                                             1.014     4.619
n9112.out[0] (.names)                                            0.261     4.880
n9049.in[0] (.names)                                             1.014     5.894
n9049.out[0] (.names)                                            0.261     6.155
n9050.in[2] (.names)                                             1.014     7.169
n9050.out[0] (.names)                                            0.261     7.430
n9073.in[0] (.names)                                             1.014     8.444
n9073.out[0] (.names)                                            0.261     8.705
n9074.in[1] (.names)                                             1.014     9.719
n9074.out[0] (.names)                                            0.261     9.980
n9019.in[2] (.names)                                             1.014    10.993
n9019.out[0] (.names)                                            0.261    11.254
n9021.in[1] (.names)                                             1.014    12.268
n9021.out[0] (.names)                                            0.261    12.529
n9022.in[1] (.names)                                             1.014    13.543
n9022.out[0] (.names)                                            0.261    13.804
n9023.in[0] (.names)                                             1.014    14.818
n9023.out[0] (.names)                                            0.261    15.079
n9028.in[0] (.names)                                             1.014    16.093
n9028.out[0] (.names)                                            0.261    16.354
n9029.in[0] (.names)                                             1.014    17.367
n9029.out[0] (.names)                                            0.261    17.628
n9030.in[1] (.names)                                             1.014    18.642
n9030.out[0] (.names)                                            0.261    18.903
n9031.in[0] (.names)                                             1.014    19.917
n9031.out[0] (.names)                                            0.261    20.178
n9033.in[0] (.names)                                             1.014    21.192
n9033.out[0] (.names)                                            0.261    21.453
n9000.in[2] (.names)                                             1.014    22.467
n9000.out[0] (.names)                                            0.261    22.728
n9032.in[0] (.names)                                             1.014    23.742
n9032.out[0] (.names)                                            0.261    24.003
n9035.in[1] (.names)                                             1.014    25.016
n9035.out[0] (.names)                                            0.261    25.277
n8990.in[0] (.names)                                             1.014    26.291
n8990.out[0] (.names)                                            0.261    26.552
n8991.in[0] (.names)                                             1.014    27.566
n8991.out[0] (.names)                                            0.261    27.827
n8986.in[0] (.names)                                             1.014    28.841
n8986.out[0] (.names)                                            0.261    29.102
n8988.in[0] (.names)                                             1.014    30.116
n8988.out[0] (.names)                                            0.261    30.377
n8994.in[2] (.names)                                             1.014    31.390
n8994.out[0] (.names)                                            0.261    31.651
n8995.in[0] (.names)                                             1.014    32.665
n8995.out[0] (.names)                                            0.261    32.926
n8996.in[0] (.names)                                             1.014    33.940
n8996.out[0] (.names)                                            0.261    34.201
n8997.in[0] (.names)                                             1.014    35.215
n8997.out[0] (.names)                                            0.261    35.476
n8998.in[0] (.names)                                             1.014    36.490
n8998.out[0] (.names)                                            0.261    36.751
n9006.in[1] (.names)                                             1.014    37.765
n9006.out[0] (.names)                                            0.261    38.026
n9008.in[0] (.names)                                             1.014    39.039
n9008.out[0] (.names)                                            0.261    39.300
n9010.in[0] (.names)                                             1.014    40.314
n9010.out[0] (.names)                                            0.261    40.575
n9011.in[1] (.names)                                             1.014    41.589
n9011.out[0] (.names)                                            0.261    41.850
n9012.in[0] (.names)                                             1.014    42.864
n9012.out[0] (.names)                                            0.261    43.125
n9014.in[1] (.names)                                             1.014    44.139
n9014.out[0] (.names)                                            0.261    44.400
n9015.in[0] (.names)                                             1.014    45.413
n9015.out[0] (.names)                                            0.261    45.674
n9017.in[0] (.names)                                             1.014    46.688
n9017.out[0] (.names)                                            0.261    46.949
n8370.in[0] (.names)                                             1.014    47.963
n8370.out[0] (.names)                                            0.261    48.224
n8504.in[0] (.names)                                             1.014    49.238
n8504.out[0] (.names)                                            0.261    49.499
n8505.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8505.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n8351.Q[0] (.latch clocked by pclk)
Endpoint  : n8847.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8351.clk[0] (.latch)                                            1.014     1.014
n8351.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9301.in[0] (.names)                                             1.014     2.070
n9301.out[0] (.names)                                            0.261     2.331
n9302.in[0] (.names)                                             1.014     3.344
n9302.out[0] (.names)                                            0.261     3.605
n9304.in[0] (.names)                                             1.014     4.619
n9304.out[0] (.names)                                            0.261     4.880
n9305.in[0] (.names)                                             1.014     5.894
n9305.out[0] (.names)                                            0.261     6.155
n9307.in[1] (.names)                                             1.014     7.169
n9307.out[0] (.names)                                            0.261     7.430
n9308.in[1] (.names)                                             1.014     8.444
n9308.out[0] (.names)                                            0.261     8.705
n9309.in[0] (.names)                                             1.014     9.719
n9309.out[0] (.names)                                            0.261     9.980
n9310.in[2] (.names)                                             1.014    10.993
n9310.out[0] (.names)                                            0.261    11.254
n9311.in[1] (.names)                                             1.014    12.268
n9311.out[0] (.names)                                            0.261    12.529
n9313.in[2] (.names)                                             1.014    13.543
n9313.out[0] (.names)                                            0.261    13.804
n9314.in[0] (.names)                                             1.014    14.818
n9314.out[0] (.names)                                            0.261    15.079
n9316.in[2] (.names)                                             1.014    16.093
n9316.out[0] (.names)                                            0.261    16.354
n9318.in[0] (.names)                                             1.014    17.367
n9318.out[0] (.names)                                            0.261    17.628
n9319.in[0] (.names)                                             1.014    18.642
n9319.out[0] (.names)                                            0.261    18.903
n9320.in[0] (.names)                                             1.014    19.917
n9320.out[0] (.names)                                            0.261    20.178
n9324.in[2] (.names)                                             1.014    21.192
n9324.out[0] (.names)                                            0.261    21.453
n9325.in[2] (.names)                                             1.014    22.467
n9325.out[0] (.names)                                            0.261    22.728
n9326.in[1] (.names)                                             1.014    23.742
n9326.out[0] (.names)                                            0.261    24.003
n9327.in[1] (.names)                                             1.014    25.016
n9327.out[0] (.names)                                            0.261    25.277
n9328.in[2] (.names)                                             1.014    26.291
n9328.out[0] (.names)                                            0.261    26.552
n9329.in[1] (.names)                                             1.014    27.566
n9329.out[0] (.names)                                            0.261    27.827
n9330.in[0] (.names)                                             1.014    28.841
n9330.out[0] (.names)                                            0.261    29.102
n10234.in[3] (.names)                                            1.014    30.116
n10234.out[0] (.names)                                           0.261    30.377
n10235.in[0] (.names)                                            1.014    31.390
n10235.out[0] (.names)                                           0.261    31.651
n10218.in[1] (.names)                                            1.014    32.665
n10218.out[0] (.names)                                           0.261    32.926
n10237.in[0] (.names)                                            1.014    33.940
n10237.out[0] (.names)                                           0.261    34.201
n10238.in[0] (.names)                                            1.014    35.215
n10238.out[0] (.names)                                           0.261    35.476
n10227.in[0] (.names)                                            1.014    36.490
n10227.out[0] (.names)                                           0.261    36.751
n10220.in[0] (.names)                                            1.014    37.765
n10220.out[0] (.names)                                           0.261    38.026
n10221.in[0] (.names)                                            1.014    39.039
n10221.out[0] (.names)                                           0.261    39.300
n10223.in[1] (.names)                                            1.014    40.314
n10223.out[0] (.names)                                           0.261    40.575
n10224.in[0] (.names)                                            1.014    41.589
n10224.out[0] (.names)                                           0.261    41.850
n10225.in[0] (.names)                                            1.014    42.864
n10225.out[0] (.names)                                           0.261    43.125
n10226.in[1] (.names)                                            1.014    44.139
n10226.out[0] (.names)                                           0.261    44.400
n10228.in[1] (.names)                                            1.014    45.413
n10228.out[0] (.names)                                           0.261    45.674
n10233.in[0] (.names)                                            1.014    46.688
n10233.out[0] (.names)                                           0.261    46.949
n8428.in[0] (.names)                                             1.014    47.963
n8428.out[0] (.names)                                            0.261    48.224
n8846.in[1] (.names)                                             1.014    49.238
n8846.out[0] (.names)                                            0.261    49.499
n8847.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8847.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n10252.Q[0] (.latch clocked by pclk)
Endpoint  : n10280.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10252.clk[0] (.latch)                                           1.014     1.014
n10252.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10306.in[0] (.names)                                            1.014     2.070
n10306.out[0] (.names)                                           0.261     2.331
n10308.in[2] (.names)                                            1.014     3.344
n10308.out[0] (.names)                                           0.261     3.605
n10309.in[3] (.names)                                            1.014     4.619
n10309.out[0] (.names)                                           0.261     4.880
n10310.in[0] (.names)                                            1.014     5.894
n10310.out[0] (.names)                                           0.261     6.155
n10311.in[0] (.names)                                            1.014     7.169
n10311.out[0] (.names)                                           0.261     7.430
n10312.in[0] (.names)                                            1.014     8.444
n10312.out[0] (.names)                                           0.261     8.705
n10315.in[1] (.names)                                            1.014     9.719
n10315.out[0] (.names)                                           0.261     9.980
n10316.in[0] (.names)                                            1.014    10.993
n10316.out[0] (.names)                                           0.261    11.254
n10791.in[2] (.names)                                            1.014    12.268
n10791.out[0] (.names)                                           0.261    12.529
n10792.in[0] (.names)                                            1.014    13.543
n10792.out[0] (.names)                                           0.261    13.804
n10794.in[3] (.names)                                            1.014    14.818
n10794.out[0] (.names)                                           0.261    15.079
n10795.in[2] (.names)                                            1.014    16.093
n10795.out[0] (.names)                                           0.261    16.354
n10796.in[1] (.names)                                            1.014    17.367
n10796.out[0] (.names)                                           0.261    17.628
n10797.in[0] (.names)                                            1.014    18.642
n10797.out[0] (.names)                                           0.261    18.903
n10798.in[0] (.names)                                            1.014    19.917
n10798.out[0] (.names)                                           0.261    20.178
n10799.in[0] (.names)                                            1.014    21.192
n10799.out[0] (.names)                                           0.261    21.453
n10800.in[1] (.names)                                            1.014    22.467
n10800.out[0] (.names)                                           0.261    22.728
n10801.in[0] (.names)                                            1.014    23.742
n10801.out[0] (.names)                                           0.261    24.003
n10762.in[0] (.names)                                            1.014    25.016
n10762.out[0] (.names)                                           0.261    25.277
n10763.in[0] (.names)                                            1.014    26.291
n10763.out[0] (.names)                                           0.261    26.552
n10764.in[1] (.names)                                            1.014    27.566
n10764.out[0] (.names)                                           0.261    27.827
n10765.in[1] (.names)                                            1.014    28.841
n10765.out[0] (.names)                                           0.261    29.102
n10767.in[0] (.names)                                            1.014    30.116
n10767.out[0] (.names)                                           0.261    30.377
n10770.in[0] (.names)                                            1.014    31.390
n10770.out[0] (.names)                                           0.261    31.651
n10771.in[0] (.names)                                            1.014    32.665
n10771.out[0] (.names)                                           0.261    32.926
n10772.in[0] (.names)                                            1.014    33.940
n10772.out[0] (.names)                                           0.261    34.201
n10774.in[2] (.names)                                            1.014    35.215
n10774.out[0] (.names)                                           0.261    35.476
n10777.in[0] (.names)                                            1.014    36.490
n10777.out[0] (.names)                                           0.261    36.751
n10778.in[0] (.names)                                            1.014    37.765
n10778.out[0] (.names)                                           0.261    38.026
n10779.in[0] (.names)                                            1.014    39.039
n10779.out[0] (.names)                                           0.261    39.300
n10780.in[0] (.names)                                            1.014    40.314
n10780.out[0] (.names)                                           0.261    40.575
n10785.in[1] (.names)                                            1.014    41.589
n10785.out[0] (.names)                                           0.261    41.850
n10787.in[0] (.names)                                            1.014    42.864
n10787.out[0] (.names)                                           0.261    43.125
n10788.in[1] (.names)                                            1.014    44.139
n10788.out[0] (.names)                                           0.261    44.400
n10789.in[0] (.names)                                            1.014    45.413
n10789.out[0] (.names)                                           0.261    45.674
n8344.in[0] (.names)                                             1.014    46.688
n8344.out[0] (.names)                                            0.261    46.949
n10790.in[0] (.names)                                            1.014    47.963
n10790.out[0] (.names)                                           0.261    48.224
n10279.in[0] (.names)                                            1.014    49.238
n10279.out[0] (.names)                                           0.261    49.499
n10280.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10280.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n8100.Q[0] (.latch clocked by pclk)
Endpoint  : n4158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8100.clk[0] (.latch)                                            1.014     1.014
n8100.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8102.in[0] (.names)                                             1.014     3.344
n8102.out[0] (.names)                                            0.261     3.605
n8103.in[0] (.names)                                             1.014     4.619
n8103.out[0] (.names)                                            0.261     4.880
n8106.in[0] (.names)                                             1.014     5.894
n8106.out[0] (.names)                                            0.261     6.155
n8107.in[1] (.names)                                             1.014     7.169
n8107.out[0] (.names)                                            0.261     7.430
n8110.in[0] (.names)                                             1.014     8.444
n8110.out[0] (.names)                                            0.261     8.705
n8111.in[0] (.names)                                             1.014     9.719
n8111.out[0] (.names)                                            0.261     9.980
n8112.in[1] (.names)                                             1.014    10.993
n8112.out[0] (.names)                                            0.261    11.254
n8130.in[0] (.names)                                             1.014    12.268
n8130.out[0] (.names)                                            0.261    12.529
n8131.in[0] (.names)                                             1.014    13.543
n8131.out[0] (.names)                                            0.261    13.804
n8132.in[1] (.names)                                             1.014    14.818
n8132.out[0] (.names)                                            0.261    15.079
n8135.in[3] (.names)                                             1.014    16.093
n8135.out[0] (.names)                                            0.261    16.354
n8136.in[0] (.names)                                             1.014    17.367
n8136.out[0] (.names)                                            0.261    17.628
n8138.in[1] (.names)                                             1.014    18.642
n8138.out[0] (.names)                                            0.261    18.903
n8140.in[0] (.names)                                             1.014    19.917
n8140.out[0] (.names)                                            0.261    20.178
n8141.in[0] (.names)                                             1.014    21.192
n8141.out[0] (.names)                                            0.261    21.453
n8142.in[0] (.names)                                             1.014    22.467
n8142.out[0] (.names)                                            0.261    22.728
n8143.in[0] (.names)                                             1.014    23.742
n8143.out[0] (.names)                                            0.261    24.003
n8144.in[0] (.names)                                             1.014    25.016
n8144.out[0] (.names)                                            0.261    25.277
n8146.in[1] (.names)                                             1.014    26.291
n8146.out[0] (.names)                                            0.261    26.552
n2347.in[0] (.names)                                             1.014    27.566
n2347.out[0] (.names)                                            0.261    27.827
n5069.in[0] (.names)                                             1.014    28.841
n5069.out[0] (.names)                                            0.261    29.102
n5071.in[1] (.names)                                             1.014    30.116
n5071.out[0] (.names)                                            0.261    30.377
n5073.in[1] (.names)                                             1.014    31.390
n5073.out[0] (.names)                                            0.261    31.651
n5079.in[1] (.names)                                             1.014    32.665
n5079.out[0] (.names)                                            0.261    32.926
n5080.in[2] (.names)                                             1.014    33.940
n5080.out[0] (.names)                                            0.261    34.201
n5082.in[2] (.names)                                             1.014    35.215
n5082.out[0] (.names)                                            0.261    35.476
n5083.in[0] (.names)                                             1.014    36.490
n5083.out[0] (.names)                                            0.261    36.751
n5007.in[1] (.names)                                             1.014    37.765
n5007.out[0] (.names)                                            0.261    38.026
n5008.in[0] (.names)                                             1.014    39.039
n5008.out[0] (.names)                                            0.261    39.300
n5085.in[0] (.names)                                             1.014    40.314
n5085.out[0] (.names)                                            0.261    40.575
n5086.in[0] (.names)                                             1.014    41.589
n5086.out[0] (.names)                                            0.261    41.850
n5074.in[0] (.names)                                             1.014    42.864
n5074.out[0] (.names)                                            0.261    43.125
n5075.in[2] (.names)                                             1.014    44.139
n5075.out[0] (.names)                                            0.261    44.400
n5088.in[0] (.names)                                             1.014    45.413
n5088.out[0] (.names)                                            0.261    45.674
n4189.in[0] (.names)                                             1.014    46.688
n4189.out[0] (.names)                                            0.261    46.949
n5077.in[0] (.names)                                             1.014    47.963
n5077.out[0] (.names)                                            0.261    48.224
n4157.in[0] (.names)                                             1.014    49.238
n4157.out[0] (.names)                                            0.261    49.499
n4158.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4158.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n10252.Q[0] (.latch clocked by pclk)
Endpoint  : n10260.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10252.clk[0] (.latch)                                           1.014     1.014
n10252.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10306.in[0] (.names)                                            1.014     2.070
n10306.out[0] (.names)                                           0.261     2.331
n10308.in[2] (.names)                                            1.014     3.344
n10308.out[0] (.names)                                           0.261     3.605
n10309.in[3] (.names)                                            1.014     4.619
n10309.out[0] (.names)                                           0.261     4.880
n10310.in[0] (.names)                                            1.014     5.894
n10310.out[0] (.names)                                           0.261     6.155
n10311.in[0] (.names)                                            1.014     7.169
n10311.out[0] (.names)                                           0.261     7.430
n10312.in[0] (.names)                                            1.014     8.444
n10312.out[0] (.names)                                           0.261     8.705
n10315.in[1] (.names)                                            1.014     9.719
n10315.out[0] (.names)                                           0.261     9.980
n10316.in[0] (.names)                                            1.014    10.993
n10316.out[0] (.names)                                           0.261    11.254
n10791.in[2] (.names)                                            1.014    12.268
n10791.out[0] (.names)                                           0.261    12.529
n10792.in[0] (.names)                                            1.014    13.543
n10792.out[0] (.names)                                           0.261    13.804
n10794.in[3] (.names)                                            1.014    14.818
n10794.out[0] (.names)                                           0.261    15.079
n10795.in[2] (.names)                                            1.014    16.093
n10795.out[0] (.names)                                           0.261    16.354
n10796.in[1] (.names)                                            1.014    17.367
n10796.out[0] (.names)                                           0.261    17.628
n10797.in[0] (.names)                                            1.014    18.642
n10797.out[0] (.names)                                           0.261    18.903
n10798.in[0] (.names)                                            1.014    19.917
n10798.out[0] (.names)                                           0.261    20.178
n10799.in[0] (.names)                                            1.014    21.192
n10799.out[0] (.names)                                           0.261    21.453
n10800.in[1] (.names)                                            1.014    22.467
n10800.out[0] (.names)                                           0.261    22.728
n10801.in[0] (.names)                                            1.014    23.742
n10801.out[0] (.names)                                           0.261    24.003
n10762.in[0] (.names)                                            1.014    25.016
n10762.out[0] (.names)                                           0.261    25.277
n10803.in[2] (.names)                                            1.014    26.291
n10803.out[0] (.names)                                           0.261    26.552
n10805.in[2] (.names)                                            1.014    27.566
n10805.out[0] (.names)                                           0.261    27.827
n10806.in[0] (.names)                                            1.014    28.841
n10806.out[0] (.names)                                           0.261    29.102
n10807.in[0] (.names)                                            1.014    30.116
n10807.out[0] (.names)                                           0.261    30.377
n10808.in[0] (.names)                                            1.014    31.390
n10808.out[0] (.names)                                           0.261    31.651
n10810.in[2] (.names)                                            1.014    32.665
n10810.out[0] (.names)                                           0.261    32.926
n10814.in[0] (.names)                                            1.014    33.940
n10814.out[0] (.names)                                           0.261    34.201
n10815.in[0] (.names)                                            1.014    35.215
n10815.out[0] (.names)                                           0.261    35.476
n10816.in[0] (.names)                                            1.014    36.490
n10816.out[0] (.names)                                           0.261    36.751
n10817.in[0] (.names)                                            1.014    37.765
n10817.out[0] (.names)                                           0.261    38.026
n10818.in[0] (.names)                                            1.014    39.039
n10818.out[0] (.names)                                           0.261    39.300
n10819.in[0] (.names)                                            1.014    40.314
n10819.out[0] (.names)                                           0.261    40.575
n10820.in[0] (.names)                                            1.014    41.589
n10820.out[0] (.names)                                           0.261    41.850
n10821.in[1] (.names)                                            1.014    42.864
n10821.out[0] (.names)                                           0.261    43.125
n8450.in[1] (.names)                                             1.014    44.139
n8450.out[0] (.names)                                            0.261    44.400
n10822.in[0] (.names)                                            1.014    45.413
n10822.out[0] (.names)                                           0.261    45.674
n10823.in[2] (.names)                                            1.014    46.688
n10823.out[0] (.names)                                           0.261    46.949
n138.in[0] (.names)                                              1.014    47.963
n138.out[0] (.names)                                             0.261    48.224
n10259.in[0] (.names)                                            1.014    49.238
n10259.out[0] (.names)                                           0.261    49.499
n10260.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10260.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n10547.Q[0] (.latch clocked by pclk)
Endpoint  : n8463.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10547.clk[0] (.latch)                                           1.014     1.014
n10547.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10545.in[0] (.names)                                            1.014     2.070
n10545.out[0] (.names)                                           0.261     2.331
n10546.in[0] (.names)                                            1.014     3.344
n10546.out[0] (.names)                                           0.261     3.605
n10542.in[0] (.names)                                            1.014     4.619
n10542.out[0] (.names)                                           0.261     4.880
n10543.in[1] (.names)                                            1.014     5.894
n10543.out[0] (.names)                                           0.261     6.155
n10558.in[3] (.names)                                            1.014     7.169
n10558.out[0] (.names)                                           0.261     7.430
n10573.in[2] (.names)                                            1.014     8.444
n10573.out[0] (.names)                                           0.261     8.705
n10658.in[0] (.names)                                            1.014     9.719
n10658.out[0] (.names)                                           0.261     9.980
n10663.in[1] (.names)                                            1.014    10.993
n10663.out[0] (.names)                                           0.261    11.254
n10664.in[0] (.names)                                            1.014    12.268
n10664.out[0] (.names)                                           0.261    12.529
n10666.in[2] (.names)                                            1.014    13.543
n10666.out[0] (.names)                                           0.261    13.804
n10667.in[0] (.names)                                            1.014    14.818
n10667.out[0] (.names)                                           0.261    15.079
n10661.in[0] (.names)                                            1.014    16.093
n10661.out[0] (.names)                                           0.261    16.354
n10660.in[0] (.names)                                            1.014    17.367
n10660.out[0] (.names)                                           0.261    17.628
n10662.in[0] (.names)                                            1.014    18.642
n10662.out[0] (.names)                                           0.261    18.903
n10665.in[1] (.names)                                            1.014    19.917
n10665.out[0] (.names)                                           0.261    20.178
n10668.in[0] (.names)                                            1.014    21.192
n10668.out[0] (.names)                                           0.261    21.453
n10669.in[0] (.names)                                            1.014    22.467
n10669.out[0] (.names)                                           0.261    22.728
n10618.in[1] (.names)                                            1.014    23.742
n10618.out[0] (.names)                                           0.261    24.003
n10589.in[2] (.names)                                            1.014    25.016
n10589.out[0] (.names)                                           0.261    25.277
n10590.in[0] (.names)                                            1.014    26.291
n10590.out[0] (.names)                                           0.261    26.552
n10593.in[1] (.names)                                            1.014    27.566
n10593.out[0] (.names)                                           0.261    27.827
n10594.in[0] (.names)                                            1.014    28.841
n10594.out[0] (.names)                                           0.261    29.102
n10595.in[0] (.names)                                            1.014    30.116
n10595.out[0] (.names)                                           0.261    30.377
n10596.in[0] (.names)                                            1.014    31.390
n10596.out[0] (.names)                                           0.261    31.651
n10597.in[0] (.names)                                            1.014    32.665
n10597.out[0] (.names)                                           0.261    32.926
n10598.in[2] (.names)                                            1.014    33.940
n10598.out[0] (.names)                                           0.261    34.201
n10599.in[0] (.names)                                            1.014    35.215
n10599.out[0] (.names)                                           0.261    35.476
n10601.in[1] (.names)                                            1.014    36.490
n10601.out[0] (.names)                                           0.261    36.751
n10602.in[0] (.names)                                            1.014    37.765
n10602.out[0] (.names)                                           0.261    38.026
n10603.in[0] (.names)                                            1.014    39.039
n10603.out[0] (.names)                                           0.261    39.300
n10644.in[1] (.names)                                            1.014    40.314
n10644.out[0] (.names)                                           0.261    40.575
n10647.in[2] (.names)                                            1.014    41.589
n10647.out[0] (.names)                                           0.261    41.850
n10654.in[2] (.names)                                            1.014    42.864
n10654.out[0] (.names)                                           0.261    43.125
n10656.in[2] (.names)                                            1.014    44.139
n10656.out[0] (.names)                                           0.261    44.400
n10657.in[0] (.names)                                            1.014    45.413
n10657.out[0] (.names)                                           0.261    45.674
n10652.in[0] (.names)                                            1.014    46.688
n10652.out[0] (.names)                                           0.261    46.949
n10291.in[0] (.names)                                            1.014    47.963
n10291.out[0] (.names)                                           0.261    48.224
n8462.in[0] (.names)                                             1.014    49.238
n8462.out[0] (.names)                                            0.261    49.499
n8463.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8463.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n10547.Q[0] (.latch clocked by pclk)
Endpoint  : n10731.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10547.clk[0] (.latch)                                           1.014     1.014
n10547.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10545.in[0] (.names)                                            1.014     2.070
n10545.out[0] (.names)                                           0.261     2.331
n10546.in[0] (.names)                                            1.014     3.344
n10546.out[0] (.names)                                           0.261     3.605
n10542.in[0] (.names)                                            1.014     4.619
n10542.out[0] (.names)                                           0.261     4.880
n10543.in[1] (.names)                                            1.014     5.894
n10543.out[0] (.names)                                           0.261     6.155
n10558.in[3] (.names)                                            1.014     7.169
n10558.out[0] (.names)                                           0.261     7.430
n10573.in[2] (.names)                                            1.014     8.444
n10573.out[0] (.names)                                           0.261     8.705
n10658.in[0] (.names)                                            1.014     9.719
n10658.out[0] (.names)                                           0.261     9.980
n10663.in[1] (.names)                                            1.014    10.993
n10663.out[0] (.names)                                           0.261    11.254
n10664.in[0] (.names)                                            1.014    12.268
n10664.out[0] (.names)                                           0.261    12.529
n10666.in[2] (.names)                                            1.014    13.543
n10666.out[0] (.names)                                           0.261    13.804
n10667.in[0] (.names)                                            1.014    14.818
n10667.out[0] (.names)                                           0.261    15.079
n10661.in[0] (.names)                                            1.014    16.093
n10661.out[0] (.names)                                           0.261    16.354
n10660.in[0] (.names)                                            1.014    17.367
n10660.out[0] (.names)                                           0.261    17.628
n10662.in[0] (.names)                                            1.014    18.642
n10662.out[0] (.names)                                           0.261    18.903
n10665.in[1] (.names)                                            1.014    19.917
n10665.out[0] (.names)                                           0.261    20.178
n10668.in[0] (.names)                                            1.014    21.192
n10668.out[0] (.names)                                           0.261    21.453
n10669.in[0] (.names)                                            1.014    22.467
n10669.out[0] (.names)                                           0.261    22.728
n10618.in[1] (.names)                                            1.014    23.742
n10618.out[0] (.names)                                           0.261    24.003
n10659.in[0] (.names)                                            1.014    25.016
n10659.out[0] (.names)                                           0.261    25.277
n10670.in[1] (.names)                                            1.014    26.291
n10670.out[0] (.names)                                           0.261    26.552
n10633.in[0] (.names)                                            1.014    27.566
n10633.out[0] (.names)                                           0.261    27.827
n10634.in[0] (.names)                                            1.014    28.841
n10634.out[0] (.names)                                           0.261    29.102
n10636.in[0] (.names)                                            1.014    30.116
n10636.out[0] (.names)                                           0.261    30.377
n10637.in[0] (.names)                                            1.014    31.390
n10637.out[0] (.names)                                           0.261    31.651
n10639.in[0] (.names)                                            1.014    32.665
n10639.out[0] (.names)                                           0.261    32.926
n10640.in[0] (.names)                                            1.014    33.940
n10640.out[0] (.names)                                           0.261    34.201
n10641.in[0] (.names)                                            1.014    35.215
n10641.out[0] (.names)                                           0.261    35.476
n10642.in[0] (.names)                                            1.014    36.490
n10642.out[0] (.names)                                           0.261    36.751
n10694.in[1] (.names)                                            1.014    37.765
n10694.out[0] (.names)                                           0.261    38.026
n10739.in[1] (.names)                                            1.014    39.039
n10739.out[0] (.names)                                           0.261    39.300
n10741.in[0] (.names)                                            1.014    40.314
n10741.out[0] (.names)                                           0.261    40.575
n10742.in[0] (.names)                                            1.014    41.589
n10742.out[0] (.names)                                           0.261    41.850
n10743.in[1] (.names)                                            1.014    42.864
n10743.out[0] (.names)                                           0.261    43.125
n10744.in[0] (.names)                                            1.014    44.139
n10744.out[0] (.names)                                           0.261    44.400
n10745.in[1] (.names)                                            1.014    45.413
n10745.out[0] (.names)                                           0.261    45.674
n10746.in[0] (.names)                                            1.014    46.688
n10746.out[0] (.names)                                           0.261    46.949
n10747.in[0] (.names)                                            1.014    47.963
n10747.out[0] (.names)                                           0.261    48.224
n10722.in[1] (.names)                                            1.014    49.238
n10722.out[0] (.names)                                           0.261    49.499
n10731.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10731.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n8521.Q[0] (.latch clocked by pclk)
Endpoint  : out:n121.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8521.clk[0] (.latch)                                            1.014     1.014
n8521.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8522.in[0] (.names)                                             1.014     2.070
n8522.out[0] (.names)                                            0.261     2.331
n8523.in[0] (.names)                                             1.014     3.344
n8523.out[0] (.names)                                            0.261     3.605
n8517.in[0] (.names)                                             1.014     4.619
n8517.out[0] (.names)                                            0.261     4.880
n8528.in[1] (.names)                                             1.014     5.894
n8528.out[0] (.names)                                            0.261     6.155
n8530.in[1] (.names)                                             1.014     7.169
n8530.out[0] (.names)                                            0.261     7.430
n8531.in[0] (.names)                                             1.014     8.444
n8531.out[0] (.names)                                            0.261     8.705
n8516.in[1] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n13237.in[0] (.names)                                            1.014    10.993
n13237.out[0] (.names)                                           0.261    11.254
n13238.in[0] (.names)                                            1.014    12.268
n13238.out[0] (.names)                                           0.261    12.529
n13241.in[0] (.names)                                            1.014    13.543
n13241.out[0] (.names)                                           0.261    13.804
n13242.in[0] (.names)                                            1.014    14.818
n13242.out[0] (.names)                                           0.261    15.079
n13245.in[0] (.names)                                            1.014    16.093
n13245.out[0] (.names)                                           0.261    16.354
n13175.in[0] (.names)                                            1.014    17.367
n13175.out[0] (.names)                                           0.261    17.628
n13181.in[1] (.names)                                            1.014    18.642
n13181.out[0] (.names)                                           0.261    18.903
n13185.in[2] (.names)                                            1.014    19.917
n13185.out[0] (.names)                                           0.261    20.178
n13186.in[0] (.names)                                            1.014    21.192
n13186.out[0] (.names)                                           0.261    21.453
n13188.in[0] (.names)                                            1.014    22.467
n13188.out[0] (.names)                                           0.261    22.728
n13189.in[0] (.names)                                            1.014    23.742
n13189.out[0] (.names)                                           0.261    24.003
n13190.in[0] (.names)                                            1.014    25.016
n13190.out[0] (.names)                                           0.261    25.277
n13191.in[1] (.names)                                            1.014    26.291
n13191.out[0] (.names)                                           0.261    26.552
n13194.in[0] (.names)                                            1.014    27.566
n13194.out[0] (.names)                                           0.261    27.827
n13195.in[0] (.names)                                            1.014    28.841
n13195.out[0] (.names)                                           0.261    29.102
n13196.in[0] (.names)                                            1.014    30.116
n13196.out[0] (.names)                                           0.261    30.377
n13197.in[0] (.names)                                            1.014    31.390
n13197.out[0] (.names)                                           0.261    31.651
n13198.in[1] (.names)                                            1.014    32.665
n13198.out[0] (.names)                                           0.261    32.926
n13199.in[0] (.names)                                            1.014    33.940
n13199.out[0] (.names)                                           0.261    34.201
n13201.in[0] (.names)                                            1.014    35.215
n13201.out[0] (.names)                                           0.261    35.476
n162.in[0] (.names)                                              1.014    36.490
n162.out[0] (.names)                                             0.261    36.751
n13202.in[0] (.names)                                            1.014    37.765
n13202.out[0] (.names)                                           0.261    38.026
n13209.in[0] (.names)                                            1.014    39.039
n13209.out[0] (.names)                                           0.261    39.300
n13210.in[2] (.names)                                            1.014    40.314
n13210.out[0] (.names)                                           0.261    40.575
n13211.in[0] (.names)                                            1.014    41.589
n13211.out[0] (.names)                                           0.261    41.850
n13212.in[1] (.names)                                            1.014    42.864
n13212.out[0] (.names)                                           0.261    43.125
n13213.in[0] (.names)                                            1.014    44.139
n13213.out[0] (.names)                                           0.261    44.400
n100.in[1] (.names)                                              1.014    45.413
n100.out[0] (.names)                                             0.261    45.674
n99.in[1] (.names)                                               1.014    46.688
n99.out[0] (.names)                                              0.261    46.949
n121.in[0] (.names)                                              1.014    47.963
n121.out[0] (.names)                                             0.261    48.224
out:n121.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 77
Startpoint: n8401.Q[0] (.latch clocked by pclk)
Endpoint  : out:n120.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8401.clk[0] (.latch)                                            1.014     1.014
n8401.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13469.in[1] (.names)                                            1.014     2.070
n13469.out[0] (.names)                                           0.261     2.331
n13470.in[0] (.names)                                            1.014     3.344
n13470.out[0] (.names)                                           0.261     3.605
n13471.in[0] (.names)                                            1.014     4.619
n13471.out[0] (.names)                                           0.261     4.880
n13355.in[0] (.names)                                            1.014     5.894
n13355.out[0] (.names)                                           0.261     6.155
n13356.in[2] (.names)                                            1.014     7.169
n13356.out[0] (.names)                                           0.261     7.430
n13360.in[1] (.names)                                            1.014     8.444
n13360.out[0] (.names)                                           0.261     8.705
n13277.in[2] (.names)                                            1.014     9.719
n13277.out[0] (.names)                                           0.261     9.980
n13362.in[0] (.names)                                            1.014    10.993
n13362.out[0] (.names)                                           0.261    11.254
n13363.in[0] (.names)                                            1.014    12.268
n13363.out[0] (.names)                                           0.261    12.529
n13364.in[0] (.names)                                            1.014    13.543
n13364.out[0] (.names)                                           0.261    13.804
n13365.in[1] (.names)                                            1.014    14.818
n13365.out[0] (.names)                                           0.261    15.079
n13367.in[1] (.names)                                            1.014    16.093
n13367.out[0] (.names)                                           0.261    16.354
n13459.in[1] (.names)                                            1.014    17.367
n13459.out[0] (.names)                                           0.261    17.628
n13400.in[1] (.names)                                            1.014    18.642
n13400.out[0] (.names)                                           0.261    18.903
n13401.in[3] (.names)                                            1.014    19.917
n13401.out[0] (.names)                                           0.261    20.178
n13402.in[1] (.names)                                            1.014    21.192
n13402.out[0] (.names)                                           0.261    21.453
n13404.in[1] (.names)                                            1.014    22.467
n13404.out[0] (.names)                                           0.261    22.728
n13405.in[1] (.names)                                            1.014    23.742
n13405.out[0] (.names)                                           0.261    24.003
n13406.in[1] (.names)                                            1.014    25.016
n13406.out[0] (.names)                                           0.261    25.277
n13398.in[0] (.names)                                            1.014    26.291
n13398.out[0] (.names)                                           0.261    26.552
n13399.in[0] (.names)                                            1.014    27.566
n13399.out[0] (.names)                                           0.261    27.827
n13408.in[0] (.names)                                            1.014    28.841
n13408.out[0] (.names)                                           0.261    29.102
n13409.in[0] (.names)                                            1.014    30.116
n13409.out[0] (.names)                                           0.261    30.377
n13386.in[0] (.names)                                            1.014    31.390
n13386.out[0] (.names)                                           0.261    31.651
n13387.in[1] (.names)                                            1.014    32.665
n13387.out[0] (.names)                                           0.261    32.926
n13389.in[0] (.names)                                            1.014    33.940
n13389.out[0] (.names)                                           0.261    34.201
n13390.in[0] (.names)                                            1.014    35.215
n13390.out[0] (.names)                                           0.261    35.476
n13393.in[1] (.names)                                            1.014    36.490
n13393.out[0] (.names)                                           0.261    36.751
n13394.in[0] (.names)                                            1.014    37.765
n13394.out[0] (.names)                                           0.261    38.026
n13395.in[0] (.names)                                            1.014    39.039
n13395.out[0] (.names)                                           0.261    39.300
n13421.in[2] (.names)                                            1.014    40.314
n13421.out[0] (.names)                                           0.261    40.575
n13448.in[1] (.names)                                            1.014    41.589
n13448.out[0] (.names)                                           0.261    41.850
n13449.in[2] (.names)                                            1.014    42.864
n13449.out[0] (.names)                                           0.261    43.125
n13450.in[0] (.names)                                            1.014    44.139
n13450.out[0] (.names)                                           0.261    44.400
n8408.in[0] (.names)                                             1.014    45.413
n8408.out[0] (.names)                                            0.261    45.674
n13451.in[0] (.names)                                            1.014    46.688
n13451.out[0] (.names)                                           0.261    46.949
n120.in[1] (.names)                                              1.014    47.963
n120.out[0] (.names)                                             0.261    48.224
out:n120.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 78
Startpoint: n10252.Q[0] (.latch clocked by pclk)
Endpoint  : out:n138.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10252.clk[0] (.latch)                                           1.014     1.014
n10252.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10306.in[0] (.names)                                            1.014     2.070
n10306.out[0] (.names)                                           0.261     2.331
n10308.in[2] (.names)                                            1.014     3.344
n10308.out[0] (.names)                                           0.261     3.605
n10309.in[3] (.names)                                            1.014     4.619
n10309.out[0] (.names)                                           0.261     4.880
n10310.in[0] (.names)                                            1.014     5.894
n10310.out[0] (.names)                                           0.261     6.155
n10311.in[0] (.names)                                            1.014     7.169
n10311.out[0] (.names)                                           0.261     7.430
n10312.in[0] (.names)                                            1.014     8.444
n10312.out[0] (.names)                                           0.261     8.705
n10315.in[1] (.names)                                            1.014     9.719
n10315.out[0] (.names)                                           0.261     9.980
n10316.in[0] (.names)                                            1.014    10.993
n10316.out[0] (.names)                                           0.261    11.254
n10791.in[2] (.names)                                            1.014    12.268
n10791.out[0] (.names)                                           0.261    12.529
n10792.in[0] (.names)                                            1.014    13.543
n10792.out[0] (.names)                                           0.261    13.804
n10794.in[3] (.names)                                            1.014    14.818
n10794.out[0] (.names)                                           0.261    15.079
n10795.in[2] (.names)                                            1.014    16.093
n10795.out[0] (.names)                                           0.261    16.354
n10796.in[1] (.names)                                            1.014    17.367
n10796.out[0] (.names)                                           0.261    17.628
n10797.in[0] (.names)                                            1.014    18.642
n10797.out[0] (.names)                                           0.261    18.903
n10798.in[0] (.names)                                            1.014    19.917
n10798.out[0] (.names)                                           0.261    20.178
n10799.in[0] (.names)                                            1.014    21.192
n10799.out[0] (.names)                                           0.261    21.453
n10800.in[1] (.names)                                            1.014    22.467
n10800.out[0] (.names)                                           0.261    22.728
n10801.in[0] (.names)                                            1.014    23.742
n10801.out[0] (.names)                                           0.261    24.003
n10762.in[0] (.names)                                            1.014    25.016
n10762.out[0] (.names)                                           0.261    25.277
n10803.in[2] (.names)                                            1.014    26.291
n10803.out[0] (.names)                                           0.261    26.552
n10805.in[2] (.names)                                            1.014    27.566
n10805.out[0] (.names)                                           0.261    27.827
n10806.in[0] (.names)                                            1.014    28.841
n10806.out[0] (.names)                                           0.261    29.102
n10807.in[0] (.names)                                            1.014    30.116
n10807.out[0] (.names)                                           0.261    30.377
n10808.in[0] (.names)                                            1.014    31.390
n10808.out[0] (.names)                                           0.261    31.651
n10810.in[2] (.names)                                            1.014    32.665
n10810.out[0] (.names)                                           0.261    32.926
n10814.in[0] (.names)                                            1.014    33.940
n10814.out[0] (.names)                                           0.261    34.201
n10815.in[0] (.names)                                            1.014    35.215
n10815.out[0] (.names)                                           0.261    35.476
n10816.in[0] (.names)                                            1.014    36.490
n10816.out[0] (.names)                                           0.261    36.751
n10817.in[0] (.names)                                            1.014    37.765
n10817.out[0] (.names)                                           0.261    38.026
n10818.in[0] (.names)                                            1.014    39.039
n10818.out[0] (.names)                                           0.261    39.300
n10819.in[0] (.names)                                            1.014    40.314
n10819.out[0] (.names)                                           0.261    40.575
n10820.in[0] (.names)                                            1.014    41.589
n10820.out[0] (.names)                                           0.261    41.850
n10821.in[1] (.names)                                            1.014    42.864
n10821.out[0] (.names)                                           0.261    43.125
n8450.in[1] (.names)                                             1.014    44.139
n8450.out[0] (.names)                                            0.261    44.400
n10822.in[0] (.names)                                            1.014    45.413
n10822.out[0] (.names)                                           0.261    45.674
n10823.in[2] (.names)                                            1.014    46.688
n10823.out[0] (.names)                                           0.261    46.949
n138.in[0] (.names)                                              1.014    47.963
n138.out[0] (.names)                                             0.261    48.224
out:n138.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 79
Startpoint: n13489.Q[0] (.latch clocked by pclk)
Endpoint  : out:n103.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13489.clk[0] (.latch)                                           1.014     1.014
n13489.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15670.in[1] (.names)                                            1.014     2.070
n15670.out[0] (.names)                                           0.261     2.331
n15676.in[1] (.names)                                            1.014     3.344
n15676.out[0] (.names)                                           0.261     3.605
n15680.in[0] (.names)                                            1.014     4.619
n15680.out[0] (.names)                                           0.261     4.880
n15681.in[0] (.names)                                            1.014     5.894
n15681.out[0] (.names)                                           0.261     6.155
n15682.in[0] (.names)                                            1.014     7.169
n15682.out[0] (.names)                                           0.261     7.430
n15691.in[3] (.names)                                            1.014     8.444
n15691.out[0] (.names)                                           0.261     8.705
n15694.in[1] (.names)                                            1.014     9.719
n15694.out[0] (.names)                                           0.261     9.980
n15695.in[2] (.names)                                            1.014    10.993
n15695.out[0] (.names)                                           0.261    11.254
n15696.in[0] (.names)                                            1.014    12.268
n15696.out[0] (.names)                                           0.261    12.529
n15697.in[1] (.names)                                            1.014    13.543
n15697.out[0] (.names)                                           0.261    13.804
n15711.in[0] (.names)                                            1.014    14.818
n15711.out[0] (.names)                                           0.261    15.079
n15712.in[0] (.names)                                            1.014    16.093
n15712.out[0] (.names)                                           0.261    16.354
n15713.in[0] (.names)                                            1.014    17.367
n15713.out[0] (.names)                                           0.261    17.628
n15714.in[1] (.names)                                            1.014    18.642
n15714.out[0] (.names)                                           0.261    18.903
n15716.in[0] (.names)                                            1.014    19.917
n15716.out[0] (.names)                                           0.261    20.178
n15718.in[2] (.names)                                            1.014    21.192
n15718.out[0] (.names)                                           0.261    21.453
n15719.in[1] (.names)                                            1.014    22.467
n15719.out[0] (.names)                                           0.261    22.728
n15721.in[2] (.names)                                            1.014    23.742
n15721.out[0] (.names)                                           0.261    24.003
n15722.in[0] (.names)                                            1.014    25.016
n15722.out[0] (.names)                                           0.261    25.277
n15723.in[2] (.names)                                            1.014    26.291
n15723.out[0] (.names)                                           0.261    26.552
n15725.in[1] (.names)                                            1.014    27.566
n15725.out[0] (.names)                                           0.261    27.827
n15726.in[0] (.names)                                            1.014    28.841
n15726.out[0] (.names)                                           0.261    29.102
n15728.in[0] (.names)                                            1.014    30.116
n15728.out[0] (.names)                                           0.261    30.377
n15729.in[0] (.names)                                            1.014    31.390
n15729.out[0] (.names)                                           0.261    31.651
n15756.in[0] (.names)                                            1.014    32.665
n15756.out[0] (.names)                                           0.261    32.926
n15757.in[0] (.names)                                            1.014    33.940
n15757.out[0] (.names)                                           0.261    34.201
n15709.in[0] (.names)                                            1.014    35.215
n15709.out[0] (.names)                                           0.261    35.476
n15758.in[0] (.names)                                            1.014    36.490
n15758.out[0] (.names)                                           0.261    36.751
n15737.in[0] (.names)                                            1.014    37.765
n15737.out[0] (.names)                                           0.261    38.026
n15739.in[1] (.names)                                            1.014    39.039
n15739.out[0] (.names)                                           0.261    39.300
n15741.in[1] (.names)                                            1.014    40.314
n15741.out[0] (.names)                                           0.261    40.575
n15742.in[0] (.names)                                            1.014    41.589
n15742.out[0] (.names)                                           0.261    41.850
n15736.in[1] (.names)                                            1.014    42.864
n15736.out[0] (.names)                                           0.261    43.125
n15738.in[0] (.names)                                            1.014    44.139
n15738.out[0] (.names)                                           0.261    44.400
n15740.in[0] (.names)                                            1.014    45.413
n15740.out[0] (.names)                                           0.261    45.674
n15744.in[1] (.names)                                            1.014    46.688
n15744.out[0] (.names)                                           0.261    46.949
n103.in[1] (.names)                                              1.014    47.963
n103.out[0] (.names)                                             0.261    48.224
out:n103.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 80
Startpoint: n143.Q[0] (.latch clocked by pclk)
Endpoint  : out:n123.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n143.clk[0] (.latch)                                             1.014     1.014
n143.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n15785.in[1] (.names)                                            1.014     2.070
n15785.out[0] (.names)                                           0.261     2.331
n15786.in[0] (.names)                                            1.014     3.344
n15786.out[0] (.names)                                           0.261     3.605
n15787.in[0] (.names)                                            1.014     4.619
n15787.out[0] (.names)                                           0.261     4.880
n15642.in[0] (.names)                                            1.014     5.894
n15642.out[0] (.names)                                           0.261     6.155
n15788.in[0] (.names)                                            1.014     7.169
n15788.out[0] (.names)                                           0.261     7.430
n15761.in[1] (.names)                                            1.014     8.444
n15761.out[0] (.names)                                           0.261     8.705
n15789.in[0] (.names)                                            1.014     9.719
n15789.out[0] (.names)                                           0.261     9.980
n15627.in[1] (.names)                                            1.014    10.993
n15627.out[0] (.names)                                           0.261    11.254
n15629.in[0] (.names)                                            1.014    12.268
n15629.out[0] (.names)                                           0.261    12.529
n15634.in[1] (.names)                                            1.014    13.543
n15634.out[0] (.names)                                           0.261    13.804
n15635.in[0] (.names)                                            1.014    14.818
n15635.out[0] (.names)                                           0.261    15.079
n15636.in[0] (.names)                                            1.014    16.093
n15636.out[0] (.names)                                           0.261    16.354
n15637.in[0] (.names)                                            1.014    17.367
n15637.out[0] (.names)                                           0.261    17.628
n15638.in[1] (.names)                                            1.014    18.642
n15638.out[0] (.names)                                           0.261    18.903
n15639.in[0] (.names)                                            1.014    19.917
n15639.out[0] (.names)                                           0.261    20.178
n15632.in[0] (.names)                                            1.014    21.192
n15632.out[0] (.names)                                           0.261    21.453
n15640.in[1] (.names)                                            1.014    22.467
n15640.out[0] (.names)                                           0.261    22.728
n15641.in[0] (.names)                                            1.014    23.742
n15641.out[0] (.names)                                           0.261    24.003
n15644.in[1] (.names)                                            1.014    25.016
n15644.out[0] (.names)                                           0.261    25.277
n15646.in[0] (.names)                                            1.014    26.291
n15646.out[0] (.names)                                           0.261    26.552
n15647.in[0] (.names)                                            1.014    27.566
n15647.out[0] (.names)                                           0.261    27.827
n15662.in[1] (.names)                                            1.014    28.841
n15662.out[0] (.names)                                           0.261    29.102
n15663.in[0] (.names)                                            1.014    30.116
n15663.out[0] (.names)                                           0.261    30.377
n15664.in[0] (.names)                                            1.014    31.390
n15664.out[0] (.names)                                           0.261    31.651
n15651.in[1] (.names)                                            1.014    32.665
n15651.out[0] (.names)                                           0.261    32.926
n15652.in[1] (.names)                                            1.014    33.940
n15652.out[0] (.names)                                           0.261    34.201
n15653.in[0] (.names)                                            1.014    35.215
n15653.out[0] (.names)                                           0.261    35.476
n15654.in[0] (.names)                                            1.014    36.490
n15654.out[0] (.names)                                           0.261    36.751
n15655.in[0] (.names)                                            1.014    37.765
n15655.out[0] (.names)                                           0.261    38.026
n111.in[0] (.names)                                              1.014    39.039
n111.out[0] (.names)                                             0.261    39.300
n15656.in[0] (.names)                                            1.014    40.314
n15656.out[0] (.names)                                           0.261    40.575
n15665.in[0] (.names)                                            1.014    41.589
n15665.out[0] (.names)                                           0.261    41.850
n15666.in[0] (.names)                                            1.014    42.864
n15666.out[0] (.names)                                           0.261    43.125
n15667.in[0] (.names)                                            1.014    44.139
n15667.out[0] (.names)                                           0.261    44.400
n15668.in[0] (.names)                                            1.014    45.413
n15668.out[0] (.names)                                           0.261    45.674
n15669.in[0] (.names)                                            1.014    46.688
n15669.out[0] (.names)                                           0.261    46.949
n123.in[1] (.names)                                              1.014    47.963
n123.out[0] (.names)                                             0.261    48.224
out:n123.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 81
Startpoint: n13551.Q[0] (.latch clocked by pclk)
Endpoint  : out:n104.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13551.clk[0] (.latch)                                           1.014     1.014
n13551.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14001.in[0] (.names)                                            1.014     2.070
n14001.out[0] (.names)                                           0.261     2.331
n14067.in[0] (.names)                                            1.014     3.344
n14067.out[0] (.names)                                           0.261     3.605
n14068.in[0] (.names)                                            1.014     4.619
n14068.out[0] (.names)                                           0.261     4.880
n14072.in[0] (.names)                                            1.014     5.894
n14072.out[0] (.names)                                           0.261     6.155
n14073.in[0] (.names)                                            1.014     7.169
n14073.out[0] (.names)                                           0.261     7.430
n14074.in[1] (.names)                                            1.014     8.444
n14074.out[0] (.names)                                           0.261     8.705
n14075.in[0] (.names)                                            1.014     9.719
n14075.out[0] (.names)                                           0.261     9.980
n14101.in[2] (.names)                                            1.014    10.993
n14101.out[0] (.names)                                           0.261    11.254
n14146.in[2] (.names)                                            1.014    12.268
n14146.out[0] (.names)                                           0.261    12.529
n14147.in[1] (.names)                                            1.014    13.543
n14147.out[0] (.names)                                           0.261    13.804
n14139.in[1] (.names)                                            1.014    14.818
n14139.out[0] (.names)                                           0.261    15.079
n14140.in[0] (.names)                                            1.014    16.093
n14140.out[0] (.names)                                           0.261    16.354
n14141.in[3] (.names)                                            1.014    17.367
n14141.out[0] (.names)                                           0.261    17.628
n14145.in[0] (.names)                                            1.014    18.642
n14145.out[0] (.names)                                           0.261    18.903
n14076.in[1] (.names)                                            1.014    19.917
n14076.out[0] (.names)                                           0.261    20.178
n14077.in[2] (.names)                                            1.014    21.192
n14077.out[0] (.names)                                           0.261    21.453
n14082.in[0] (.names)                                            1.014    22.467
n14082.out[0] (.names)                                           0.261    22.728
n14083.in[0] (.names)                                            1.014    23.742
n14083.out[0] (.names)                                           0.261    24.003
n14112.in[2] (.names)                                            1.014    25.016
n14112.out[0] (.names)                                           0.261    25.277
n14113.in[2] (.names)                                            1.014    26.291
n14113.out[0] (.names)                                           0.261    26.552
n14114.in[1] (.names)                                            1.014    27.566
n14114.out[0] (.names)                                           0.261    27.827
n14117.in[0] (.names)                                            1.014    28.841
n14117.out[0] (.names)                                           0.261    29.102
n14119.in[0] (.names)                                            1.014    30.116
n14119.out[0] (.names)                                           0.261    30.377
n14120.in[0] (.names)                                            1.014    31.390
n14120.out[0] (.names)                                           0.261    31.651
n14122.in[0] (.names)                                            1.014    32.665
n14122.out[0] (.names)                                           0.261    32.926
n14123.in[0] (.names)                                            1.014    33.940
n14123.out[0] (.names)                                           0.261    34.201
n14124.in[1] (.names)                                            1.014    35.215
n14124.out[0] (.names)                                           0.261    35.476
n117.in[0] (.names)                                              1.014    36.490
n117.out[0] (.names)                                             0.261    36.751
n14126.in[3] (.names)                                            1.014    37.765
n14126.out[0] (.names)                                           0.261    38.026
n14128.in[2] (.names)                                            1.014    39.039
n14128.out[0] (.names)                                           0.261    39.300
n14130.in[0] (.names)                                            1.014    40.314
n14130.out[0] (.names)                                           0.261    40.575
n14131.in[0] (.names)                                            1.014    41.589
n14131.out[0] (.names)                                           0.261    41.850
n14132.in[3] (.names)                                            1.014    42.864
n14132.out[0] (.names)                                           0.261    43.125
n14134.in[0] (.names)                                            1.014    44.139
n14134.out[0] (.names)                                           0.261    44.400
n14135.in[1] (.names)                                            1.014    45.413
n14135.out[0] (.names)                                           0.261    45.674
n14136.in[1] (.names)                                            1.014    46.688
n14136.out[0] (.names)                                           0.261    46.949
n104.in[0] (.names)                                              1.014    47.963
n104.out[0] (.names)                                             0.261    48.224
out:n104.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 82
Startpoint: n13551.Q[0] (.latch clocked by pclk)
Endpoint  : out:n116.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13551.clk[0] (.latch)                                           1.014     1.014
n13551.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14001.in[0] (.names)                                            1.014     2.070
n14001.out[0] (.names)                                           0.261     2.331
n14067.in[0] (.names)                                            1.014     3.344
n14067.out[0] (.names)                                           0.261     3.605
n14068.in[0] (.names)                                            1.014     4.619
n14068.out[0] (.names)                                           0.261     4.880
n14072.in[0] (.names)                                            1.014     5.894
n14072.out[0] (.names)                                           0.261     6.155
n14073.in[0] (.names)                                            1.014     7.169
n14073.out[0] (.names)                                           0.261     7.430
n14074.in[1] (.names)                                            1.014     8.444
n14074.out[0] (.names)                                           0.261     8.705
n14075.in[0] (.names)                                            1.014     9.719
n14075.out[0] (.names)                                           0.261     9.980
n14101.in[2] (.names)                                            1.014    10.993
n14101.out[0] (.names)                                           0.261    11.254
n14146.in[2] (.names)                                            1.014    12.268
n14146.out[0] (.names)                                           0.261    12.529
n14147.in[1] (.names)                                            1.014    13.543
n14147.out[0] (.names)                                           0.261    13.804
n14139.in[1] (.names)                                            1.014    14.818
n14139.out[0] (.names)                                           0.261    15.079
n14140.in[0] (.names)                                            1.014    16.093
n14140.out[0] (.names)                                           0.261    16.354
n14141.in[3] (.names)                                            1.014    17.367
n14141.out[0] (.names)                                           0.261    17.628
n14145.in[0] (.names)                                            1.014    18.642
n14145.out[0] (.names)                                           0.261    18.903
n14076.in[1] (.names)                                            1.014    19.917
n14076.out[0] (.names)                                           0.261    20.178
n14077.in[2] (.names)                                            1.014    21.192
n14077.out[0] (.names)                                           0.261    21.453
n14082.in[0] (.names)                                            1.014    22.467
n14082.out[0] (.names)                                           0.261    22.728
n14083.in[0] (.names)                                            1.014    23.742
n14083.out[0] (.names)                                           0.261    24.003
n14112.in[2] (.names)                                            1.014    25.016
n14112.out[0] (.names)                                           0.261    25.277
n14113.in[2] (.names)                                            1.014    26.291
n14113.out[0] (.names)                                           0.261    26.552
n14114.in[1] (.names)                                            1.014    27.566
n14114.out[0] (.names)                                           0.261    27.827
n14117.in[0] (.names)                                            1.014    28.841
n14117.out[0] (.names)                                           0.261    29.102
n14119.in[0] (.names)                                            1.014    30.116
n14119.out[0] (.names)                                           0.261    30.377
n14120.in[0] (.names)                                            1.014    31.390
n14120.out[0] (.names)                                           0.261    31.651
n14122.in[0] (.names)                                            1.014    32.665
n14122.out[0] (.names)                                           0.261    32.926
n14123.in[0] (.names)                                            1.014    33.940
n14123.out[0] (.names)                                           0.261    34.201
n14124.in[1] (.names)                                            1.014    35.215
n14124.out[0] (.names)                                           0.261    35.476
n117.in[0] (.names)                                              1.014    36.490
n117.out[0] (.names)                                             0.261    36.751
n14126.in[3] (.names)                                            1.014    37.765
n14126.out[0] (.names)                                           0.261    38.026
n14128.in[2] (.names)                                            1.014    39.039
n14128.out[0] (.names)                                           0.261    39.300
n14130.in[0] (.names)                                            1.014    40.314
n14130.out[0] (.names)                                           0.261    40.575
n14131.in[0] (.names)                                            1.014    41.589
n14131.out[0] (.names)                                           0.261    41.850
n14132.in[3] (.names)                                            1.014    42.864
n14132.out[0] (.names)                                           0.261    43.125
n14134.in[0] (.names)                                            1.014    44.139
n14134.out[0] (.names)                                           0.261    44.400
n14135.in[1] (.names)                                            1.014    45.413
n14135.out[0] (.names)                                           0.261    45.674
n14136.in[1] (.names)                                            1.014    46.688
n14136.out[0] (.names)                                           0.261    46.949
n116.in[0] (.names)                                              1.014    47.963
n116.out[0] (.names)                                             0.261    48.224
out:n116.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 83
Startpoint: n5210.Q[0] (.latch clocked by pclk)
Endpoint  : n5224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5210.clk[0] (.latch)                                            1.014     1.014
n5210.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5240.in[0] (.names)                                             1.014     2.070
n5240.out[0] (.names)                                            0.261     2.331
n5284.in[1] (.names)                                             1.014     3.344
n5284.out[0] (.names)                                            0.261     3.605
n5285.in[1] (.names)                                             1.014     4.619
n5285.out[0] (.names)                                            0.261     4.880
n5245.in[0] (.names)                                             1.014     5.894
n5245.out[0] (.names)                                            0.261     6.155
n5288.in[1] (.names)                                             1.014     7.169
n5288.out[0] (.names)                                            0.261     7.430
n5289.in[2] (.names)                                             1.014     8.444
n5289.out[0] (.names)                                            0.261     8.705
n5292.in[1] (.names)                                             1.014     9.719
n5292.out[0] (.names)                                            0.261     9.980
n5293.in[1] (.names)                                             1.014    10.993
n5293.out[0] (.names)                                            0.261    11.254
n5302.in[0] (.names)                                             1.014    12.268
n5302.out[0] (.names)                                            0.261    12.529
n5263.in[0] (.names)                                             1.014    13.543
n5263.out[0] (.names)                                            0.261    13.804
n5313.in[0] (.names)                                             1.014    14.818
n5313.out[0] (.names)                                            0.261    15.079
n5317.in[2] (.names)                                             1.014    16.093
n5317.out[0] (.names)                                            0.261    16.354
n5326.in[0] (.names)                                             1.014    17.367
n5326.out[0] (.names)                                            0.261    17.628
n5314.in[0] (.names)                                             1.014    18.642
n5314.out[0] (.names)                                            0.261    18.903
n5310.in[0] (.names)                                             1.014    19.917
n5310.out[0] (.names)                                            0.261    20.178
n5311.in[0] (.names)                                             1.014    21.192
n5311.out[0] (.names)                                            0.261    21.453
n5235.in[1] (.names)                                             1.014    22.467
n5235.out[0] (.names)                                            0.261    22.728
n5334.in[2] (.names)                                             1.014    23.742
n5334.out[0] (.names)                                            0.261    24.003
n5337.in[0] (.names)                                             1.014    25.016
n5337.out[0] (.names)                                            0.261    25.277
n5338.in[0] (.names)                                             1.014    26.291
n5338.out[0] (.names)                                            0.261    26.552
n5339.in[1] (.names)                                             1.014    27.566
n5339.out[0] (.names)                                            0.261    27.827
n5340.in[1] (.names)                                             1.014    28.841
n5340.out[0] (.names)                                            0.261    29.102
n5318.in[0] (.names)                                             1.014    30.116
n5318.out[0] (.names)                                            0.261    30.377
n5333.in[0] (.names)                                             1.014    31.390
n5333.out[0] (.names)                                            0.261    31.651
n5346.in[2] (.names)                                             1.014    32.665
n5346.out[0] (.names)                                            0.261    32.926
n5348.in[2] (.names)                                             1.014    33.940
n5348.out[0] (.names)                                            0.261    34.201
n5233.in[0] (.names)                                             1.014    35.215
n5233.out[0] (.names)                                            0.261    35.476
n5350.in[0] (.names)                                             1.014    36.490
n5350.out[0] (.names)                                            0.261    36.751
n5351.in[1] (.names)                                             1.014    37.765
n5351.out[0] (.names)                                            0.261    38.026
n5187.in[2] (.names)                                             1.014    39.039
n5187.out[0] (.names)                                            0.261    39.300
n5353.in[1] (.names)                                             1.014    40.314
n5353.out[0] (.names)                                            0.261    40.575
n5354.in[2] (.names)                                             1.014    41.589
n5354.out[0] (.names)                                            0.261    41.850
n5355.in[0] (.names)                                             1.014    42.864
n5355.out[0] (.names)                                            0.261    43.125
n5357.in[1] (.names)                                             1.014    44.139
n5357.out[0] (.names)                                            0.261    44.400
n5358.in[0] (.names)                                             1.014    45.413
n5358.out[0] (.names)                                            0.261    45.674
n5227.in[0] (.names)                                             1.014    46.688
n5227.out[0] (.names)                                            0.261    46.949
n5223.in[0] (.names)                                             1.014    47.963
n5223.out[0] (.names)                                            0.261    48.224
n5224.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5224.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 84
Startpoint: n4126.Q[0] (.latch clocked by pclk)
Endpoint  : n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4126.clk[0] (.latch)                                            1.014     1.014
n4126.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7693.in[0] (.names)                                             1.014     2.070
n7693.out[0] (.names)                                            0.261     2.331
n7694.in[1] (.names)                                             1.014     3.344
n7694.out[0] (.names)                                            0.261     3.605
n7695.in[2] (.names)                                             1.014     4.619
n7695.out[0] (.names)                                            0.261     4.880
n7719.in[1] (.names)                                             1.014     5.894
n7719.out[0] (.names)                                            0.261     6.155
n7798.in[0] (.names)                                             1.014     7.169
n7798.out[0] (.names)                                            0.261     7.430
n7799.in[0] (.names)                                             1.014     8.444
n7799.out[0] (.names)                                            0.261     8.705
n7800.in[0] (.names)                                             1.014     9.719
n7800.out[0] (.names)                                            0.261     9.980
n7765.in[0] (.names)                                             1.014    10.993
n7765.out[0] (.names)                                            0.261    11.254
n7774.in[0] (.names)                                             1.014    12.268
n7774.out[0] (.names)                                            0.261    12.529
n7775.in[1] (.names)                                             1.014    13.543
n7775.out[0] (.names)                                            0.261    13.804
n7777.in[1] (.names)                                             1.014    14.818
n7777.out[0] (.names)                                            0.261    15.079
n7778.in[2] (.names)                                             1.014    16.093
n7778.out[0] (.names)                                            0.261    16.354
n7779.in[0] (.names)                                             1.014    17.367
n7779.out[0] (.names)                                            0.261    17.628
n7780.in[2] (.names)                                             1.014    18.642
n7780.out[0] (.names)                                            0.261    18.903
n7781.in[0] (.names)                                             1.014    19.917
n7781.out[0] (.names)                                            0.261    20.178
n7782.in[0] (.names)                                             1.014    21.192
n7782.out[0] (.names)                                            0.261    21.453
n7783.in[0] (.names)                                             1.014    22.467
n7783.out[0] (.names)                                            0.261    22.728
n7784.in[0] (.names)                                             1.014    23.742
n7784.out[0] (.names)                                            0.261    24.003
n7785.in[0] (.names)                                             1.014    25.016
n7785.out[0] (.names)                                            0.261    25.277
n7789.in[2] (.names)                                             1.014    26.291
n7789.out[0] (.names)                                            0.261    26.552
n7790.in[0] (.names)                                             1.014    27.566
n7790.out[0] (.names)                                            0.261    27.827
n7787.in[1] (.names)                                             1.014    28.841
n7787.out[0] (.names)                                            0.261    29.102
n7732.in[0] (.names)                                             1.014    30.116
n7732.out[0] (.names)                                            0.261    30.377
n7735.in[2] (.names)                                             1.014    31.390
n7735.out[0] (.names)                                            0.261    31.651
n7699.in[0] (.names)                                             1.014    32.665
n7699.out[0] (.names)                                            0.261    32.926
n7759.in[1] (.names)                                             1.014    33.940
n7759.out[0] (.names)                                            0.261    34.201
n7760.in[0] (.names)                                             1.014    35.215
n7760.out[0] (.names)                                            0.261    35.476
n7761.in[0] (.names)                                             1.014    36.490
n7761.out[0] (.names)                                            0.261    36.751
n7762.in[0] (.names)                                             1.014    37.765
n7762.out[0] (.names)                                            0.261    38.026
n7763.in[1] (.names)                                             1.014    39.039
n7763.out[0] (.names)                                            0.261    39.300
n7764.in[0] (.names)                                             1.014    40.314
n7764.out[0] (.names)                                            0.261    40.575
n7753.in[0] (.names)                                             1.014    41.589
n7753.out[0] (.names)                                            0.261    41.850
n7754.in[0] (.names)                                             1.014    42.864
n7754.out[0] (.names)                                            0.261    43.125
n7755.in[1] (.names)                                             1.014    44.139
n7755.out[0] (.names)                                            0.261    44.400
n7756.in[0] (.names)                                             1.014    45.413
n7756.out[0] (.names)                                            0.261    45.674
n7757.in[1] (.names)                                             1.014    46.688
n7757.out[0] (.names)                                            0.261    46.949
n4092.in[1] (.names)                                             1.014    47.963
n4092.out[0] (.names)                                            0.261    48.224
n4093.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4093.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 85
Startpoint: n4110.Q[0] (.latch clocked by pclk)
Endpoint  : n2374.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4110.clk[0] (.latch)                                            1.014     1.014
n4110.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4545.in[1] (.names)                                             1.014     2.070
n4545.out[0] (.names)                                            0.261     2.331
n4548.in[1] (.names)                                             1.014     3.344
n4548.out[0] (.names)                                            0.261     3.605
n4549.in[2] (.names)                                             1.014     4.619
n4549.out[0] (.names)                                            0.261     4.880
n4554.in[0] (.names)                                             1.014     5.894
n4554.out[0] (.names)                                            0.261     6.155
n4555.in[0] (.names)                                             1.014     7.169
n4555.out[0] (.names)                                            0.261     7.430
n4478.in[0] (.names)                                             1.014     8.444
n4478.out[0] (.names)                                            0.261     8.705
n4475.in[0] (.names)                                             1.014     9.719
n4475.out[0] (.names)                                            0.261     9.980
n4476.in[0] (.names)                                             1.014    10.993
n4476.out[0] (.names)                                            0.261    11.254
n4479.in[0] (.names)                                             1.014    12.268
n4479.out[0] (.names)                                            0.261    12.529
n4480.in[1] (.names)                                             1.014    13.543
n4480.out[0] (.names)                                            0.261    13.804
n4481.in[1] (.names)                                             1.014    14.818
n4481.out[0] (.names)                                            0.261    15.079
n4473.in[0] (.names)                                             1.014    16.093
n4473.out[0] (.names)                                            0.261    16.354
n4474.in[0] (.names)                                             1.014    17.367
n4474.out[0] (.names)                                            0.261    17.628
n4482.in[0] (.names)                                             1.014    18.642
n4482.out[0] (.names)                                            0.261    18.903
n4483.in[0] (.names)                                             1.014    19.917
n4483.out[0] (.names)                                            0.261    20.178
n4484.in[0] (.names)                                             1.014    21.192
n4484.out[0] (.names)                                            0.261    21.453
n4463.in[0] (.names)                                             1.014    22.467
n4463.out[0] (.names)                                            0.261    22.728
n4486.in[0] (.names)                                             1.014    23.742
n4486.out[0] (.names)                                            0.261    24.003
n4466.in[1] (.names)                                             1.014    25.016
n4466.out[0] (.names)                                            0.261    25.277
n4514.in[1] (.names)                                             1.014    26.291
n4514.out[0] (.names)                                            0.261    26.552
n4515.in[1] (.names)                                             1.014    27.566
n4515.out[0] (.names)                                            0.261    27.827
n4516.in[1] (.names)                                             1.014    28.841
n4516.out[0] (.names)                                            0.261    29.102
n4520.in[1] (.names)                                             1.014    30.116
n4520.out[0] (.names)                                            0.261    30.377
n4521.in[3] (.names)                                             1.014    31.390
n4521.out[0] (.names)                                            0.261    31.651
n4523.in[3] (.names)                                             1.014    32.665
n4523.out[0] (.names)                                            0.261    32.926
n4524.in[0] (.names)                                             1.014    33.940
n4524.out[0] (.names)                                            0.261    34.201
n4525.in[0] (.names)                                             1.014    35.215
n4525.out[0] (.names)                                            0.261    35.476
n4526.in[0] (.names)                                             1.014    36.490
n4526.out[0] (.names)                                            0.261    36.751
n4528.in[1] (.names)                                             1.014    37.765
n4528.out[0] (.names)                                            0.261    38.026
n4529.in[1] (.names)                                             1.014    39.039
n4529.out[0] (.names)                                            0.261    39.300
n4530.in[0] (.names)                                             1.014    40.314
n4530.out[0] (.names)                                            0.261    40.575
n199.in[0] (.names)                                              1.014    41.589
n199.out[0] (.names)                                             0.261    41.850
n4535.in[3] (.names)                                             1.014    42.864
n4535.out[0] (.names)                                            0.261    43.125
n4541.in[1] (.names)                                             1.014    44.139
n4541.out[0] (.names)                                            0.261    44.400
n4048.in[3] (.names)                                             1.014    45.413
n4048.out[0] (.names)                                            0.261    45.674
n4543.in[1] (.names)                                             1.014    46.688
n4543.out[0] (.names)                                            0.261    46.949
n2373.in[0] (.names)                                             1.014    47.963
n2373.out[0] (.names)                                            0.261    48.224
n2374.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2374.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 86
Startpoint: n306.Q[0] (.latch clocked by pclk)
Endpoint  : n338.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n306.clk[0] (.latch)                                             1.014     1.014
n306.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n829.in[0] (.names)                                              1.014     2.070
n829.out[0] (.names)                                             0.261     2.331
n834.in[1] (.names)                                              1.014     3.344
n834.out[0] (.names)                                             0.261     3.605
n835.in[1] (.names)                                              1.014     4.619
n835.out[0] (.names)                                             0.261     4.880
n837.in[0] (.names)                                              1.014     5.894
n837.out[0] (.names)                                             0.261     6.155
n803.in[0] (.names)                                              1.014     7.169
n803.out[0] (.names)                                             0.261     7.430
n1008.in[0] (.names)                                             1.014     8.444
n1008.out[0] (.names)                                            0.261     8.705
n1010.in[0] (.names)                                             1.014     9.719
n1010.out[0] (.names)                                            0.261     9.980
n1016.in[0] (.names)                                             1.014    10.993
n1016.out[0] (.names)                                            0.261    11.254
n1017.in[0] (.names)                                             1.014    12.268
n1017.out[0] (.names)                                            0.261    12.529
n1018.in[1] (.names)                                             1.014    13.543
n1018.out[0] (.names)                                            0.261    13.804
n1019.in[0] (.names)                                             1.014    14.818
n1019.out[0] (.names)                                            0.261    15.079
n1020.in[2] (.names)                                             1.014    16.093
n1020.out[0] (.names)                                            0.261    16.354
n1021.in[0] (.names)                                             1.014    17.367
n1021.out[0] (.names)                                            0.261    17.628
n1022.in[1] (.names)                                             1.014    18.642
n1022.out[0] (.names)                                            0.261    18.903
n995.in[0] (.names)                                              1.014    19.917
n995.out[0] (.names)                                             0.261    20.178
n1024.in[0] (.names)                                             1.014    21.192
n1024.out[0] (.names)                                            0.261    21.453
n970.in[1] (.names)                                              1.014    22.467
n970.out[0] (.names)                                             0.261    22.728
n971.in[2] (.names)                                              1.014    23.742
n971.out[0] (.names)                                             0.261    24.003
n974.in[0] (.names)                                              1.014    25.016
n974.out[0] (.names)                                             0.261    25.277
n979.in[1] (.names)                                              1.014    26.291
n979.out[0] (.names)                                             0.261    26.552
n980.in[0] (.names)                                              1.014    27.566
n980.out[0] (.names)                                             0.261    27.827
n963.in[1] (.names)                                              1.014    28.841
n963.out[0] (.names)                                             0.261    29.102
n1001.in[2] (.names)                                             1.014    30.116
n1001.out[0] (.names)                                            0.261    30.377
n1003.in[0] (.names)                                             1.014    31.390
n1003.out[0] (.names)                                            0.261    31.651
n1004.in[0] (.names)                                             1.014    32.665
n1004.out[0] (.names)                                            0.261    32.926
n1006.in[0] (.names)                                             1.014    33.940
n1006.out[0] (.names)                                            0.261    34.201
n1007.in[0] (.names)                                             1.014    35.215
n1007.out[0] (.names)                                            0.261    35.476
n807.in[1] (.names)                                              1.014    36.490
n807.out[0] (.names)                                             0.261    36.751
n986.in[0] (.names)                                              1.014    37.765
n986.out[0] (.names)                                             0.261    38.026
n988.in[2] (.names)                                              1.014    39.039
n988.out[0] (.names)                                             0.261    39.300
n989.in[0] (.names)                                              1.014    40.314
n989.out[0] (.names)                                             0.261    40.575
n991.in[1] (.names)                                              1.014    41.589
n991.out[0] (.names)                                             0.261    41.850
n992.in[0] (.names)                                              1.014    42.864
n992.out[0] (.names)                                             0.261    43.125
n993.in[0] (.names)                                              1.014    44.139
n993.out[0] (.names)                                             0.261    44.400
n994.in[0] (.names)                                              1.014    45.413
n994.out[0] (.names)                                             0.261    45.674
n236.in[0] (.names)                                              1.014    46.688
n236.out[0] (.names)                                             0.261    46.949
n337.in[0] (.names)                                              1.014    47.963
n337.out[0] (.names)                                             0.261    48.224
n338.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n338.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 87
Startpoint: n2386.Q[0] (.latch clocked by pclk)
Endpoint  : n4367.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2386.clk[0] (.latch)                                            1.014     1.014
n2386.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4252.in[1] (.names)                                             1.014     2.070
n4252.out[0] (.names)                                            0.261     2.331
n4253.in[0] (.names)                                             1.014     3.344
n4253.out[0] (.names)                                            0.261     3.605
n4231.in[1] (.names)                                             1.014     4.619
n4231.out[0] (.names)                                            0.261     4.880
n4255.in[1] (.names)                                             1.014     5.894
n4255.out[0] (.names)                                            0.261     6.155
n4254.in[0] (.names)                                             1.014     7.169
n4254.out[0] (.names)                                            0.261     7.430
n4213.in[0] (.names)                                             1.014     8.444
n4213.out[0] (.names)                                            0.261     8.705
n4212.in[1] (.names)                                             1.014     9.719
n4212.out[0] (.names)                                            0.261     9.980
n4400.in[2] (.names)                                             1.014    10.993
n4400.out[0] (.names)                                            0.261    11.254
n4403.in[1] (.names)                                             1.014    12.268
n4403.out[0] (.names)                                            0.261    12.529
n4405.in[0] (.names)                                             1.014    13.543
n4405.out[0] (.names)                                            0.261    13.804
n4406.in[0] (.names)                                             1.014    14.818
n4406.out[0] (.names)                                            0.261    15.079
n4279.in[1] (.names)                                             1.014    16.093
n4279.out[0] (.names)                                            0.261    16.354
n4280.in[0] (.names)                                             1.014    17.367
n4280.out[0] (.names)                                            0.261    17.628
n4276.in[1] (.names)                                             1.014    18.642
n4276.out[0] (.names)                                            0.261    18.903
n4258.in[0] (.names)                                             1.014    19.917
n4258.out[0] (.names)                                            0.261    20.178
n4259.in[3] (.names)                                             1.014    21.192
n4259.out[0] (.names)                                            0.261    21.453
n4346.in[0] (.names)                                             1.014    22.467
n4346.out[0] (.names)                                            0.261    22.728
n4350.in[1] (.names)                                             1.014    23.742
n4350.out[0] (.names)                                            0.261    24.003
n4351.in[1] (.names)                                             1.014    25.016
n4351.out[0] (.names)                                            0.261    25.277
n4352.in[1] (.names)                                             1.014    26.291
n4352.out[0] (.names)                                            0.261    26.552
n4354.in[0] (.names)                                             1.014    27.566
n4354.out[0] (.names)                                            0.261    27.827
n4347.in[1] (.names)                                             1.014    28.841
n4347.out[0] (.names)                                            0.261    29.102
n4348.in[0] (.names)                                             1.014    30.116
n4348.out[0] (.names)                                            0.261    30.377
n4356.in[2] (.names)                                             1.014    31.390
n4356.out[0] (.names)                                            0.261    31.651
n4357.in[0] (.names)                                             1.014    32.665
n4357.out[0] (.names)                                            0.261    32.926
n4358.in[1] (.names)                                             1.014    33.940
n4358.out[0] (.names)                                            0.261    34.201
n4359.in[0] (.names)                                             1.014    35.215
n4359.out[0] (.names)                                            0.261    35.476
n4360.in[0] (.names)                                             1.014    36.490
n4360.out[0] (.names)                                            0.261    36.751
n4361.in[1] (.names)                                             1.014    37.765
n4361.out[0] (.names)                                            0.261    38.026
n4363.in[0] (.names)                                             1.014    39.039
n4363.out[0] (.names)                                            0.261    39.300
n4365.in[0] (.names)                                             1.014    40.314
n4365.out[0] (.names)                                            0.261    40.575
n4366.in[0] (.names)                                             1.014    41.589
n4366.out[0] (.names)                                            0.261    41.850
n4368.in[2] (.names)                                             1.014    42.864
n4368.out[0] (.names)                                            0.261    43.125
n153.in[0] (.names)                                              1.014    44.139
n153.out[0] (.names)                                             0.261    44.400
n4369.in[0] (.names)                                             1.014    45.413
n4369.out[0] (.names)                                            0.261    45.674
n4370.in[0] (.names)                                             1.014    46.688
n4370.out[0] (.names)                                            0.261    46.949
n4371.in[0] (.names)                                             1.014    47.963
n4371.out[0] (.names)                                            0.261    48.224
n4367.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4367.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 88
Startpoint: n4634.Q[0] (.latch clocked by pclk)
Endpoint  : n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4634.clk[0] (.latch)                                            1.014     1.014
n4634.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4635.in[0] (.names)                                             1.014     2.070
n4635.out[0] (.names)                                            0.261     2.331
n4627.in[0] (.names)                                             1.014     3.344
n4627.out[0] (.names)                                            0.261     3.605
n4629.in[0] (.names)                                             1.014     4.619
n4629.out[0] (.names)                                            0.261     4.880
n4631.in[0] (.names)                                             1.014     5.894
n4631.out[0] (.names)                                            0.261     6.155
n4632.in[0] (.names)                                             1.014     7.169
n4632.out[0] (.names)                                            0.261     7.430
n4633.in[0] (.names)                                             1.014     8.444
n4633.out[0] (.names)                                            0.261     8.705
n4639.in[0] (.names)                                             1.014     9.719
n4639.out[0] (.names)                                            0.261     9.980
n4640.in[0] (.names)                                             1.014    10.993
n4640.out[0] (.names)                                            0.261    11.254
n4644.in[1] (.names)                                             1.014    12.268
n4644.out[0] (.names)                                            0.261    12.529
n4645.in[0] (.names)                                             1.014    13.543
n4645.out[0] (.names)                                            0.261    13.804
n4646.in[0] (.names)                                             1.014    14.818
n4646.out[0] (.names)                                            0.261    15.079
n4647.in[0] (.names)                                             1.014    16.093
n4647.out[0] (.names)                                            0.261    16.354
n4567.in[0] (.names)                                             1.014    17.367
n4567.out[0] (.names)                                            0.261    17.628
n4648.in[0] (.names)                                             1.014    18.642
n4648.out[0] (.names)                                            0.261    18.903
n4565.in[2] (.names)                                             1.014    19.917
n4565.out[0] (.names)                                            0.261    20.178
n4654.in[1] (.names)                                             1.014    21.192
n4654.out[0] (.names)                                            0.261    21.453
n4655.in[0] (.names)                                             1.014    22.467
n4655.out[0] (.names)                                            0.261    22.728
n4656.in[2] (.names)                                             1.014    23.742
n4656.out[0] (.names)                                            0.261    24.003
n4657.in[2] (.names)                                             1.014    25.016
n4657.out[0] (.names)                                            0.261    25.277
n4658.in[2] (.names)                                             1.014    26.291
n4658.out[0] (.names)                                            0.261    26.552
n4331.in[0] (.names)                                             1.014    27.566
n4331.out[0] (.names)                                            0.261    27.827
n4332.in[1] (.names)                                             1.014    28.841
n4332.out[0] (.names)                                            0.261    29.102
n4339.in[0] (.names)                                             1.014    30.116
n4339.out[0] (.names)                                            0.261    30.377
n4310.in[0] (.names)                                             1.014    31.390
n4310.out[0] (.names)                                            0.261    31.651
n4311.in[3] (.names)                                             1.014    32.665
n4311.out[0] (.names)                                            0.261    32.926
n4313.in[2] (.names)                                             1.014    33.940
n4313.out[0] (.names)                                            0.261    34.201
n4314.in[2] (.names)                                             1.014    35.215
n4314.out[0] (.names)                                            0.261    35.476
n4315.in[0] (.names)                                             1.014    36.490
n4315.out[0] (.names)                                            0.261    36.751
n4316.in[1] (.names)                                             1.014    37.765
n4316.out[0] (.names)                                            0.261    38.026
n4318.in[0] (.names)                                             1.014    39.039
n4318.out[0] (.names)                                            0.261    39.300
n4319.in[0] (.names)                                             1.014    40.314
n4319.out[0] (.names)                                            0.261    40.575
n4320.in[0] (.names)                                             1.014    41.589
n4320.out[0] (.names)                                            0.261    41.850
n4321.in[0] (.names)                                             1.014    42.864
n4321.out[0] (.names)                                            0.261    43.125
n4322.in[0] (.names)                                             1.014    44.139
n4322.out[0] (.names)                                            0.261    44.400
n4323.in[0] (.names)                                             1.014    45.413
n4323.out[0] (.names)                                            0.261    45.674
n4330.in[1] (.names)                                             1.014    46.688
n4330.out[0] (.names)                                            0.261    46.949
n4221.in[0] (.names)                                             1.014    47.963
n4221.out[0] (.names)                                            0.261    48.224
n4222.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4222.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 89
Startpoint: n4634.Q[0] (.latch clocked by pclk)
Endpoint  : n4374.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4634.clk[0] (.latch)                                            1.014     1.014
n4634.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4635.in[0] (.names)                                             1.014     2.070
n4635.out[0] (.names)                                            0.261     2.331
n4627.in[0] (.names)                                             1.014     3.344
n4627.out[0] (.names)                                            0.261     3.605
n4629.in[0] (.names)                                             1.014     4.619
n4629.out[0] (.names)                                            0.261     4.880
n4631.in[0] (.names)                                             1.014     5.894
n4631.out[0] (.names)                                            0.261     6.155
n4632.in[0] (.names)                                             1.014     7.169
n4632.out[0] (.names)                                            0.261     7.430
n4633.in[0] (.names)                                             1.014     8.444
n4633.out[0] (.names)                                            0.261     8.705
n4639.in[0] (.names)                                             1.014     9.719
n4639.out[0] (.names)                                            0.261     9.980
n4640.in[0] (.names)                                             1.014    10.993
n4640.out[0] (.names)                                            0.261    11.254
n4644.in[1] (.names)                                             1.014    12.268
n4644.out[0] (.names)                                            0.261    12.529
n4645.in[0] (.names)                                             1.014    13.543
n4645.out[0] (.names)                                            0.261    13.804
n4646.in[0] (.names)                                             1.014    14.818
n4646.out[0] (.names)                                            0.261    15.079
n4647.in[0] (.names)                                             1.014    16.093
n4647.out[0] (.names)                                            0.261    16.354
n4567.in[0] (.names)                                             1.014    17.367
n4567.out[0] (.names)                                            0.261    17.628
n4648.in[0] (.names)                                             1.014    18.642
n4648.out[0] (.names)                                            0.261    18.903
n4565.in[2] (.names)                                             1.014    19.917
n4565.out[0] (.names)                                            0.261    20.178
n4654.in[1] (.names)                                             1.014    21.192
n4654.out[0] (.names)                                            0.261    21.453
n4655.in[0] (.names)                                             1.014    22.467
n4655.out[0] (.names)                                            0.261    22.728
n4656.in[2] (.names)                                             1.014    23.742
n4656.out[0] (.names)                                            0.261    24.003
n4657.in[2] (.names)                                             1.014    25.016
n4657.out[0] (.names)                                            0.261    25.277
n4658.in[2] (.names)                                             1.014    26.291
n4658.out[0] (.names)                                            0.261    26.552
n4331.in[0] (.names)                                             1.014    27.566
n4331.out[0] (.names)                                            0.261    27.827
n4332.in[1] (.names)                                             1.014    28.841
n4332.out[0] (.names)                                            0.261    29.102
n4339.in[0] (.names)                                             1.014    30.116
n4339.out[0] (.names)                                            0.261    30.377
n4310.in[0] (.names)                                             1.014    31.390
n4310.out[0] (.names)                                            0.261    31.651
n4340.in[0] (.names)                                             1.014    32.665
n4340.out[0] (.names)                                            0.261    32.926
n4343.in[1] (.names)                                             1.014    33.940
n4343.out[0] (.names)                                            0.261    34.201
n4385.in[0] (.names)                                             1.014    35.215
n4385.out[0] (.names)                                            0.261    35.476
n4185.in[3] (.names)                                             1.014    36.490
n4185.out[0] (.names)                                            0.261    36.751
n4389.in[1] (.names)                                             1.014    37.765
n4389.out[0] (.names)                                            0.261    38.026
n4391.in[2] (.names)                                             1.014    39.039
n4391.out[0] (.names)                                            0.261    39.300
n4392.in[0] (.names)                                             1.014    40.314
n4392.out[0] (.names)                                            0.261    40.575
n4393.in[0] (.names)                                             1.014    41.589
n4393.out[0] (.names)                                            0.261    41.850
n4394.in[0] (.names)                                             1.014    42.864
n4394.out[0] (.names)                                            0.261    43.125
n4395.in[0] (.names)                                             1.014    44.139
n4395.out[0] (.names)                                            0.261    44.400
n4396.in[0] (.names)                                             1.014    45.413
n4396.out[0] (.names)                                            0.261    45.674
n4397.in[0] (.names)                                             1.014    46.688
n4397.out[0] (.names)                                            0.261    46.949
n4373.in[0] (.names)                                             1.014    47.963
n4373.out[0] (.names)                                            0.261    48.224
n4374.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4374.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 90
Startpoint: n4634.Q[0] (.latch clocked by pclk)
Endpoint  : n4174.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4634.clk[0] (.latch)                                            1.014     1.014
n4634.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4635.in[0] (.names)                                             1.014     2.070
n4635.out[0] (.names)                                            0.261     2.331
n4627.in[0] (.names)                                             1.014     3.344
n4627.out[0] (.names)                                            0.261     3.605
n4629.in[0] (.names)                                             1.014     4.619
n4629.out[0] (.names)                                            0.261     4.880
n4631.in[0] (.names)                                             1.014     5.894
n4631.out[0] (.names)                                            0.261     6.155
n4632.in[0] (.names)                                             1.014     7.169
n4632.out[0] (.names)                                            0.261     7.430
n4633.in[0] (.names)                                             1.014     8.444
n4633.out[0] (.names)                                            0.261     8.705
n4639.in[0] (.names)                                             1.014     9.719
n4639.out[0] (.names)                                            0.261     9.980
n4640.in[0] (.names)                                             1.014    10.993
n4640.out[0] (.names)                                            0.261    11.254
n4644.in[1] (.names)                                             1.014    12.268
n4644.out[0] (.names)                                            0.261    12.529
n4645.in[0] (.names)                                             1.014    13.543
n4645.out[0] (.names)                                            0.261    13.804
n4646.in[0] (.names)                                             1.014    14.818
n4646.out[0] (.names)                                            0.261    15.079
n4647.in[0] (.names)                                             1.014    16.093
n4647.out[0] (.names)                                            0.261    16.354
n4567.in[0] (.names)                                             1.014    17.367
n4567.out[0] (.names)                                            0.261    17.628
n4648.in[0] (.names)                                             1.014    18.642
n4648.out[0] (.names)                                            0.261    18.903
n4565.in[2] (.names)                                             1.014    19.917
n4565.out[0] (.names)                                            0.261    20.178
n4654.in[1] (.names)                                             1.014    21.192
n4654.out[0] (.names)                                            0.261    21.453
n4655.in[0] (.names)                                             1.014    22.467
n4655.out[0] (.names)                                            0.261    22.728
n4656.in[2] (.names)                                             1.014    23.742
n4656.out[0] (.names)                                            0.261    24.003
n4657.in[2] (.names)                                             1.014    25.016
n4657.out[0] (.names)                                            0.261    25.277
n4658.in[2] (.names)                                             1.014    26.291
n4658.out[0] (.names)                                            0.261    26.552
n4331.in[0] (.names)                                             1.014    27.566
n4331.out[0] (.names)                                            0.261    27.827
n4332.in[1] (.names)                                             1.014    28.841
n4332.out[0] (.names)                                            0.261    29.102
n4339.in[0] (.names)                                             1.014    30.116
n4339.out[0] (.names)                                            0.261    30.377
n4310.in[0] (.names)                                             1.014    31.390
n4310.out[0] (.names)                                            0.261    31.651
n4340.in[0] (.names)                                             1.014    32.665
n4340.out[0] (.names)                                            0.261    32.926
n4343.in[1] (.names)                                             1.014    33.940
n4343.out[0] (.names)                                            0.261    34.201
n4385.in[0] (.names)                                             1.014    35.215
n4385.out[0] (.names)                                            0.261    35.476
n4185.in[3] (.names)                                             1.014    36.490
n4185.out[0] (.names)                                            0.261    36.751
n4389.in[1] (.names)                                             1.014    37.765
n4389.out[0] (.names)                                            0.261    38.026
n4391.in[2] (.names)                                             1.014    39.039
n4391.out[0] (.names)                                            0.261    39.300
n4392.in[0] (.names)                                             1.014    40.314
n4392.out[0] (.names)                                            0.261    40.575
n4393.in[0] (.names)                                             1.014    41.589
n4393.out[0] (.names)                                            0.261    41.850
n4394.in[0] (.names)                                             1.014    42.864
n4394.out[0] (.names)                                            0.261    43.125
n4395.in[0] (.names)                                             1.014    44.139
n4395.out[0] (.names)                                            0.261    44.400
n4396.in[0] (.names)                                             1.014    45.413
n4396.out[0] (.names)                                            0.261    45.674
n4397.in[0] (.names)                                             1.014    46.688
n4397.out[0] (.names)                                            0.261    46.949
n4173.in[0] (.names)                                             1.014    47.963
n4173.out[0] (.names)                                            0.261    48.224
n4174.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4174.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 91
Startpoint: n4634.Q[0] (.latch clocked by pclk)
Endpoint  : n4386.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4634.clk[0] (.latch)                                            1.014     1.014
n4634.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4635.in[0] (.names)                                             1.014     2.070
n4635.out[0] (.names)                                            0.261     2.331
n4627.in[0] (.names)                                             1.014     3.344
n4627.out[0] (.names)                                            0.261     3.605
n4629.in[0] (.names)                                             1.014     4.619
n4629.out[0] (.names)                                            0.261     4.880
n4631.in[0] (.names)                                             1.014     5.894
n4631.out[0] (.names)                                            0.261     6.155
n4632.in[0] (.names)                                             1.014     7.169
n4632.out[0] (.names)                                            0.261     7.430
n4633.in[0] (.names)                                             1.014     8.444
n4633.out[0] (.names)                                            0.261     8.705
n4639.in[0] (.names)                                             1.014     9.719
n4639.out[0] (.names)                                            0.261     9.980
n4640.in[0] (.names)                                             1.014    10.993
n4640.out[0] (.names)                                            0.261    11.254
n4644.in[1] (.names)                                             1.014    12.268
n4644.out[0] (.names)                                            0.261    12.529
n4645.in[0] (.names)                                             1.014    13.543
n4645.out[0] (.names)                                            0.261    13.804
n4646.in[0] (.names)                                             1.014    14.818
n4646.out[0] (.names)                                            0.261    15.079
n4647.in[0] (.names)                                             1.014    16.093
n4647.out[0] (.names)                                            0.261    16.354
n4567.in[0] (.names)                                             1.014    17.367
n4567.out[0] (.names)                                            0.261    17.628
n4648.in[0] (.names)                                             1.014    18.642
n4648.out[0] (.names)                                            0.261    18.903
n4565.in[2] (.names)                                             1.014    19.917
n4565.out[0] (.names)                                            0.261    20.178
n4654.in[1] (.names)                                             1.014    21.192
n4654.out[0] (.names)                                            0.261    21.453
n4655.in[0] (.names)                                             1.014    22.467
n4655.out[0] (.names)                                            0.261    22.728
n4656.in[2] (.names)                                             1.014    23.742
n4656.out[0] (.names)                                            0.261    24.003
n4657.in[2] (.names)                                             1.014    25.016
n4657.out[0] (.names)                                            0.261    25.277
n4658.in[2] (.names)                                             1.014    26.291
n4658.out[0] (.names)                                            0.261    26.552
n4331.in[0] (.names)                                             1.014    27.566
n4331.out[0] (.names)                                            0.261    27.827
n4332.in[1] (.names)                                             1.014    28.841
n4332.out[0] (.names)                                            0.261    29.102
n4339.in[0] (.names)                                             1.014    30.116
n4339.out[0] (.names)                                            0.261    30.377
n4310.in[0] (.names)                                             1.014    31.390
n4310.out[0] (.names)                                            0.261    31.651
n4340.in[0] (.names)                                             1.014    32.665
n4340.out[0] (.names)                                            0.261    32.926
n4343.in[1] (.names)                                             1.014    33.940
n4343.out[0] (.names)                                            0.261    34.201
n4385.in[0] (.names)                                             1.014    35.215
n4385.out[0] (.names)                                            0.261    35.476
n4185.in[3] (.names)                                             1.014    36.490
n4185.out[0] (.names)                                            0.261    36.751
n4389.in[1] (.names)                                             1.014    37.765
n4389.out[0] (.names)                                            0.261    38.026
n4391.in[2] (.names)                                             1.014    39.039
n4391.out[0] (.names)                                            0.261    39.300
n4392.in[0] (.names)                                             1.014    40.314
n4392.out[0] (.names)                                            0.261    40.575
n4393.in[0] (.names)                                             1.014    41.589
n4393.out[0] (.names)                                            0.261    41.850
n4394.in[0] (.names)                                             1.014    42.864
n4394.out[0] (.names)                                            0.261    43.125
n4395.in[0] (.names)                                             1.014    44.139
n4395.out[0] (.names)                                            0.261    44.400
n4396.in[0] (.names)                                             1.014    45.413
n4396.out[0] (.names)                                            0.261    45.674
n4397.in[0] (.names)                                             1.014    46.688
n4397.out[0] (.names)                                            0.261    46.949
n4173.in[0] (.names)                                             1.014    47.963
n4173.out[0] (.names)                                            0.261    48.224
n4386.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4386.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 92
Startpoint: n2378.Q[0] (.latch clocked by pclk)
Endpoint  : n4625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2378.clk[0] (.latch)                                            1.014     1.014
n2378.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4939.in[0] (.names)                                             1.014     2.070
n4939.out[0] (.names)                                            0.261     2.331
n4940.in[2] (.names)                                             1.014     3.344
n4940.out[0] (.names)                                            0.261     3.605
n4941.in[1] (.names)                                             1.014     4.619
n4941.out[0] (.names)                                            0.261     4.880
n4944.in[1] (.names)                                             1.014     5.894
n4944.out[0] (.names)                                            0.261     6.155
n4945.in[0] (.names)                                             1.014     7.169
n4945.out[0] (.names)                                            0.261     7.430
n4946.in[1] (.names)                                             1.014     8.444
n4946.out[0] (.names)                                            0.261     8.705
n4949.in[1] (.names)                                             1.014     9.719
n4949.out[0] (.names)                                            0.261     9.980
n4950.in[0] (.names)                                             1.014    10.993
n4950.out[0] (.names)                                            0.261    11.254
n4952.in[1] (.names)                                             1.014    12.268
n4952.out[0] (.names)                                            0.261    12.529
n4954.in[2] (.names)                                             1.014    13.543
n4954.out[0] (.names)                                            0.261    13.804
n4958.in[0] (.names)                                             1.014    14.818
n4958.out[0] (.names)                                            0.261    15.079
n4959.in[0] (.names)                                             1.014    16.093
n4959.out[0] (.names)                                            0.261    16.354
n4961.in[2] (.names)                                             1.014    17.367
n4961.out[0] (.names)                                            0.261    17.628
n4964.in[0] (.names)                                             1.014    18.642
n4964.out[0] (.names)                                            0.261    18.903
n4962.in[0] (.names)                                             1.014    19.917
n4962.out[0] (.names)                                            0.261    20.178
n4963.in[0] (.names)                                             1.014    21.192
n4963.out[0] (.names)                                            0.261    21.453
n4965.in[0] (.names)                                             1.014    22.467
n4965.out[0] (.names)                                            0.261    22.728
n4569.in[1] (.names)                                             1.014    23.742
n4569.out[0] (.names)                                            0.261    24.003
n4570.in[0] (.names)                                             1.014    25.016
n4570.out[0] (.names)                                            0.261    25.277
n4573.in[2] (.names)                                             1.014    26.291
n4573.out[0] (.names)                                            0.261    26.552
n4588.in[0] (.names)                                             1.014    27.566
n4588.out[0] (.names)                                            0.261    27.827
n4580.in[0] (.names)                                             1.014    28.841
n4580.out[0] (.names)                                            0.261    29.102
n4604.in[0] (.names)                                             1.014    30.116
n4604.out[0] (.names)                                            0.261    30.377
n4605.in[0] (.names)                                             1.014    31.390
n4605.out[0] (.names)                                            0.261    31.651
n4606.in[0] (.names)                                             1.014    32.665
n4606.out[0] (.names)                                            0.261    32.926
n4607.in[1] (.names)                                             1.014    33.940
n4607.out[0] (.names)                                            0.261    34.201
n4610.in[0] (.names)                                             1.014    35.215
n4610.out[0] (.names)                                            0.261    35.476
n4602.in[0] (.names)                                             1.014    36.490
n4602.out[0] (.names)                                            0.261    36.751
n4601.in[1] (.names)                                             1.014    37.765
n4601.out[0] (.names)                                            0.261    38.026
n4609.in[1] (.names)                                             1.014    39.039
n4609.out[0] (.names)                                            0.261    39.300
n4613.in[0] (.names)                                             1.014    40.314
n4613.out[0] (.names)                                            0.261    40.575
n4614.in[0] (.names)                                             1.014    41.589
n4614.out[0] (.names)                                            0.261    41.850
n4615.in[2] (.names)                                             1.014    42.864
n4615.out[0] (.names)                                            0.261    43.125
n4616.in[1] (.names)                                             1.014    44.139
n4616.out[0] (.names)                                            0.261    44.400
n4209.in[0] (.names)                                             1.014    45.413
n4209.out[0] (.names)                                            0.261    45.674
n4617.in[0] (.names)                                             1.014    46.688
n4617.out[0] (.names)                                            0.261    46.949
n4622.in[2] (.names)                                             1.014    47.963
n4622.out[0] (.names)                                            0.261    48.224
n4625.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4625.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 93
Startpoint: n5152.Q[0] (.latch clocked by pclk)
Endpoint  : n5154.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5152.clk[0] (.latch)                                            1.014     1.014
n5152.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5811.in[0] (.names)                                             1.014     2.070
n5811.out[0] (.names)                                            0.261     2.331
n5816.in[0] (.names)                                             1.014     3.344
n5816.out[0] (.names)                                            0.261     3.605
n5817.in[0] (.names)                                             1.014     4.619
n5817.out[0] (.names)                                            0.261     4.880
n5789.in[0] (.names)                                             1.014     5.894
n5789.out[0] (.names)                                            0.261     6.155
n5791.in[0] (.names)                                             1.014     7.169
n5791.out[0] (.names)                                            0.261     7.430
n5882.in[0] (.names)                                             1.014     8.444
n5882.out[0] (.names)                                            0.261     8.705
n5883.in[0] (.names)                                             1.014     9.719
n5883.out[0] (.names)                                            0.261     9.980
n5884.in[0] (.names)                                             1.014    10.993
n5884.out[0] (.names)                                            0.261    11.254
n5885.in[0] (.names)                                             1.014    12.268
n5885.out[0] (.names)                                            0.261    12.529
n5923.in[2] (.names)                                             1.014    13.543
n5923.out[0] (.names)                                            0.261    13.804
n5926.in[0] (.names)                                             1.014    14.818
n5926.out[0] (.names)                                            0.261    15.079
n5927.in[1] (.names)                                             1.014    16.093
n5927.out[0] (.names)                                            0.261    16.354
n5928.in[0] (.names)                                             1.014    17.367
n5928.out[0] (.names)                                            0.261    17.628
n5930.in[1] (.names)                                             1.014    18.642
n5930.out[0] (.names)                                            0.261    18.903
n5934.in[0] (.names)                                             1.014    19.917
n5934.out[0] (.names)                                            0.261    20.178
n5935.in[1] (.names)                                             1.014    21.192
n5935.out[0] (.names)                                            0.261    21.453
n5936.in[0] (.names)                                             1.014    22.467
n5936.out[0] (.names)                                            0.261    22.728
n5937.in[0] (.names)                                             1.014    23.742
n5937.out[0] (.names)                                            0.261    24.003
n5938.in[0] (.names)                                             1.014    25.016
n5938.out[0] (.names)                                            0.261    25.277
n5939.in[0] (.names)                                             1.014    26.291
n5939.out[0] (.names)                                            0.261    26.552
n5943.in[0] (.names)                                             1.014    27.566
n5943.out[0] (.names)                                            0.261    27.827
n5944.in[1] (.names)                                             1.014    28.841
n5944.out[0] (.names)                                            0.261    29.102
n5945.in[0] (.names)                                             1.014    30.116
n5945.out[0] (.names)                                            0.261    30.377
n5946.in[0] (.names)                                             1.014    31.390
n5946.out[0] (.names)                                            0.261    31.651
n5948.in[0] (.names)                                             1.014    32.665
n5948.out[0] (.names)                                            0.261    32.926
n5949.in[0] (.names)                                             1.014    33.940
n5949.out[0] (.names)                                            0.261    34.201
n5951.in[0] (.names)                                             1.014    35.215
n5951.out[0] (.names)                                            0.261    35.476
n5953.in[1] (.names)                                             1.014    36.490
n5953.out[0] (.names)                                            0.261    36.751
n5954.in[0] (.names)                                             1.014    37.765
n5954.out[0] (.names)                                            0.261    38.026
n5391.in[0] (.names)                                             1.014    39.039
n5391.out[0] (.names)                                            0.261    39.300
n5955.in[0] (.names)                                             1.014    40.314
n5955.out[0] (.names)                                            0.261    40.575
n5956.in[3] (.names)                                             1.014    41.589
n5956.out[0] (.names)                                            0.261    41.850
n5960.in[1] (.names)                                             1.014    42.864
n5960.out[0] (.names)                                            0.261    43.125
n5961.in[0] (.names)                                             1.014    44.139
n5961.out[0] (.names)                                            0.261    44.400
n5962.in[0] (.names)                                             1.014    45.413
n5962.out[0] (.names)                                            0.261    45.674
n5964.in[0] (.names)                                             1.014    46.688
n5964.out[0] (.names)                                            0.261    46.949
n5153.in[0] (.names)                                             1.014    47.963
n5153.out[0] (.names)                                            0.261    48.224
n5154.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5154.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 94
Startpoint: n5214.Q[0] (.latch clocked by pclk)
Endpoint  : n5968.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5214.clk[0] (.latch)                                            1.014     1.014
n5214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5793.in[0] (.names)                                             1.014     2.070
n5793.out[0] (.names)                                            0.261     2.331
n5790.in[1] (.names)                                             1.014     3.344
n5790.out[0] (.names)                                            0.261     3.605
n5864.in[0] (.names)                                             1.014     4.619
n5864.out[0] (.names)                                            0.261     4.880
n5865.in[1] (.names)                                             1.014     5.894
n5865.out[0] (.names)                                            0.261     6.155
n5866.in[2] (.names)                                             1.014     7.169
n5866.out[0] (.names)                                            0.261     7.430
n5867.in[3] (.names)                                             1.014     8.444
n5867.out[0] (.names)                                            0.261     8.705
n5868.in[0] (.names)                                             1.014     9.719
n5868.out[0] (.names)                                            0.261     9.980
n5869.in[0] (.names)                                             1.014    10.993
n5869.out[0] (.names)                                            0.261    11.254
n5870.in[0] (.names)                                             1.014    12.268
n5870.out[0] (.names)                                            0.261    12.529
n5871.in[0] (.names)                                             1.014    13.543
n5871.out[0] (.names)                                            0.261    13.804
n5872.in[1] (.names)                                             1.014    14.818
n5872.out[0] (.names)                                            0.261    15.079
n5873.in[1] (.names)                                             1.014    16.093
n5873.out[0] (.names)                                            0.261    16.354
n5874.in[0] (.names)                                             1.014    17.367
n5874.out[0] (.names)                                            0.261    17.628
n5896.in[3] (.names)                                             1.014    18.642
n5896.out[0] (.names)                                            0.261    18.903
n5897.in[1] (.names)                                             1.014    19.917
n5897.out[0] (.names)                                            0.261    20.178
n5899.in[1] (.names)                                             1.014    21.192
n5899.out[0] (.names)                                            0.261    21.453
n5900.in[0] (.names)                                             1.014    22.467
n5900.out[0] (.names)                                            0.261    22.728
n5901.in[0] (.names)                                             1.014    23.742
n5901.out[0] (.names)                                            0.261    24.003
n5904.in[0] (.names)                                             1.014    25.016
n5904.out[0] (.names)                                            0.261    25.277
n5905.in[0] (.names)                                             1.014    26.291
n5905.out[0] (.names)                                            0.261    26.552
n5906.in[0] (.names)                                             1.014    27.566
n5906.out[0] (.names)                                            0.261    27.827
n5907.in[1] (.names)                                             1.014    28.841
n5907.out[0] (.names)                                            0.261    29.102
n5908.in[0] (.names)                                             1.014    30.116
n5908.out[0] (.names)                                            0.261    30.377
n5911.in[0] (.names)                                             1.014    31.390
n5911.out[0] (.names)                                            0.261    31.651
n5913.in[2] (.names)                                             1.014    32.665
n5913.out[0] (.names)                                            0.261    32.926
n5915.in[0] (.names)                                             1.014    33.940
n5915.out[0] (.names)                                            0.261    34.201
n5361.in[0] (.names)                                             1.014    35.215
n5361.out[0] (.names)                                            0.261    35.476
n5903.in[0] (.names)                                             1.014    36.490
n5903.out[0] (.names)                                            0.261    36.751
n5781.in[1] (.names)                                             1.014    37.765
n5781.out[0] (.names)                                            0.261    38.026
n5916.in[1] (.names)                                             1.014    39.039
n5916.out[0] (.names)                                            0.261    39.300
n5917.in[1] (.names)                                             1.014    40.314
n5917.out[0] (.names)                                            0.261    40.575
n5918.in[1] (.names)                                             1.014    41.589
n5918.out[0] (.names)                                            0.261    41.850
n5217.in[1] (.names)                                             1.014    42.864
n5217.out[0] (.names)                                            0.261    43.125
n5919.in[1] (.names)                                             1.014    44.139
n5919.out[0] (.names)                                            0.261    44.400
n5977.in[1] (.names)                                             1.014    45.413
n5977.out[0] (.names)                                            0.261    45.674
n5978.in[1] (.names)                                             1.014    46.688
n5978.out[0] (.names)                                            0.261    46.949
n5974.in[0] (.names)                                             1.014    47.963
n5974.out[0] (.names)                                            0.261    48.224
n5968.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5968.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 95
Startpoint: n5108.Q[0] (.latch clocked by pclk)
Endpoint  : n5132.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5108.clk[0] (.latch)                                            1.014     1.014
n5108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7522.in[0] (.names)                                             1.014     2.070
n7522.out[0] (.names)                                            0.261     2.331
n7529.in[1] (.names)                                             1.014     3.344
n7529.out[0] (.names)                                            0.261     3.605
n7527.in[0] (.names)                                             1.014     4.619
n7527.out[0] (.names)                                            0.261     4.880
n7528.in[0] (.names)                                             1.014     5.894
n7528.out[0] (.names)                                            0.261     6.155
n7536.in[0] (.names)                                             1.014     7.169
n7536.out[0] (.names)                                            0.261     7.430
n7537.in[1] (.names)                                             1.014     8.444
n7537.out[0] (.names)                                            0.261     8.705
n7533.in[0] (.names)                                             1.014     9.719
n7533.out[0] (.names)                                            0.261     9.980
n7290.in[0] (.names)                                             1.014    10.993
n7290.out[0] (.names)                                            0.261    11.254
n7384.in[1] (.names)                                             1.014    12.268
n7384.out[0] (.names)                                            0.261    12.529
n7385.in[1] (.names)                                             1.014    13.543
n7385.out[0] (.names)                                            0.261    13.804
n7386.in[0] (.names)                                             1.014    14.818
n7386.out[0] (.names)                                            0.261    15.079
n7389.in[2] (.names)                                             1.014    16.093
n7389.out[0] (.names)                                            0.261    16.354
n7393.in[1] (.names)                                             1.014    17.367
n7393.out[0] (.names)                                            0.261    17.628
n7390.in[0] (.names)                                             1.014    18.642
n7390.out[0] (.names)                                            0.261    18.903
n7394.in[0] (.names)                                             1.014    19.917
n7394.out[0] (.names)                                            0.261    20.178
n7391.in[0] (.names)                                             1.014    21.192
n7391.out[0] (.names)                                            0.261    21.453
n7396.in[0] (.names)                                             1.014    22.467
n7396.out[0] (.names)                                            0.261    22.728
n7397.in[1] (.names)                                             1.014    23.742
n7397.out[0] (.names)                                            0.261    24.003
n7398.in[0] (.names)                                             1.014    25.016
n7398.out[0] (.names)                                            0.261    25.277
n7402.in[1] (.names)                                             1.014    26.291
n7402.out[0] (.names)                                            0.261    26.552
n7406.in[0] (.names)                                             1.014    27.566
n7406.out[0] (.names)                                            0.261    27.827
n7407.in[2] (.names)                                             1.014    28.841
n7407.out[0] (.names)                                            0.261    29.102
n7408.in[0] (.names)                                             1.014    30.116
n7408.out[0] (.names)                                            0.261    30.377
n7410.in[0] (.names)                                             1.014    31.390
n7410.out[0] (.names)                                            0.261    31.651
n7411.in[0] (.names)                                             1.014    32.665
n7411.out[0] (.names)                                            0.261    32.926
n7412.in[1] (.names)                                             1.014    33.940
n7412.out[0] (.names)                                            0.261    34.201
n7413.in[0] (.names)                                             1.014    35.215
n7413.out[0] (.names)                                            0.261    35.476
n7414.in[0] (.names)                                             1.014    36.490
n7414.out[0] (.names)                                            0.261    36.751
n7415.in[1] (.names)                                             1.014    37.765
n7415.out[0] (.names)                                            0.261    38.026
n7416.in[0] (.names)                                             1.014    39.039
n7416.out[0] (.names)                                            0.261    39.300
n7273.in[0] (.names)                                             1.014    40.314
n7273.out[0] (.names)                                            0.261    40.575
n7418.in[0] (.names)                                             1.014    41.589
n7418.out[0] (.names)                                            0.261    41.850
n7512.in[1] (.names)                                             1.014    42.864
n7512.out[0] (.names)                                            0.261    43.125
n7513.in[1] (.names)                                             1.014    44.139
n7513.out[0] (.names)                                            0.261    44.400
n7514.in[1] (.names)                                             1.014    45.413
n7514.out[0] (.names)                                            0.261    45.674
n7516.in[0] (.names)                                             1.014    46.688
n7516.out[0] (.names)                                            0.261    46.949
n5131.in[0] (.names)                                             1.014    47.963
n5131.out[0] (.names)                                            0.261    48.224
n5132.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5132.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 96
Startpoint: n7992.Q[0] (.latch clocked by pclk)
Endpoint  : n4134.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7992.clk[0] (.latch)                                            1.014     1.014
n7992.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7993.in[0] (.names)                                             1.014     2.070
n7993.out[0] (.names)                                            0.261     2.331
n7997.in[0] (.names)                                             1.014     3.344
n7997.out[0] (.names)                                            0.261     3.605
n7991.in[0] (.names)                                             1.014     4.619
n7991.out[0] (.names)                                            0.261     4.880
n7998.in[0] (.names)                                             1.014     5.894
n7998.out[0] (.names)                                            0.261     6.155
n8040.in[3] (.names)                                             1.014     7.169
n8040.out[0] (.names)                                            0.261     7.430
n8041.in[3] (.names)                                             1.014     8.444
n8041.out[0] (.names)                                            0.261     8.705
n8043.in[1] (.names)                                             1.014     9.719
n8043.out[0] (.names)                                            0.261     9.980
n8044.in[0] (.names)                                             1.014    10.993
n8044.out[0] (.names)                                            0.261    11.254
n8045.in[0] (.names)                                             1.014    12.268
n8045.out[0] (.names)                                            0.261    12.529
n8046.in[1] (.names)                                             1.014    13.543
n8046.out[0] (.names)                                            0.261    13.804
n8028.in[0] (.names)                                             1.014    14.818
n8028.out[0] (.names)                                            0.261    15.079
n8030.in[0] (.names)                                             1.014    16.093
n8030.out[0] (.names)                                            0.261    16.354
n8033.in[2] (.names)                                             1.014    17.367
n8033.out[0] (.names)                                            0.261    17.628
n8035.in[1] (.names)                                             1.014    18.642
n8035.out[0] (.names)                                            0.261    18.903
n8037.in[0] (.names)                                             1.014    19.917
n8037.out[0] (.names)                                            0.261    20.178
n8014.in[0] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8031.in[0] (.names)                                             1.014    22.467
n8031.out[0] (.names)                                            0.261    22.728
n8047.in[0] (.names)                                             1.014    23.742
n8047.out[0] (.names)                                            0.261    24.003
n8049.in[0] (.names)                                             1.014    25.016
n8049.out[0] (.names)                                            0.261    25.277
n8052.in[2] (.names)                                             1.014    26.291
n8052.out[0] (.names)                                            0.261    26.552
n8053.in[0] (.names)                                             1.014    27.566
n8053.out[0] (.names)                                            0.261    27.827
n7613.in[0] (.names)                                             1.014    28.841
n7613.out[0] (.names)                                            0.261    29.102
n7608.in[1] (.names)                                             1.014    30.116
n7608.out[0] (.names)                                            0.261    30.377
n7609.in[0] (.names)                                             1.014    31.390
n7609.out[0] (.names)                                            0.261    31.651
n7635.in[0] (.names)                                             1.014    32.665
n7635.out[0] (.names)                                            0.261    32.926
n7636.in[1] (.names)                                             1.014    33.940
n7636.out[0] (.names)                                            0.261    34.201
n7637.in[0] (.names)                                             1.014    35.215
n7637.out[0] (.names)                                            0.261    35.476
n7638.in[0] (.names)                                             1.014    36.490
n7638.out[0] (.names)                                            0.261    36.751
n7639.in[0] (.names)                                             1.014    37.765
n7639.out[0] (.names)                                            0.261    38.026
n7681.in[1] (.names)                                             1.014    39.039
n7681.out[0] (.names)                                            0.261    39.300
n7683.in[0] (.names)                                             1.014    40.314
n7683.out[0] (.names)                                            0.261    40.575
n7686.in[0] (.names)                                             1.014    41.589
n7686.out[0] (.names)                                            0.261    41.850
n7687.in[0] (.names)                                             1.014    42.864
n7687.out[0] (.names)                                            0.261    43.125
n7688.in[0] (.names)                                             1.014    44.139
n7688.out[0] (.names)                                            0.261    44.400
n7692.in[2] (.names)                                             1.014    45.413
n7692.out[0] (.names)                                            0.261    45.674
n4094.in[0] (.names)                                             1.014    46.688
n4094.out[0] (.names)                                            0.261    46.949
n4133.in[0] (.names)                                             1.014    47.963
n4133.out[0] (.names)                                            0.261    48.224
n4134.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4134.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 97
Startpoint: n7992.Q[0] (.latch clocked by pclk)
Endpoint  : n1583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7992.clk[0] (.latch)                                            1.014     1.014
n7992.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7993.in[0] (.names)                                             1.014     2.070
n7993.out[0] (.names)                                            0.261     2.331
n7997.in[0] (.names)                                             1.014     3.344
n7997.out[0] (.names)                                            0.261     3.605
n7991.in[0] (.names)                                             1.014     4.619
n7991.out[0] (.names)                                            0.261     4.880
n7998.in[0] (.names)                                             1.014     5.894
n7998.out[0] (.names)                                            0.261     6.155
n8040.in[3] (.names)                                             1.014     7.169
n8040.out[0] (.names)                                            0.261     7.430
n8041.in[3] (.names)                                             1.014     8.444
n8041.out[0] (.names)                                            0.261     8.705
n8043.in[1] (.names)                                             1.014     9.719
n8043.out[0] (.names)                                            0.261     9.980
n8044.in[0] (.names)                                             1.014    10.993
n8044.out[0] (.names)                                            0.261    11.254
n8045.in[0] (.names)                                             1.014    12.268
n8045.out[0] (.names)                                            0.261    12.529
n8046.in[1] (.names)                                             1.014    13.543
n8046.out[0] (.names)                                            0.261    13.804
n8028.in[0] (.names)                                             1.014    14.818
n8028.out[0] (.names)                                            0.261    15.079
n8030.in[0] (.names)                                             1.014    16.093
n8030.out[0] (.names)                                            0.261    16.354
n8033.in[2] (.names)                                             1.014    17.367
n8033.out[0] (.names)                                            0.261    17.628
n8035.in[1] (.names)                                             1.014    18.642
n8035.out[0] (.names)                                            0.261    18.903
n8037.in[0] (.names)                                             1.014    19.917
n8037.out[0] (.names)                                            0.261    20.178
n8014.in[0] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8031.in[0] (.names)                                             1.014    22.467
n8031.out[0] (.names)                                            0.261    22.728
n8047.in[0] (.names)                                             1.014    23.742
n8047.out[0] (.names)                                            0.261    24.003
n8049.in[0] (.names)                                             1.014    25.016
n8049.out[0] (.names)                                            0.261    25.277
n8052.in[2] (.names)                                             1.014    26.291
n8052.out[0] (.names)                                            0.261    26.552
n8053.in[0] (.names)                                             1.014    27.566
n8053.out[0] (.names)                                            0.261    27.827
n7613.in[0] (.names)                                             1.014    28.841
n7613.out[0] (.names)                                            0.261    29.102
n7608.in[1] (.names)                                             1.014    30.116
n7608.out[0] (.names)                                            0.261    30.377
n7609.in[0] (.names)                                             1.014    31.390
n7609.out[0] (.names)                                            0.261    31.651
n7635.in[0] (.names)                                             1.014    32.665
n7635.out[0] (.names)                                            0.261    32.926
n7636.in[1] (.names)                                             1.014    33.940
n7636.out[0] (.names)                                            0.261    34.201
n7650.in[1] (.names)                                             1.014    35.215
n7650.out[0] (.names)                                            0.261    35.476
n7651.in[1] (.names)                                             1.014    36.490
n7651.out[0] (.names)                                            0.261    36.751
n7652.in[1] (.names)                                             1.014    37.765
n7652.out[0] (.names)                                            0.261    38.026
n7654.in[0] (.names)                                             1.014    39.039
n7654.out[0] (.names)                                            0.261    39.300
n7655.in[0] (.names)                                             1.014    40.314
n7655.out[0] (.names)                                            0.261    40.575
n2357.in[0] (.names)                                             1.014    41.589
n2357.out[0] (.names)                                            0.261    41.850
n7656.in[1] (.names)                                             1.014    42.864
n7656.out[0] (.names)                                            0.261    43.125
n7659.in[2] (.names)                                             1.014    44.139
n7659.out[0] (.names)                                            0.261    44.400
n7660.in[0] (.names)                                             1.014    45.413
n7660.out[0] (.names)                                            0.261    45.674
n7644.in[0] (.names)                                             1.014    46.688
n7644.out[0] (.names)                                            0.261    46.949
n2362.in[0] (.names)                                             1.014    47.963
n2362.out[0] (.names)                                            0.261    48.224
n1583.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1583.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 98
Startpoint: n7992.Q[0] (.latch clocked by pclk)
Endpoint  : n7658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7992.clk[0] (.latch)                                            1.014     1.014
n7992.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7993.in[0] (.names)                                             1.014     2.070
n7993.out[0] (.names)                                            0.261     2.331
n7997.in[0] (.names)                                             1.014     3.344
n7997.out[0] (.names)                                            0.261     3.605
n7991.in[0] (.names)                                             1.014     4.619
n7991.out[0] (.names)                                            0.261     4.880
n7998.in[0] (.names)                                             1.014     5.894
n7998.out[0] (.names)                                            0.261     6.155
n8040.in[3] (.names)                                             1.014     7.169
n8040.out[0] (.names)                                            0.261     7.430
n8041.in[3] (.names)                                             1.014     8.444
n8041.out[0] (.names)                                            0.261     8.705
n8043.in[1] (.names)                                             1.014     9.719
n8043.out[0] (.names)                                            0.261     9.980
n8044.in[0] (.names)                                             1.014    10.993
n8044.out[0] (.names)                                            0.261    11.254
n8045.in[0] (.names)                                             1.014    12.268
n8045.out[0] (.names)                                            0.261    12.529
n8046.in[1] (.names)                                             1.014    13.543
n8046.out[0] (.names)                                            0.261    13.804
n8028.in[0] (.names)                                             1.014    14.818
n8028.out[0] (.names)                                            0.261    15.079
n8030.in[0] (.names)                                             1.014    16.093
n8030.out[0] (.names)                                            0.261    16.354
n8033.in[2] (.names)                                             1.014    17.367
n8033.out[0] (.names)                                            0.261    17.628
n8035.in[1] (.names)                                             1.014    18.642
n8035.out[0] (.names)                                            0.261    18.903
n8037.in[0] (.names)                                             1.014    19.917
n8037.out[0] (.names)                                            0.261    20.178
n8014.in[0] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8031.in[0] (.names)                                             1.014    22.467
n8031.out[0] (.names)                                            0.261    22.728
n8047.in[0] (.names)                                             1.014    23.742
n8047.out[0] (.names)                                            0.261    24.003
n8049.in[0] (.names)                                             1.014    25.016
n8049.out[0] (.names)                                            0.261    25.277
n8052.in[2] (.names)                                             1.014    26.291
n8052.out[0] (.names)                                            0.261    26.552
n8053.in[0] (.names)                                             1.014    27.566
n8053.out[0] (.names)                                            0.261    27.827
n7613.in[0] (.names)                                             1.014    28.841
n7613.out[0] (.names)                                            0.261    29.102
n7608.in[1] (.names)                                             1.014    30.116
n7608.out[0] (.names)                                            0.261    30.377
n7609.in[0] (.names)                                             1.014    31.390
n7609.out[0] (.names)                                            0.261    31.651
n7635.in[0] (.names)                                             1.014    32.665
n7635.out[0] (.names)                                            0.261    32.926
n7636.in[1] (.names)                                             1.014    33.940
n7636.out[0] (.names)                                            0.261    34.201
n7650.in[1] (.names)                                             1.014    35.215
n7650.out[0] (.names)                                            0.261    35.476
n7651.in[1] (.names)                                             1.014    36.490
n7651.out[0] (.names)                                            0.261    36.751
n7652.in[1] (.names)                                             1.014    37.765
n7652.out[0] (.names)                                            0.261    38.026
n7654.in[0] (.names)                                             1.014    39.039
n7654.out[0] (.names)                                            0.261    39.300
n7655.in[0] (.names)                                             1.014    40.314
n7655.out[0] (.names)                                            0.261    40.575
n2357.in[0] (.names)                                             1.014    41.589
n2357.out[0] (.names)                                            0.261    41.850
n7656.in[1] (.names)                                             1.014    42.864
n7656.out[0] (.names)                                            0.261    43.125
n7659.in[2] (.names)                                             1.014    44.139
n7659.out[0] (.names)                                            0.261    44.400
n7660.in[0] (.names)                                             1.014    45.413
n7660.out[0] (.names)                                            0.261    45.674
n7644.in[0] (.names)                                             1.014    46.688
n7644.out[0] (.names)                                            0.261    46.949
n2362.in[0] (.names)                                             1.014    47.963
n2362.out[0] (.names)                                            0.261    48.224
n7658.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7658.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 99
Startpoint: n231.Q[0] (.latch clocked by pclk)
Endpoint  : n284.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n231.clk[0] (.latch)                                             1.014     1.014
n231.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1576.in[1] (.names)                                             1.014     2.070
n1576.out[0] (.names)                                            0.261     2.331
n1577.in[0] (.names)                                             1.014     3.344
n1577.out[0] (.names)                                            0.261     3.605
n1578.in[2] (.names)                                             1.014     4.619
n1578.out[0] (.names)                                            0.261     4.880
n1579.in[1] (.names)                                             1.014     5.894
n1579.out[0] (.names)                                            0.261     6.155
n1580.in[0] (.names)                                             1.014     7.169
n1580.out[0] (.names)                                            0.261     7.430
n1591.in[0] (.names)                                             1.014     8.444
n1591.out[0] (.names)                                            0.261     8.705
n1593.in[1] (.names)                                             1.014     9.719
n1593.out[0] (.names)                                            0.261     9.980
n1590.in[0] (.names)                                             1.014    10.993
n1590.out[0] (.names)                                            0.261    11.254
n1587.in[0] (.names)                                             1.014    12.268
n1587.out[0] (.names)                                            0.261    12.529
n1645.in[2] (.names)                                             1.014    13.543
n1645.out[0] (.names)                                            0.261    13.804
n1646.in[1] (.names)                                             1.014    14.818
n1646.out[0] (.names)                                            0.261    15.079
n1647.in[2] (.names)                                             1.014    16.093
n1647.out[0] (.names)                                            0.261    16.354
n1648.in[0] (.names)                                             1.014    17.367
n1648.out[0] (.names)                                            0.261    17.628
n1649.in[1] (.names)                                             1.014    18.642
n1649.out[0] (.names)                                            0.261    18.903
n1650.in[1] (.names)                                             1.014    19.917
n1650.out[0] (.names)                                            0.261    20.178
n1618.in[0] (.names)                                             1.014    21.192
n1618.out[0] (.names)                                            0.261    21.453
n1626.in[0] (.names)                                             1.014    22.467
n1626.out[0] (.names)                                            0.261    22.728
n1627.in[1] (.names)                                             1.014    23.742
n1627.out[0] (.names)                                            0.261    24.003
n1622.in[0] (.names)                                             1.014    25.016
n1622.out[0] (.names)                                            0.261    25.277
n1623.in[0] (.names)                                             1.014    26.291
n1623.out[0] (.names)                                            0.261    26.552
n1628.in[1] (.names)                                             1.014    27.566
n1628.out[0] (.names)                                            0.261    27.827
n1629.in[1] (.names)                                             1.014    28.841
n1629.out[0] (.names)                                            0.261    29.102
n1638.in[0] (.names)                                             1.014    30.116
n1638.out[0] (.names)                                            0.261    30.377
n1639.in[0] (.names)                                             1.014    31.390
n1639.out[0] (.names)                                            0.261    31.651
n1631.in[0] (.names)                                             1.014    32.665
n1631.out[0] (.names)                                            0.261    32.926
n1632.in[3] (.names)                                             1.014    33.940
n1632.out[0] (.names)                                            0.261    34.201
n1633.in[2] (.names)                                             1.014    35.215
n1633.out[0] (.names)                                            0.261    35.476
n1634.in[0] (.names)                                             1.014    36.490
n1634.out[0] (.names)                                            0.261    36.751
n1635.in[1] (.names)                                             1.014    37.765
n1635.out[0] (.names)                                            0.261    38.026
n1636.in[0] (.names)                                             1.014    39.039
n1636.out[0] (.names)                                            0.261    39.300
n1641.in[1] (.names)                                             1.014    40.314
n1641.out[0] (.names)                                            0.261    40.575
n184.in[0] (.names)                                              1.014    41.589
n184.out[0] (.names)                                             0.261    41.850
n1642.in[0] (.names)                                             1.014    42.864
n1642.out[0] (.names)                                            0.261    43.125
n297.in[1] (.names)                                              1.014    44.139
n297.out[0] (.names)                                             0.261    44.400
n1643.in[0] (.names)                                             1.014    45.413
n1643.out[0] (.names)                                            0.261    45.674
n1644.in[0] (.names)                                             1.014    46.688
n1644.out[0] (.names)                                            0.261    46.949
n283.in[0] (.names)                                              1.014    47.963
n283.out[0] (.names)                                             0.261    48.224
n284.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 100
Startpoint: n5180.Q[0] (.latch clocked by pclk)
Endpoint  : n5134.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5180.clk[0] (.latch)                                            1.014     1.014
n5180.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6647.in[0] (.names)                                             1.014     2.070
n6647.out[0] (.names)                                            0.261     2.331
n6695.in[2] (.names)                                             1.014     3.344
n6695.out[0] (.names)                                            0.261     3.605
n6698.in[0] (.names)                                             1.014     4.619
n6698.out[0] (.names)                                            0.261     4.880
n6699.in[0] (.names)                                             1.014     5.894
n6699.out[0] (.names)                                            0.261     6.155
n6700.in[1] (.names)                                             1.014     7.169
n6700.out[0] (.names)                                            0.261     7.430
n6652.in[1] (.names)                                             1.014     8.444
n6652.out[0] (.names)                                            0.261     8.705
n6650.in[0] (.names)                                             1.014     9.719
n6650.out[0] (.names)                                            0.261     9.980
n6651.in[2] (.names)                                             1.014    10.993
n6651.out[0] (.names)                                            0.261    11.254
n6685.in[0] (.names)                                             1.014    12.268
n6685.out[0] (.names)                                            0.261    12.529
n6644.in[0] (.names)                                             1.014    13.543
n6644.out[0] (.names)                                            0.261    13.804
n6437.in[0] (.names)                                             1.014    14.818
n6437.out[0] (.names)                                            0.261    15.079
n6438.in[1] (.names)                                             1.014    16.093
n6438.out[0] (.names)                                            0.261    16.354
n6439.in[1] (.names)                                             1.014    17.367
n6439.out[0] (.names)                                            0.261    17.628
n6409.in[1] (.names)                                             1.014    18.642
n6409.out[0] (.names)                                            0.261    18.903
n6410.in[2] (.names)                                             1.014    19.917
n6410.out[0] (.names)                                            0.261    20.178
n6411.in[0] (.names)                                             1.014    21.192
n6411.out[0] (.names)                                            0.261    21.453
n6417.in[1] (.names)                                             1.014    22.467
n6417.out[0] (.names)                                            0.261    22.728
n6426.in[0] (.names)                                             1.014    23.742
n6426.out[0] (.names)                                            0.261    24.003
n6422.in[0] (.names)                                             1.014    25.016
n6422.out[0] (.names)                                            0.261    25.277
n6423.in[1] (.names)                                             1.014    26.291
n6423.out[0] (.names)                                            0.261    26.552
n6458.in[0] (.names)                                             1.014    27.566
n6458.out[0] (.names)                                            0.261    27.827
n6448.in[0] (.names)                                             1.014    28.841
n6448.out[0] (.names)                                            0.261    29.102
n6721.in[3] (.names)                                             1.014    30.116
n6721.out[0] (.names)                                            0.261    30.377
n6728.in[2] (.names)                                             1.014    31.390
n6728.out[0] (.names)                                            0.261    31.651
n6704.in[1] (.names)                                             1.014    32.665
n6704.out[0] (.names)                                            0.261    32.926
n6703.in[0] (.names)                                             1.014    33.940
n6703.out[0] (.names)                                            0.261    34.201
n6906.in[1] (.names)                                             1.014    35.215
n6906.out[0] (.names)                                            0.261    35.476
n6908.in[1] (.names)                                             1.014    36.490
n6908.out[0] (.names)                                            0.261    36.751
n6909.in[0] (.names)                                             1.014    37.765
n6909.out[0] (.names)                                            0.261    38.026
n6911.in[1] (.names)                                             1.014    39.039
n6911.out[0] (.names)                                            0.261    39.300
n6912.in[0] (.names)                                             1.014    40.314
n6912.out[0] (.names)                                            0.261    40.575
n6913.in[2] (.names)                                             1.014    41.589
n6913.out[0] (.names)                                            0.261    41.850
n6914.in[1] (.names)                                             1.014    42.864
n6914.out[0] (.names)                                            0.261    43.125
n6915.in[0] (.names)                                             1.014    44.139
n6915.out[0] (.names)                                            0.261    44.400
n5149.in[0] (.names)                                             1.014    45.413
n5149.out[0] (.names)                                            0.261    45.674
n4175.in[0] (.names)                                             1.014    46.688
n4175.out[0] (.names)                                            0.261    46.949
n5133.in[0] (.names)                                             1.014    47.963
n5133.out[0] (.names)                                            0.261    48.224
n5134.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5134.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#End of timing report
