From ac723caa4255b8cd7bf7cead6a82afb2289c08ce Mon Sep 17 00:00:00 2001
From: Elaine Zhang <zhangqing@rock-chips.com>
Date: Mon, 12 Oct 2020 10:34:20 +0800
Subject: [PATCH] clk: rockchip: rk3568: Replace RKNN with NPU

Update the TRM.

Change-Id: I0fb48df339d2a2350d0e6e2efc5128be0f90a97a
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 drivers/clk/rockchip/clk-rk3568.c      | 4 ++--
 include/dt-bindings/clock/rk3568-cru.h | 8 ++++----
 2 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/drivers/clk/rockchip/clk-rk3568.c b/drivers/clk/rockchip/clk-rk3568.c
index 711a4cc33d00..dbfdc13f6fc9 100644
--- a/drivers/clk/rockchip/clk-rk3568.c
+++ b/drivers/clk/rockchip/clk-rk3568.c
@@ -575,9 +575,9 @@ static struct rockchip_clk_branch rk3568_clk_branches[] __initdata = {
 			RK3568_CLKGATE_CON(3), 3, GFLAGS),
 	GATE(ACLK_NPU_PRE, "aclk_npu_pre", "clk_npu", 0,
 			RK3568_CLKGATE_CON(3), 4, GFLAGS),
-	GATE(ACLK_RKNN, "aclk_rknn", "aclk_npu_pre", 0,
+	GATE(ACLK_NPU, "aclk_npu", "aclk_npu_pre", 0,
 			RK3568_CLKGATE_CON(3), 7, GFLAGS),
-	GATE(HCLK_RKNN, "hclk_rknn", "hclk_npu_pre", 0,
+	GATE(HCLK_NPU, "hclk_npu", "hclk_npu_pre", 0,
 			RK3568_CLKGATE_CON(3), 8, GFLAGS),
 
 	GATE(PCLK_NPU_PVTM, "pclk_npu_pvtm", "pclk_npu_pre", 0,
diff --git a/include/dt-bindings/clock/rk3568-cru.h b/include/dt-bindings/clock/rk3568-cru.h
index 8066b7a6c8c3..7f9290809cbc 100644
--- a/include/dt-bindings/clock/rk3568-cru.h
+++ b/include/dt-bindings/clock/rk3568-cru.h
@@ -97,8 +97,8 @@
 #define HCLK_NPU_PRE		37
 #define PCLK_NPU_PRE		38
 #define ACLK_NPU_PRE		39
-#define ACLK_RKNN		40
-#define HCLK_RKNN		41
+#define ACLK_NPU		40
+#define HCLK_NPU		41
 #define PCLK_NPU_PVTM		42
 #define CLK_NPU_PVTM		43
 #define CLK_NPU_PVTM_CORE	44
@@ -523,8 +523,8 @@
 #define SRST_A_NPU_NIU		40
 #define SRST_H_NPU_NIU		41
 #define SRST_P_NPU_NIU		42
-#define SRST_A_RKNN		43
-#define SRST_H_RKNN		44
+#define SRST_A_NPU		43
+#define SRST_H_NPU		44
 #define SRST_P_NPU_PVTM		45
 #define SRST_NPU_PVTM		46
 #define SRST_NPU_PVTPLL		47
-- 
2.35.3

