Source Block: hdl/library/common/ad_mux.v@68:78@HdlIdDef

assign mux_in[DW-1:0] = data_in;
assign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;

genvar i;
genvar j;

generate


  for (i = 0; i < NUM_STAGES; i = i + 1) begin: g_stage

Diff Content:
- 73 genvar j;
+ 73   assign mux_in[DW-1:0] = data_in;
+ 73   assign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_mux.v@67:77


assign mux_in[DW-1:0] = data_in;
assign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;

genvar i;
genvar j;

generate



