{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512759284537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512759284543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 13:54:44 2017 " "Processing started: Fri Dec 08 13:54:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512759284543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759284543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yao_processor -c yao_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off yao_processor -c yao_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759284543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512759285897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512759285898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P CLA8bit.v(11) " "Verilog HDL Declaration information at CLA8bit.v(11): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512759306892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G CLA8bit.v(11) " "Verilog HDL Declaration information at CLA8bit.v(11): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512759306892 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(36) " "Verilog HDL warning at alu.v(36): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759306951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(37) " "Verilog HDL warning at alu.v(37): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759306952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(38) " "Verilog HDL warning at alu.v(38): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759306952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(39) " "Verilog HDL warning at alu.v(39): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759306952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(40) " "Verilog HDL warning at alu.v(40): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759306952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(41) " "Verilog HDL warning at alu.v(41): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759306952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mydffe.v(21) " "Verilog HDL information at mydffe.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "common/mydffe.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/mydffe.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512759306970 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand changed.v(17) " "Verilog HDL Declaration warning at changed.v(17): \"rand\" is SystemVerilog-2005 keyword" {  } { { "common/changed.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1512759306970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dffe1.v(16) " "Verilog HDL information at dffe1.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "reg_file/dffe1.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/dffe1.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512759307004 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "shiftadder.v(46) " "Verilog HDL Module Instantiation warning at shiftadder.v(46): ignored dangling comma in List of Port Connections" {  } { { "multdiv/shiftadder.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512759307081 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "aligner.v(52) " "Verilog HDL Module Instantiation warning at aligner.v(52): ignored dangling comma in List of Port Connections" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512759307122 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "shftdiv_debug.v(74) " "Verilog HDL Module Instantiation warning at shftdiv_debug.v(74): ignored dangling comma in List of Port Connections" {  } { { "multdiv/shftdiv_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512759307123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_counter.v(46) " "Verilog HDL warning at div_counter.v(46): extended using \"x\" or \"z\"" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759307132 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "div_debug.v(48) " "Verilog HDL Module Instantiation warning at div_debug.v(48): ignored dangling comma in List of Port Connections" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512759307134 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "div_debug.v(50) " "Verilog HDL Module Instantiation warning at div_debug.v(50): ignored dangling comma in List of Port Connections" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512759307134 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "div_debug.v(83) " "Verilog HDL Module Instantiation warning at div_debug.v(83): ignored dangling comma in List of Port Connections" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512759307134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multdiv.v(46) " "Verilog HDL warning at multdiv.v(46): extended using \"x\" or \"z\"" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759307136 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multdiv.v(47) " "Verilog HDL warning at multdiv.v(47): extended using \"x\" or \"z\"" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759307136 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "morse_rec.v(74) " "Verilog HDL information at morse_rec.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512759307144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.v(199) " "Verilog HDL Module Instantiation warning at processor.v(199): ignored dangling comma in List of Port Connections" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 199 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512759307153 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.v(202) " "Verilog HDL Module Instantiation warning at processor.v(202): ignored dangling comma in List of Port Connections" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 202 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512759307153 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(263) " "Verilog HDL warning at processor.v(263): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759307154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(264) " "Verilog HDL warning at processor.v(264): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512759307154 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux reg_file/mux.v " "Entity \"mux\" obtained from \"reg_file/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "reg_file/mux.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1512759307162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 43 43 " "Found 43 design units, including 43 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA8bit " "Found entity 1: CLA8bit" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder32 " "Found entity 2: Adder32" {  } { { "alu/Adder32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Adder32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "3 Subber32 " "Found entity 3: Subber32" {  } { { "alu/Subber32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Subber32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "4 OPdecoder " "Found entity 4: OPdecoder" {  } { { "alu/OPdecoder.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/OPdecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR32 " "Found entity 5: OR32" {  } { { "common/OR32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/OR32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "6 AND32 " "Found entity 6: AND32" {  } { { "common/AND32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/AND32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "7 Comparer0 " "Found entity 7: Comparer0" {  } { { "common/Comparer0.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "8 Comparer " "Found entity 8: Comparer" {  } { { "common/Comparer.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "9 SLL32 " "Found entity 9: SLL32" {  } { { "common/SLL32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/SLL32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "10 SRA32 " "Found entity 10: SRA32" {  } { { "common/SRA32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/SRA32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "11 alu " "Found entity 11: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "12 mydffe " "Found entity 12: mydffe" {  } { { "common/mydffe.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/mydffe.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "13 changed " "Found entity 13: changed" {  } { { "common/changed.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "14 reg_n " "Found entity 14: reg_n" {  } { { "paramd_reg/reg_n.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/paramd_reg/reg_n.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "15 decoder32bits " "Found entity 15: decoder32bits" {  } { { "reg_file/decoder32bits.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/decoder32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux " "Found entity 16: mux" {  } { { "reg_file/mux.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "17 reg32bits " "Found entity 17: reg32bits" {  } { { "reg_file/reg32bits.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/reg32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "18 dffe1 " "Found entity 18: dffe1" {  } { { "reg_file/dffe1.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/dffe1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "19 equal5bits " "Found entity 19: equal5bits" {  } { { "reg_file/equal5bits.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/equal5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "20 isZero " "Found entity 20: isZero" {  } { { "reg_file/isZero.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/isZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "21 regfile " "Found entity 21: regfile" {  } { { "reg_file/regfile.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "22 reg32 " "Found entity 22: reg32" {  } { { "multdiv/reg32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/reg32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "23 decoder32 " "Found entity 23: decoder32" {  } { { "common/decoder32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/decoder32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "24 findc " "Found entity 24: findc" {  } { { "multdiv/findc.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/findc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "25 shiftadder " "Found entity 25: shiftadder" {  } { { "multdiv/shiftadder.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "26 counter " "Found entity 26: counter" {  } { { "multdiv/counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "27 aligner " "Found entity 27: aligner" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "28 shiftdiver " "Found entity 28: shiftdiver" {  } { { "multdiv/shftdiv_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "29 div_counter " "Found entity 29: div_counter" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "30 div " "Found entity 30: div" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "31 multi " "Found entity 31: multi" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "32 multdiv " "Found entity 32: multdiv" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "33 tim_counter " "Found entity 33: tim_counter" {  } { { "timer/tim_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/tim_counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "34 morse_rec " "Found entity 34: morse_rec" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "35 changed_cycle " "Found entity 35: changed_cycle" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "36 mydmem_mod " "Found entity 36: mydmem_mod" {  } { { "mydmem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "37 processor " "Found entity 37: processor" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "38 pc_reg " "Found entity 38: pc_reg" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "39 op_decoder " "Found entity 39: op_decoder" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "40 fd_latch " "Found entity 40: fd_latch" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "41 dx_latch " "Found entity 41: dx_latch" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "42 xm_latch " "Found entity 42: xm_latch" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""} { "Info" "ISGN_ENTITY_NAME" "43 mw_latch " "Found entity 43: mw_latch" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759307162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydmem.v 0 0 " "Found 0 design units, including 0 entities, in source file mydmem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759307167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759307168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759307178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759307178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsuc processor.v(145) " "Verilog HDL Implicit Net warning at processor.v(145): created implicit net for \"bsuc\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcout processor.v(210) " "Verilog HDL Implicit Net warning at processor.v(210): created implicit net for \"pcout\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_address processor.v(432) " "Verilog HDL Implicit Net warning at processor.v(432): created implicit net for \"dmem_address\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 432 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_data_in processor.v(433) " "Verilog HDL Implicit Net warning at processor.v(433): created implicit net for \"dmem_data_in\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 433 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512759307515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bsuc processor.v(145) " "Verilog HDL or VHDL warning at processor.v(145): object \"bsuc\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307519 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcout processor.v(210) " "Verilog HDL or VHDL warning at processor.v(210): object \"pcout\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307519 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmem_address processor.v(432) " "Verilog HDL or VHDL warning at processor.v(432): object \"dmem_address\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307519 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmem_data_in processor.v(433) " "Verilog HDL or VHDL warning at processor.v(433): object \"dmem_data_in\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307519 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jr_f29 processor.v(68) " "Verilog HDL or VHDL warning at processor.v(68): object \"jr_f29\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307520 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_d processor.v(76) " "Verilog HDL or VHDL warning at processor.v(76): object \"j_d\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307520 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_x processor.v(98) " "Verilog HDL or VHDL warning at processor.v(98): object \"j_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307520 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setx_x processor.v(98) " "Verilog HDL or VHDL warning at processor.v(98): object \"setx_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307520 "|processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stall_for_div processor.v(115) " "Verilog HDL warning at processor.v(115): object stall_for_div used but never assigned" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 115 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"j_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bne_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"bne_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jal_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"jal_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jr_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"jr_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blt_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"blt_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bex_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"bex_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setx_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"setx_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_mem processor.v(125) " "Verilog HDL or VHDL warning at processor.v(125): object \"read_mem\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"sw_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307521 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"j_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307522 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bne_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"bne_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307522 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jr_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"jr_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307522 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blt_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"blt_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307522 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bex_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"bex_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307522 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setx_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"setx_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307522 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_dependency processor.v(152) " "Verilog HDL or VHDL warning at processor.v(152): object \"data_dependency\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307522 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "random processor.v(216) " "Verilog HDL or VHDL warning at processor.v(216): object \"random\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307523 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_reg1_x processor.v(328) " "Verilog HDL or VHDL warning at processor.v(328): object \"r_reg1_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307523 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_reg2_x processor.v(328) " "Verilog HDL or VHDL warning at processor.v(328): object \"r_reg2_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307523 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_or_addi_w processor.v(343) " "Verilog HDL or VHDL warning at processor.v(343): object \"R_or_addi_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307523 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.v(210) " "Verilog HDL assignment warning at processor.v(210): truncated value with size 32 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512759307526 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 processor.v(272) " "Verilog HDL assignment warning at processor.v(272): truncated value with size 33 to match size of target (32)" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512759307528 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 processor.v(432) " "Verilog HDL assignment warning at processor.v(432): truncated value with size 12 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512759307535 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.v(433) " "Verilog HDL assignment warning at processor.v(433): truncated value with size 32 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512759307535 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stall_for_div 0 processor.v(115) " "Net \"stall_for_div\" at processor.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512759307539 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:cur_next_pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:cur_next_pc\"" {  } { { "processor.v" "cur_next_pc" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n pc_reg:cur_next_pc\|reg_n:reg_for_pc " "Elaborating entity \"reg_n\" for hierarchy \"pc_reg:cur_next_pc\|reg_n:reg_for_pc\"" {  } { { "processor.v" "reg_for_pc" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydffe pc_reg:cur_next_pc\|reg_n:reg_for_pc\|mydffe:loop1\[0\].a_dff " "Elaborating entity \"mydffe\" for hierarchy \"pc_reg:cur_next_pc\|reg_n:reg_for_pc\|mydffe:loop1\[0\].a_dff\"" {  } { { "paramd_reg/reg_n.v" "loop1\[0\].a_dff" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/paramd_reg/reg_n.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr mydffe.v(8) " "Verilog HDL or VHDL warning at mydffe.v(8): object \"pr\" assigned a value but never read" {  } { { "common/mydffe.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/mydffe.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759307719 "|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:myimem " "Elaborating entity \"imem\" for hierarchy \"imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759307955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512759307956 ""}  } { { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512759307956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehc1 " "Found entity 1: altsyncram_ehc1" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512759308033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehc1 imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated " "Elaborating entity \"altsyncram_ehc1\" for hierarchy \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_rec morse_rec:my_morse_rec " "Elaborating entity \"morse_rec\" for hierarchy \"morse_rec:my_morse_rec\"" {  } { { "processor.v" "my_morse_rec" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308047 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state morse_rec.v(76) " "Verilog HDL Always Construct warning at morse_rec.v(76): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512759308049 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_in_d morse_rec.v(92) " "Verilog HDL Always Construct warning at morse_rec.v(92): variable \"sig_in_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512759308049 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tim_ct morse_rec.v(100) " "Verilog HDL Always Construct warning at morse_rec.v(100): variable \"tim_ct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512759308049 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_in_d morse_rec.v(106) " "Verilog HDL Always Construct warning at morse_rec.v(106): variable \"sig_in_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512759308049 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_ct morse_rec.v(115) " "Verilog HDL Always Construct warning at morse_rec.v(115): variable \"sig_ct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512759308049 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 morse_rec.v(115) " "Verilog HDL assignment warning at morse_rec.v(115): truncated value with size 32 to match size of target (3)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512759308049 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tim_ct morse_rec.v(120) " "Verilog HDL Always Construct warning at morse_rec.v(120): variable \"tim_ct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512759308050 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_time morse_rec.v(120) " "Verilog HDL Always Construct warning at morse_rec.v(120): variable \"stop_time\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512759308050 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "morse_rec.v(76) " "Verilog HDL Case Statement information at morse_rec.v(76): all case item expressions in this case statement are onehot" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1512759308050 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "man_rst morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"man_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759308050 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759308050 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "man_WE morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"man_WE\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759308050 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop_time morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"stop_time\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759308051 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig_ct morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"sig_ct\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759308051 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_end morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"m_end\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759308051 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"valid\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759308051 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid morse_rec.v(74) " "Inferred latch for \"valid\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308052 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_end morse_rec.v(74) " "Inferred latch for \"m_end\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308052 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[0\] morse_rec.v(74) " "Inferred latch for \"stop_time\[0\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308052 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[1\] morse_rec.v(74) " "Inferred latch for \"stop_time\[1\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308052 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[2\] morse_rec.v(74) " "Inferred latch for \"stop_time\[2\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308052 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[3\] morse_rec.v(74) " "Inferred latch for \"stop_time\[3\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308052 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[4\] morse_rec.v(74) " "Inferred latch for \"stop_time\[4\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308052 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[5\] morse_rec.v(74) " "Inferred latch for \"stop_time\[5\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308053 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[6\] morse_rec.v(74) " "Inferred latch for \"stop_time\[6\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308053 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[7\] morse_rec.v(74) " "Inferred latch for \"stop_time\[7\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308053 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[8\] morse_rec.v(74) " "Inferred latch for \"stop_time\[8\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308053 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[9\] morse_rec.v(74) " "Inferred latch for \"stop_time\[9\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308053 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[10\] morse_rec.v(74) " "Inferred latch for \"stop_time\[10\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308053 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[11\] morse_rec.v(74) " "Inferred latch for \"stop_time\[11\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308053 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[12\] morse_rec.v(74) " "Inferred latch for \"stop_time\[12\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308054 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[13\] morse_rec.v(74) " "Inferred latch for \"stop_time\[13\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308054 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[14\] morse_rec.v(74) " "Inferred latch for \"stop_time\[14\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308054 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[15\] morse_rec.v(74) " "Inferred latch for \"stop_time\[15\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308054 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[16\] morse_rec.v(74) " "Inferred latch for \"stop_time\[16\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308054 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[17\] morse_rec.v(74) " "Inferred latch for \"stop_time\[17\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308054 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[18\] morse_rec.v(74) " "Inferred latch for \"stop_time\[18\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308054 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[19\] morse_rec.v(74) " "Inferred latch for \"stop_time\[19\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308054 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[20\] morse_rec.v(74) " "Inferred latch for \"stop_time\[20\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308055 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[21\] morse_rec.v(74) " "Inferred latch for \"stop_time\[21\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308055 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[22\] morse_rec.v(74) " "Inferred latch for \"stop_time\[22\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308055 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[23\] morse_rec.v(74) " "Inferred latch for \"stop_time\[23\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308055 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[24\] morse_rec.v(74) " "Inferred latch for \"stop_time\[24\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308055 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[25\] morse_rec.v(74) " "Inferred latch for \"stop_time\[25\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308055 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[26\] morse_rec.v(74) " "Inferred latch for \"stop_time\[26\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308055 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[27\] morse_rec.v(74) " "Inferred latch for \"stop_time\[27\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308056 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[28\] morse_rec.v(74) " "Inferred latch for \"stop_time\[28\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308056 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[29\] morse_rec.v(74) " "Inferred latch for \"stop_time\[29\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308056 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[30\] morse_rec.v(74) " "Inferred latch for \"stop_time\[30\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308056 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[31\] morse_rec.v(74) " "Inferred latch for \"stop_time\[31\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308056 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "man_WE morse_rec.v(133) " "Inferred latch for \"man_WE\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308056 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "man_rst morse_rec.v(133) " "Inferred latch for \"man_rst\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308056 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.11 morse_rec.v(133) " "Inferred latch for \"state.11\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308057 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.10 morse_rec.v(133) " "Inferred latch for \"state.10\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308057 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 morse_rec.v(133) " "Inferred latch for \"state.01\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308057 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00 morse_rec.v(133) " "Inferred latch for \"state.00\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308057 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ct\[0\] morse_rec.v(133) " "Inferred latch for \"sig_ct\[0\]\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308057 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ct\[1\] morse_rec.v(133) " "Inferred latch for \"sig_ct\[1\]\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308058 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ct\[2\] morse_rec.v(133) " "Inferred latch for \"sig_ct\[2\]\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308058 "|processor|morse_rec:my_morse_rec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tim_counter morse_rec:my_morse_rec\|tim_counter:tc " "Elaborating entity \"tim_counter\" for hierarchy \"morse_rec:my_morse_rec\|tim_counter:tc\"" {  } { { "timer/morse_rec.v" "tc" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n morse_rec:my_morse_rec\|reg_n:delay_sig_in " "Elaborating entity \"reg_n\" for hierarchy \"morse_rec:my_morse_rec\|reg_n:delay_sig_in\"" {  } { { "timer/morse_rec.v" "delay_sig_in" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changed_cycle changed_cycle:my_changed_cycle " "Elaborating entity \"changed_cycle\" for hierarchy \"changed_cycle:my_changed_cycle\"" {  } { { "processor.v" "my_changed_cycle" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308198 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp changed_cycle.v(31) " "Verilog HDL Always Construct warning at changed_cycle.v(31): variable \"temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512759308199 "|processor|changed_cycle:my_changed_cycle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state changed_cycle.v(35) " "Verilog HDL Always Construct warning at changed_cycle.v(35): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512759308199 "|processor|changed_cycle:my_changed_cycle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ischanged changed_cycle.v(29) " "Verilog HDL Always Construct warning at changed_cycle.v(29): inferring latch(es) for variable \"ischanged\", which holds its previous value in one or more paths through the always construct" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759308199 "|processor|changed_cycle:my_changed_cycle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state changed_cycle.v(29) " "Verilog HDL Always Construct warning at changed_cycle.v(29): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759308199 "|processor|changed_cycle:my_changed_cycle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.001 changed_cycle.v(29) " "Inferred latch for \"state.001\" at changed_cycle.v(29)" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308200 "|processor|changed_cycle:my_changed_cycle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.000 changed_cycle.v(29) " "Inferred latch for \"state.000\" at changed_cycle.v(29)" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308200 "|processor|changed_cycle:my_changed_cycle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ischanged changed_cycle.v(29) " "Inferred latch for \"ischanged\" at changed_cycle.v(29)" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759308200 "|processor|changed_cycle:my_changed_cycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_decoder op_decoder:op_decoder_f_stage " "Elaborating entity \"op_decoder\" for hierarchy \"op_decoder:op_decoder_f_stage\"" {  } { { "processor.v" "op_decoder_f_stage" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308216 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "decoded_instruction\[20..12\] processor.v(486) " "Output port \"decoded_instruction\[20..12\]\" at processor.v(486) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 486 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512759308217 "|processor|op_decoder:op_decoder_f_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 Adder32:add_currentPC_and_1 " "Elaborating entity \"Adder32\" for hierarchy \"Adder32:add_currentPC_and_1\"" {  } { { "processor.v" "add_currentPC_and_1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA8bit Adder32:add_currentPC_and_1\|CLA8bit:cla0 " "Elaborating entity \"CLA8bit\" for hierarchy \"Adder32:add_currentPC_and_1\|CLA8bit:cla0\"" {  } { { "alu/Adder32.v" "cla0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Adder32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N CLA8bit.v(15) " "Verilog HDL or VHDL warning at CLA8bit.v(15): object \"N\" assigned a value but never read" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759308264 "|processor|Adder32:add_currentPC_and_1|CLA8bit:cla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd_latch fd_latch:fd_latch0 " "Elaborating entity \"fd_latch\" for hierarchy \"fd_latch:fd_latch0\"" {  } { { "processor.v" "fd_latch0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "processor.v" "rf" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder32bits regfile:rf\|decoder32bits:decodeW " "Elaborating entity \"decoder32bits\" for hierarchy \"regfile:rf\|decoder32bits:decodeW\"" {  } { { "reg_file/regfile.v" "decodeW" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bits regfile:rf\|reg32bits:loop1\[0\].my_reg " "Elaborating entity \"reg32bits\" for hierarchy \"regfile:rf\|reg32bits:loop1\[0\].my_reg\"" {  } { { "reg_file/regfile.v" "loop1\[0\].my_reg" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe1 regfile:rf\|reg32bits:loop1\[0\].my_reg\|dffe1:loop1\[0\].my_dffe " "Elaborating entity \"dffe1\" for hierarchy \"regfile:rf\|reg32bits:loop1\[0\].my_reg\|dffe1:loop1\[0\].my_dffe\"" {  } { { "reg_file/reg32bits.v" "loop1\[0\].my_dffe" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/reg32bits.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isZero regfile:rf\|isZero:checkrstatus0 " "Elaborating entity \"isZero\" for hierarchy \"regfile:rf\|isZero:checkrstatus0\"" {  } { { "reg_file/regfile.v" "checkrstatus0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal5bits regfile:rf\|equal5bits:checkr30 " "Elaborating entity \"equal5bits\" for hierarchy \"regfile:rf\|equal5bits:checkr30\"" {  } { { "reg_file/regfile.v" "checkr30" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux regfile:rf\|mux:my_mux1 " "Elaborating entity \"mux\" for hierarchy \"regfile:rf\|mux:my_mux1\"" {  } { { "reg_file/regfile.v" "my_mux1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759308941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dx_latch dx_latch:dx_latch0 " "Elaborating entity \"dx_latch\" for hierarchy \"dx_latch:dx_latch0\"" {  } { { "processor.v" "dx_latch0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n dx_latch:dx_latch0\|reg_n:rd_dx " "Elaborating entity \"reg_n\" for hierarchy \"dx_latch:dx_latch0\|reg_n:rd_dx\"" {  } { { "processor.v" "rd_dx" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n dx_latch:dx_latch0\|reg_n:decoded_instr_dx " "Elaborating entity \"reg_n\" for hierarchy \"dx_latch:dx_latch0\|reg_n:decoded_instr_dx\"" {  } { { "processor.v" "decoded_instr_dx" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n dx_latch:dx_latch0\|reg_n:T_dx " "Elaborating entity \"reg_n\" for hierarchy \"dx_latch:dx_latch0\|reg_n:T_dx\"" {  } { { "processor.v" "T_dx" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_1\"" {  } { { "processor.v" "alu_1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparer alu:alu_1\|Comparer:comp " "Elaborating entity \"Comparer\" for hierarchy \"alu:alu_1\|Comparer:comp\"" {  } { { "alu/alu.v" "comp" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subber32 alu:alu_1\|Comparer:comp\|Subber32:sub11 " "Elaborating entity \"Subber32\" for hierarchy \"alu:alu_1\|Comparer:comp\|Subber32:sub11\"" {  } { { "common/Comparer.v" "sub11" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_invert Subber32.v(10) " "Verilog HDL or VHDL warning at Subber32.v(10): object \"b_invert\" assigned a value but never read" {  } { { "alu/Subber32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Subber32.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759309274 "|processor|alu:alu_1|Comparer:comp|Subber32:sub11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparer0 alu:alu_1\|Comparer:comp\|Comparer0:c1 " "Elaborating entity \"Comparer0\" for hierarchy \"alu:alu_1\|Comparer:comp\|Comparer0:c1\"" {  } { { "common/Comparer.v" "c1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPdecoder alu:alu_1\|OPdecoder:decoder " "Elaborating entity \"OPdecoder\" for hierarchy \"alu:alu_1\|OPdecoder:decoder\"" {  } { { "alu/alu.v" "decoder" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32 alu:alu_1\|OR32:orer " "Elaborating entity \"OR32\" for hierarchy \"alu:alu_1\|OR32:orer\"" {  } { { "alu/alu.v" "orer" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32 alu:alu_1\|AND32:ander " "Elaborating entity \"AND32\" for hierarchy \"alu:alu_1\|AND32:ander\"" {  } { { "alu/alu.v" "ander" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL32 alu:alu_1\|SLL32:sller " "Elaborating entity \"SLL32\" for hierarchy \"alu:alu_1\|SLL32:sller\"" {  } { { "alu/alu.v" "sller" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA32 alu:alu_1\|SRA32:sraer " "Elaborating entity \"SRA32\" for hierarchy \"alu:alu_1\|SRA32:sraer\"" {  } { { "alu/alu.v" "sraer" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changed changed:ch " "Elaborating entity \"changed\" for hierarchy \"changed:ch\"" {  } { { "processor.v" "ch" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv multdiv:multdiv_ut " "Elaborating entity \"multdiv\" for hierarchy \"multdiv:multdiv_ut\"" {  } { { "processor.v" "multdiv_ut" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multi_ovf_tmp multdiv.v(31) " "Verilog HDL or VHDL warning at multdiv.v(31): object \"multi_ovf_tmp\" assigned a value but never read" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759309462 "|processor|multdiv:multdiv_ut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi multdiv:multdiv_ut\|multi:mt " "Elaborating entity \"multi\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\"" {  } { { "multdiv/multdiv.v" "mt" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAX_POS multi.v(38) " "Verilog HDL or VHDL warning at multi.v(38): object \"MAX_POS\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759309492 "|processor|multdiv:multdiv_ut|multi:mt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIN_NEG multi.v(38) " "Verilog HDL or VHDL warning at multi.v(38): object \"MIN_NEG\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759309492 "|processor|multdiv:multdiv_ut|multi:mt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "manual_clk multi.v(87) " "Verilog HDL or VHDL warning at multi.v(87): object \"manual_clk\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759309493 "|processor|multdiv:multdiv_ut|multi:mt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "manual_nclr multi.v(87) " "Verilog HDL or VHDL warning at multi.v(87): object \"manual_nclr\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759309493 "|processor|multdiv:multdiv_ut|multi:mt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div multdiv:multdiv_ut\|multi:mt\|div:div_debug " "Elaborating entity \"div\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\"" {  } { { "multdiv/multi.v" "div_debug" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 multdiv:multdiv_ut\|multi:mt\|div:div_debug\|reg32:A_copy_ex " "Elaborating entity \"reg32\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|reg32:A_copy_ex\"" {  } { { "multdiv/div_debug.v" "A_copy_ex" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aligner multdiv:multdiv_ut\|multi:mt\|div:div_debug\|aligner:al " "Elaborating entity \"aligner\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|aligner:al\"" {  } { { "multdiv/div_debug.v" "al" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aligner.v(30) " "Verilog HDL assignment warning at aligner.v(30): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512759309709 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aligner.v(42) " "Verilog HDL assignment warning at aligner.v(42): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512759309715 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer\[159..155\] 0 aligner.v(20) " "Net \"buffer\[159..155\]\" at aligner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512759309722 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer1\[159..155\] 0 aligner.v(34) " "Net \"buffer1\[159..155\]\" at aligner.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512759309722 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_counter multdiv:multdiv_ut\|multi:mt\|div:div_debug\|div_counter:c8 " "Elaborating entity \"div_counter\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|div_counter:c8\"" {  } { { "multdiv/div_debug.v" "c8" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x div_counter.v(32) " "Verilog HDL or VHDL warning at div_counter.v(32): object \"x\" assigned a value but never read" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759309758 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_high div_counter.v(33) " "Verilog HDL or VHDL warning at div_counter.v(33): object \"set_high\" assigned a value but never read" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512759309758 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 div_counter.v(58) " "Verilog HDL assignment warning at div_counter.v(58): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512759309759 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next div_counter.v(44) " "Verilog HDL Always Construct warning at div_counter.v(44): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759309759 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_end div_counter.v(44) " "Verilog HDL Always Construct warning at div_counter.v(44): inferring latch(es) for variable \"c_end\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759309760 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_end div_counter.v(44) " "Inferred latch for \"c_end\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759309760 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] div_counter.v(44) " "Inferred latch for \"next\[0\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759309760 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] div_counter.v(44) " "Inferred latch for \"next\[1\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759309760 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] div_counter.v(44) " "Inferred latch for \"next\[2\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759309760 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] div_counter.v(44) " "Inferred latch for \"next\[3\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759309761 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] div_counter.v(44) " "Inferred latch for \"next\[4\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759309761 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftdiver multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd " "Elaborating entity \"shiftdiver\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd\"" {  } { { "multdiv/div_debug.v" "sd" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder32 multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd\|decoder32:decode " "Elaborating entity \"decoder32\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd\|decoder32:decode\"" {  } { { "multdiv/shftdiv_debug.v" "decode" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftadder multdiv:multdiv_ut\|multi:mt\|shiftadder:sa " "Elaborating entity \"shiftadder\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|shiftadder:sa\"" {  } { { "multdiv/multi.v" "sa" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "findc multdiv:multdiv_ut\|multi:mt\|shiftadder:sa\|findc:fc " "Elaborating entity \"findc\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|shiftadder:sa\|findc:fc\"" {  } { { "multdiv/shiftadder.v" "fc" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759309970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter multdiv:multdiv_ut\|multi:mt\|counter:c " "Elaborating entity \"counter\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|counter:c\"" {  } { { "multdiv/multi.v" "c" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759310043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(68) " "Verilog HDL assignment warning at counter.v(68): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512759310045 "|processor|multdiv:multdiv_ut|multi:mt|counter:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_end counter.v(28) " "Verilog HDL Always Construct warning at counter.v(28): inferring latch(es) for variable \"c_end\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv/counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512759310045 "|processor|multdiv:multdiv_ut|multi:mt|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_end counter.v(28) " "Inferred latch for \"c_end\" at counter.v(28)" {  } { { "multdiv/counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759310046 "|processor|multdiv:multdiv_ut|multi:mt|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xm_latch xm_latch:xm_latch0 " "Elaborating entity \"xm_latch\" for hierarchy \"xm_latch:xm_latch0\"" {  } { { "processor.v" "xm_latch0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759310258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydmem_mod mydmem_mod:mydmem1 " "Elaborating entity \"mydmem_mod\" for hierarchy \"mydmem_mod:mydmem1\"" {  } { { "processor.v" "mydmem1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759310315 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "value mydmem.v(15) " "Verilog HDL warning at mydmem.v(15): the port and data declarations for array port \"value\" do not specify the same range for each dimension" {  } { { "mydmem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v" 15 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1512759310328 "|processor|mydmem_mod:mydmem1"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "value mydmem.v(19) " "HDL warning at mydmem.v(19): see declaration for object \"value\"" {  } { { "mydmem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v" 19 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759310328 "|processor|mydmem_mod:mydmem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mw_latch mw_latch:mw_latch0 " "Elaborating entity \"mw_latch\" for hierarchy \"mw_latch:mw_latch0\"" {  } { { "processor.v" "mw_latch0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759310329 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1512759313598 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1512759313598 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "r_reg2\[2\] " "Converted tri-state buffer \"r_reg2\[2\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "r_reg2\[1\] " "Converted tri-state buffer \"r_reg2\[1\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "r_reg2\[0\] " "Converted tri-state buffer \"r_reg2\[0\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[31\] " "Converted tri-state buffer \"rt_val_d\[31\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[30\] " "Converted tri-state buffer \"rt_val_d\[30\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[29\] " "Converted tri-state buffer \"rt_val_d\[29\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[28\] " "Converted tri-state buffer \"rt_val_d\[28\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[27\] " "Converted tri-state buffer \"rt_val_d\[27\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[26\] " "Converted tri-state buffer \"rt_val_d\[26\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[25\] " "Converted tri-state buffer \"rt_val_d\[25\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[24\] " "Converted tri-state buffer \"rt_val_d\[24\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[23\] " "Converted tri-state buffer \"rt_val_d\[23\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[22\] " "Converted tri-state buffer \"rt_val_d\[22\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[21\] " "Converted tri-state buffer \"rt_val_d\[21\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[20\] " "Converted tri-state buffer \"rt_val_d\[20\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[19\] " "Converted tri-state buffer \"rt_val_d\[19\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[18\] " "Converted tri-state buffer \"rt_val_d\[18\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[17\] " "Converted tri-state buffer \"rt_val_d\[17\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[16\] " "Converted tri-state buffer \"rt_val_d\[16\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[15\] " "Converted tri-state buffer \"rt_val_d\[15\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[14\] " "Converted tri-state buffer \"rt_val_d\[14\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[13\] " "Converted tri-state buffer \"rt_val_d\[13\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[12\] " "Converted tri-state buffer \"rt_val_d\[12\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[11\] " "Converted tri-state buffer \"rt_val_d\[11\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[10\] " "Converted tri-state buffer \"rt_val_d\[10\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[9\] " "Converted tri-state buffer \"rt_val_d\[9\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[8\] " "Converted tri-state buffer \"rt_val_d\[8\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[7\] " "Converted tri-state buffer \"rt_val_d\[7\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[6\] " "Converted tri-state buffer \"rt_val_d\[6\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[5\] " "Converted tri-state buffer \"rt_val_d\[5\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[4\] " "Converted tri-state buffer \"rt_val_d\[4\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[3\] " "Converted tri-state buffer \"rt_val_d\[3\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[2\] " "Converted tri-state buffer \"rt_val_d\[2\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[1\] " "Converted tri-state buffer \"rt_val_d\[1\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rt_val_d\[0\] " "Converted tri-state buffer \"rt_val_d\[0\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[31\] " "Converted tri-state buffer \"rd_val_d\[31\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[30\] " "Converted tri-state buffer \"rd_val_d\[30\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[29\] " "Converted tri-state buffer \"rd_val_d\[29\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[28\] " "Converted tri-state buffer \"rd_val_d\[28\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[27\] " "Converted tri-state buffer \"rd_val_d\[27\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[26\] " "Converted tri-state buffer \"rd_val_d\[26\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[25\] " "Converted tri-state buffer \"rd_val_d\[25\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[24\] " "Converted tri-state buffer \"rd_val_d\[24\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[23\] " "Converted tri-state buffer \"rd_val_d\[23\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[22\] " "Converted tri-state buffer \"rd_val_d\[22\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[21\] " "Converted tri-state buffer \"rd_val_d\[21\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[20\] " "Converted tri-state buffer \"rd_val_d\[20\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[19\] " "Converted tri-state buffer \"rd_val_d\[19\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[18\] " "Converted tri-state buffer \"rd_val_d\[18\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[17\] " "Converted tri-state buffer \"rd_val_d\[17\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[16\] " "Converted tri-state buffer \"rd_val_d\[16\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[15\] " "Converted tri-state buffer \"rd_val_d\[15\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[14\] " "Converted tri-state buffer \"rd_val_d\[14\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[13\] " "Converted tri-state buffer \"rd_val_d\[13\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[12\] " "Converted tri-state buffer \"rd_val_d\[12\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[11\] " "Converted tri-state buffer \"rd_val_d\[11\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[10\] " "Converted tri-state buffer \"rd_val_d\[10\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[9\] " "Converted tri-state buffer \"rd_val_d\[9\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[8\] " "Converted tri-state buffer \"rd_val_d\[8\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[7\] " "Converted tri-state buffer \"rd_val_d\[7\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[6\] " "Converted tri-state buffer \"rd_val_d\[6\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[5\] " "Converted tri-state buffer \"rd_val_d\[5\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[4\] " "Converted tri-state buffer \"rd_val_d\[4\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[3\] " "Converted tri-state buffer \"rd_val_d\[3\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[2\] " "Converted tri-state buffer \"rd_val_d\[2\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[1\] " "Converted tri-state buffer \"rd_val_d\[1\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd_val_d\[0\] " "Converted tri-state buffer \"rd_val_d\[0\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "r_reg2\[3\] " "Converted tri-state buffer \"r_reg2\[3\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "r_reg2\[4\] " "Converted tri-state buffer \"r_reg2\[4\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[31\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[30\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[29\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[28\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[27\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[26\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[25\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[24\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[23\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[22\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[21\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[20\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[19\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[18\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[17\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[16\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[15\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[14\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[13\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[12\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[11\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[10\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[9\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[8\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[7\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[6\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[5\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[4\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[3\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[2\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[1\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:multdiv_ut\|data_result\[0\]\" " "Converted tri-state node \"multdiv:multdiv_ut\|data_result\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|r31\" " "Converted tri-state node \"alu:alu_1\|r31\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[30\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[29\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[28\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[27\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[26\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[25\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[24\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[23\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[22\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[21\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[20\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[19\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[18\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[17\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[16\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[15\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[14\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[13\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[12\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[11\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[10\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[9\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[8\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[7\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[6\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[5\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[4\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[3\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[2\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[1\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_1\|data_result\[0\]\" " "Converted tri-state node \"alu:alu_1\|data_result\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512759313608 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1512759313608 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512759317655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse_rec:my_morse_rec\|man_WE " "Latch morse_rec:my_morse_rec\|man_WE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA morse_rec:my_morse_rec\|state.10_585 " "Ports D and ENA on the latch are fed by the same signal morse_rec:my_morse_rec\|state.10_585" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512759317773 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512759317773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse_rec:my_morse_rec\|man_rst " "Latch morse_rec:my_morse_rec\|man_rst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA morse_rec:my_morse_rec\|state.01_596 " "Ports D and ENA on the latch are fed by the same signal morse_rec:my_morse_rec\|state.01_596" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512759317773 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512759317773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse_rec:my_morse_rec\|state.10_585 " "Latch morse_rec:my_morse_rec\|state.10_585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA morse_rec:my_morse_rec\|state.01_596 " "Ports D and ENA on the latch are fed by the same signal morse_rec:my_morse_rec\|state.01_596" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512759317774 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512759317774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse_rec:my_morse_rec\|state.01_596 " "Latch morse_rec:my_morse_rec\|state.01_596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA morse_rec:my_morse_rec\|state.00_607 " "Ports D and ENA on the latch are fed by the same signal morse_rec:my_morse_rec\|state.00_607" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512759317774 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512759317774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512759321527 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "73 " "73 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512759326025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/output_files/yao_processor.map.smsg " "Generated suppressed messages file C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/output_files/yao_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759326293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512759327089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512759327089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4383 " "Implemented 4383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512759327696 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512759327696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4315 " "Implemented 4315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512759327696 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512759327696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512759327696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 233 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "918 " "Peak virtual memory: 918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512759327861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 13:55:27 2017 " "Processing ended: Fri Dec 08 13:55:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512759327861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512759327861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512759327861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512759327861 ""}
