static void F_1 ( T_1 * V_1 , int V_2 , int V_3 , int V_4 )\r\n{ int V_5 ;\r\nV_5 = V_3 + V_6 [ V_2 ] ;\r\nswitch ( V_1 -> V_7 ) {\r\ncase 0 :\r\ncase 1 :\r\ncase 2 : F_2 ( 0x60 + V_5 ) ; F_3 ( 1 ) ; F_2 ( V_4 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 3 :\r\ncase 4 :\r\ncase 5 : F_4 ( 0x40 + V_5 ) ; F_5 ( V_4 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic int F_6 ( T_1 * V_1 , int V_2 , int V_3 )\r\n{ int V_8 , V_9 , V_5 ;\r\nV_5 = V_3 + V_6 [ V_2 ] ;\r\nswitch ( V_1 -> V_7 ) {\r\ncase 0 : F_2 ( V_5 ) ; F_3 ( 1 ) ; F_3 ( 3 ) ;\r\nV_8 = F_7 () ; F_3 ( 4 ) ; V_9 = F_7 () ;\r\nreturn F_8 ( V_8 , V_9 ) ;\r\ncase 1 : F_2 ( 0x40 + V_5 ) ; F_3 ( 1 ) ; F_3 ( 4 ) ;\r\nV_8 = F_7 () ; V_9 = F_9 () ; F_2 ( 0xff ) ;\r\nreturn F_10 ( V_8 , V_9 ) ;\r\ncase 2 : F_2 ( 0x20 + V_5 ) ; F_3 ( 1 ) ; F_3 ( 0x25 ) ;\r\nV_8 = F_11 () ; F_3 ( 4 ) ;\r\nreturn V_8 ;\r\ncase 3 :\r\ncase 4 :\r\ncase 5 : F_4 ( V_5 ) ; F_3 ( 0x24 ) ; V_8 = F_12 () ; F_3 ( 4 ) ;\r\nreturn V_8 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_13 ( T_1 * V_1 , char * V_10 , int V_11 )\r\n{ int V_12 , V_13 , V_8 , V_9 ;\r\nswitch ( V_1 -> V_7 ) {\r\ncase 0 : F_2 ( 7 ) ; F_3 ( 1 ) ; F_3 ( 3 ) ; F_2 ( 0xff ) ;\r\nV_13 = 0 ;\r\nfor( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) {\r\nif ( V_12 == V_11 - 1 ) F_2 ( 0xfd ) ;\r\nF_3 ( 6 + V_13 ) ; V_8 = F_7 () ;\r\nif ( V_8 & 8 ) V_9 = V_8 ;\r\nelse { F_3 ( 4 + V_13 ) ; V_9 = F_7 () ; }\r\nV_10 [ V_12 ] = F_8 ( V_8 , V_9 ) ;\r\nV_13 = 1 - V_13 ;\r\n}\r\nF_2 ( 0 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 1 : F_2 ( 0x47 ) ; F_3 ( 1 ) ; F_3 ( 5 ) ; F_2 ( 0xff ) ;\r\nV_13 = 0 ;\r\nfor( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) {\r\nif ( V_12 == V_11 - 1 ) F_2 ( 0xfd ) ;\r\nF_3 ( 4 + V_13 ) ;\r\nV_8 = F_7 () ; V_9 = F_9 () ;\r\nV_10 [ V_12 ] = F_10 ( V_8 , V_9 ) ;\r\nV_13 = 1 - V_13 ;\r\n}\r\nF_2 ( 0 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 2 : F_2 ( 0x27 ) ; F_3 ( 1 ) ; F_3 ( 0x25 ) ; F_2 ( 0 ) ;\r\nV_13 = 0 ;\r\nfor( V_12 = 0 ; V_12 < V_11 - 1 ; V_12 ++ ) {\r\nF_3 ( 0x24 + V_13 ) ;\r\nV_10 [ V_12 ] = F_11 () ;\r\nV_13 = 1 - V_13 ;\r\n}\r\nF_3 ( 0x26 ) ; F_3 ( 0x27 ) ; V_10 [ V_11 - 1 ] = F_11 () ;\r\nF_3 ( 0x25 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 3 : F_4 ( 0x80 ) ; F_3 ( 0x24 ) ;\r\nfor( V_12 = 0 ; V_12 < V_11 - 1 ; V_12 ++ ) V_10 [ V_12 ] = F_12 () ;\r\nF_3 ( 4 ) ; F_4 ( 0xa0 ) ; F_3 ( 0x24 ) ; V_10 [ V_11 - 1 ] = F_12 () ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 4 : F_4 ( 0x80 ) ; F_3 ( 0x24 ) ;\r\nfor( V_12 = 0 ; V_12 < ( V_11 / 2 ) - 1 ; V_12 ++ ) ( ( V_14 * ) V_10 ) [ V_12 ] = F_14 () ;\r\nV_10 [ V_11 - 2 ] = F_12 () ;\r\nF_3 ( 4 ) ; F_4 ( 0xa0 ) ; F_3 ( 0x24 ) ; V_10 [ V_11 - 1 ] = F_12 () ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 5 : F_4 ( 0x80 ) ; F_3 ( 0x24 ) ;\r\nfor( V_12 = 0 ; V_12 < ( V_11 / 4 ) - 1 ; V_12 ++ ) ( ( V_15 * ) V_10 ) [ V_12 ] = F_15 () ;\r\nfor( V_12 = V_11 - 4 ; V_12 < V_11 - 1 ; V_12 ++ ) V_10 [ V_12 ] = F_12 () ;\r\nF_3 ( 4 ) ; F_4 ( 0xa0 ) ; F_3 ( 0x24 ) ; V_10 [ V_11 - 1 ] = F_12 () ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_16 ( T_1 * V_1 , char * V_10 , int V_11 )\r\n{ int V_13 , V_12 ;\r\nswitch ( V_1 -> V_7 ) {\r\ncase 0 :\r\ncase 1 :\r\ncase 2 : F_2 ( 0x67 ) ; F_3 ( 1 ) ; F_3 ( 5 ) ;\r\nV_13 = 0 ;\r\nfor( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) {\r\nF_2 ( V_10 [ V_12 ] ) ;\r\nF_3 ( 4 + V_13 ) ;\r\nV_13 = 1 - V_13 ;\r\n}\r\nF_3 ( 7 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 3 : F_4 ( 0xc0 ) ;\r\nfor( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) F_5 ( V_10 [ V_12 ] ) ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 4 : F_4 ( 0xc0 ) ;\r\nfor( V_12 = 0 ; V_12 < ( V_11 / 2 ) ; V_12 ++ ) F_17 ( ( ( V_14 * ) V_10 ) [ V_12 ] ) ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 5 : F_4 ( 0xc0 ) ;\r\nfor( V_12 = 0 ; V_12 < ( V_11 / 4 ) ; V_12 ++ ) F_18 ( ( ( V_15 * ) V_10 ) [ V_12 ] ) ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_19 ( T_1 * V_1 )\r\n{ V_1 -> V_16 = F_11 () ;\r\nV_1 -> V_17 = F_9 () ;\r\nF_20 ( 0 ) ;\r\nif ( V_18 ) {\r\nF_20 ( 0x40 ) ; F_20 ( 0xe0 ) ;\r\nF_2 ( 0 ) ; F_3 ( 1 ) ; F_3 ( 4 ) ;\r\nF_21 ( 0x8 , 0x12 ) ; F_21 ( 0xc , 0x14 ) ; F_21 ( 0x12 , 0x10 ) ;\r\nF_21 ( 0xe , 0xf ) ; F_21 ( 0xf , 4 ) ;\r\nF_21 ( 0xe , 0xd ) ; F_21 ( 0xf , 0 ) ;\r\n}\r\nF_20 ( 0xe0 ) ;\r\nF_2 ( 0 ) ; F_3 ( 1 ) ; F_3 ( 4 ) ;\r\nif ( V_1 -> V_7 >= 3 ) {\r\nF_2 ( 0 ) ; F_3 ( 1 ) ; F_3 ( 4 ) ; F_3 ( 0xc ) ;\r\nF_2 ( 0x40 ) ; F_3 ( 6 ) ; F_3 ( 7 ) ; F_3 ( 4 ) ; F_3 ( 0xc ) ; F_3 ( 4 ) ;\r\n}\r\nif ( ! V_18 ) {\r\nF_21 ( 8 , 0x10 ) ; F_21 ( 0xc , 0x14 ) ; F_21 ( 0xa , 0x38 ) ; F_21 ( 0x12 , 0x10 ) ;\r\n}\r\n}\r\nstatic void F_22 ( T_1 * V_1 )\r\n{ F_20 ( 0x30 ) ;\r\nF_2 ( V_1 -> V_16 ) ;\r\nF_3 ( V_1 -> V_17 ) ;\r\n}\r\nstatic int F_23 ( T_1 * V_1 , char * V_19 , int V_20 )\r\n{ int V_12 , V_21 , V_22 , V_23 ;\r\nint V_24 [ 2 ] = { 0 , 0 } ;\r\nF_19 ( V_1 ) ;\r\nV_23 = F_24 ( 0xd ) ;\r\nF_22 ( V_1 ) ;\r\nF_19 ( V_1 ) ;\r\nfor ( V_21 = 0 ; V_21 < 2 ; V_21 ++ ) {\r\nF_25 ( 6 , 0xa0 + V_21 * 0x10 ) ;\r\nfor ( V_12 = 0 ; V_12 < 256 ; V_12 ++ ) {\r\nF_25 ( 2 , V_12 ^ 0xaa ) ;\r\nF_25 ( 3 , V_12 ^ 0x55 ) ;\r\nif ( F_26 ( 2 ) != ( V_12 ^ 0xaa ) ) V_24 [ V_21 ] ++ ;\r\n}\r\n}\r\nF_22 ( V_1 ) ;\r\nV_22 = 0 ;\r\nF_19 ( V_1 ) ;\r\nF_21 ( 0x13 , 1 ) ; F_21 ( 0x13 , 0 ) ; F_21 ( 0xa , 0x11 ) ;\r\nF_13 ( V_1 , V_19 , 512 ) ;\r\nfor ( V_12 = 0 ; V_12 < 256 ; V_12 ++ ) {\r\nif ( ( V_19 [ 2 * V_12 ] & 0xff ) != V_12 ) V_22 ++ ;\r\nif ( ( V_19 [ 2 * V_12 + 1 ] & 0xff ) != ( 0xff - V_12 ) ) V_22 ++ ;\r\n}\r\nF_22 ( V_1 ) ;\r\nif ( V_20 ) {\r\nF_27 ( L_1 ,\r\nV_1 -> V_25 , V_1 -> V_26 , V_1 -> V_7 , V_23 , V_24 [ 0 ] , V_24 [ 1 ] , V_22 ) ;\r\n}\r\nreturn ( V_24 [ 0 ] && V_24 [ 1 ] ) || V_22 ;\r\n}\r\nstatic void F_28 ( T_1 * V_1 , char * V_19 , int V_20 )\r\n{ int V_27 ;\r\nchar * V_28 [ 6 ] =\r\n{ L_2 , L_3 , L_4 , L_5 , L_6 , L_7 } ;\r\nF_19 ( V_1 ) ;\r\nF_21 ( 0xa , 0x38 ) ;\r\nV_27 = F_24 ( 0xb ) ;\r\nF_22 ( V_1 ) ;\r\nF_27 ( L_8 ,\r\nV_1 -> V_25 , V_29 , V_27 , V_1 -> V_26 ) ;\r\nF_27 ( L_9 , V_1 -> V_7 ,\r\nV_28 [ V_1 -> V_7 ] , V_1 -> V_30 ) ;\r\n}\r\nstatic int T_2 F_29 ( void )\r\n{\r\n#ifdef F_30\r\nV_18 = 1 ;\r\n#endif\r\nreturn F_31 ( & V_31 ) ;\r\n}\r\nstatic void T_3 F_32 ( void )\r\n{\r\nF_33 ( & V_31 ) ;\r\n}
