/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_SAR_1_Bypass__0__MASK, 0x10
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 4
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x10
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 4
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x01
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x02

/* ADC_SAR_2_ADC_SAR */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_2_Bypass */
.set ADC_SAR_2_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_2_Bypass__0__MASK, 0x04
.set ADC_SAR_2_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_2_Bypass__0__PORT, 0
.set ADC_SAR_2_Bypass__0__SHIFT, 2
.set ADC_SAR_2_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_2_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_2_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_2_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_2_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_2_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_2_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_2_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_2_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_2_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_2_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_2_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_2_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_2_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_2_Bypass__MASK, 0x04
.set ADC_SAR_2_Bypass__PORT, 0
.set ADC_SAR_2_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_2_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_2_Bypass__SHIFT, 2
.set ADC_SAR_2_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x02
.set ADC_SAR_2_IRQ__INTC_NUMBER, 1
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
.set ADC_SAR_2_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_2_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_2_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_2_theACLK__INDEX, 0x00
.set ADC_SAR_2_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_2_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_2_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_2_theACLK__PM_STBY_MSK, 0x01

/* LCD_Char_1_LCDPort */
.set LCD_Char_1_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_1_LCDPort__0__PORT, 2
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_1_LCDPort__1__PORT, 2
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_1_LCDPort__2__PORT, 2
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_1_LCDPort__3__PORT, 2
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_1_LCDPort__4__PORT, 2
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_1_LCDPort__5__PORT, 2
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_1_LCDPort__6__PORT, 2
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_1_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 2
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT2_SLW

/* Pin_0_0_Slider */
.set Pin_0_0_Slider__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_0_0_Slider__0__MASK, 0x01
.set Pin_0_0_Slider__0__PC, CYREG_PRT0_PC0
.set Pin_0_0_Slider__0__PORT, 0
.set Pin_0_0_Slider__0__SHIFT, 0
.set Pin_0_0_Slider__AG, CYREG_PRT0_AG
.set Pin_0_0_Slider__AMUX, CYREG_PRT0_AMUX
.set Pin_0_0_Slider__BIE, CYREG_PRT0_BIE
.set Pin_0_0_Slider__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_0_0_Slider__BYP, CYREG_PRT0_BYP
.set Pin_0_0_Slider__CTL, CYREG_PRT0_CTL
.set Pin_0_0_Slider__DM0, CYREG_PRT0_DM0
.set Pin_0_0_Slider__DM1, CYREG_PRT0_DM1
.set Pin_0_0_Slider__DM2, CYREG_PRT0_DM2
.set Pin_0_0_Slider__DR, CYREG_PRT0_DR
.set Pin_0_0_Slider__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_0_0_Slider__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_0_0_Slider__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_0_0_Slider__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_0_0_Slider__MASK, 0x01
.set Pin_0_0_Slider__PORT, 0
.set Pin_0_0_Slider__PRT, CYREG_PRT0_PRT
.set Pin_0_0_Slider__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_0_0_Slider__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_0_0_Slider__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_0_0_Slider__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_0_0_Slider__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_0_0_Slider__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_0_0_Slider__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_0_0_Slider__PS, CYREG_PRT0_PS
.set Pin_0_0_Slider__SHIFT, 0
.set Pin_0_0_Slider__SLW, CYREG_PRT0_SLW

/* Pin_0_1_y */
.set Pin_0_1_y__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Pin_0_1_y__0__MASK, 0x02
.set Pin_0_1_y__0__PC, CYREG_PRT0_PC1
.set Pin_0_1_y__0__PORT, 0
.set Pin_0_1_y__0__SHIFT, 1
.set Pin_0_1_y__AG, CYREG_PRT0_AG
.set Pin_0_1_y__AMUX, CYREG_PRT0_AMUX
.set Pin_0_1_y__BIE, CYREG_PRT0_BIE
.set Pin_0_1_y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_0_1_y__BYP, CYREG_PRT0_BYP
.set Pin_0_1_y__CTL, CYREG_PRT0_CTL
.set Pin_0_1_y__DM0, CYREG_PRT0_DM0
.set Pin_0_1_y__DM1, CYREG_PRT0_DM1
.set Pin_0_1_y__DM2, CYREG_PRT0_DM2
.set Pin_0_1_y__DR, CYREG_PRT0_DR
.set Pin_0_1_y__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_0_1_y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_0_1_y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_0_1_y__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_0_1_y__MASK, 0x02
.set Pin_0_1_y__PORT, 0
.set Pin_0_1_y__PRT, CYREG_PRT0_PRT
.set Pin_0_1_y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_0_1_y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_0_1_y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_0_1_y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_0_1_y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_0_1_y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_0_1_y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_0_1_y__PS, CYREG_PRT0_PS
.set Pin_0_1_y__SHIFT, 1
.set Pin_0_1_y__SLW, CYREG_PRT0_SLW

/* Pin_0_3_Yellow */
.set Pin_0_3_Yellow__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_0_3_Yellow__0__MASK, 0x08
.set Pin_0_3_Yellow__0__PC, CYREG_PRT0_PC3
.set Pin_0_3_Yellow__0__PORT, 0
.set Pin_0_3_Yellow__0__SHIFT, 3
.set Pin_0_3_Yellow__AG, CYREG_PRT0_AG
.set Pin_0_3_Yellow__AMUX, CYREG_PRT0_AMUX
.set Pin_0_3_Yellow__BIE, CYREG_PRT0_BIE
.set Pin_0_3_Yellow__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_0_3_Yellow__BYP, CYREG_PRT0_BYP
.set Pin_0_3_Yellow__CTL, CYREG_PRT0_CTL
.set Pin_0_3_Yellow__DM0, CYREG_PRT0_DM0
.set Pin_0_3_Yellow__DM1, CYREG_PRT0_DM1
.set Pin_0_3_Yellow__DM2, CYREG_PRT0_DM2
.set Pin_0_3_Yellow__DR, CYREG_PRT0_DR
.set Pin_0_3_Yellow__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_0_3_Yellow__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_0_3_Yellow__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_0_3_Yellow__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_0_3_Yellow__MASK, 0x08
.set Pin_0_3_Yellow__PORT, 0
.set Pin_0_3_Yellow__PRT, CYREG_PRT0_PRT
.set Pin_0_3_Yellow__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_0_3_Yellow__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_0_3_Yellow__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_0_3_Yellow__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_0_3_Yellow__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_0_3_Yellow__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_0_3_Yellow__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_0_3_Yellow__PS, CYREG_PRT0_PS
.set Pin_0_3_Yellow__SHIFT, 3
.set Pin_0_3_Yellow__SLW, CYREG_PRT0_SLW

/* Pin_0_5_Pink */
.set Pin_0_5_Pink__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pin_0_5_Pink__0__MASK, 0x20
.set Pin_0_5_Pink__0__PC, CYREG_PRT0_PC5
.set Pin_0_5_Pink__0__PORT, 0
.set Pin_0_5_Pink__0__SHIFT, 5
.set Pin_0_5_Pink__AG, CYREG_PRT0_AG
.set Pin_0_5_Pink__AMUX, CYREG_PRT0_AMUX
.set Pin_0_5_Pink__BIE, CYREG_PRT0_BIE
.set Pin_0_5_Pink__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_0_5_Pink__BYP, CYREG_PRT0_BYP
.set Pin_0_5_Pink__CTL, CYREG_PRT0_CTL
.set Pin_0_5_Pink__DM0, CYREG_PRT0_DM0
.set Pin_0_5_Pink__DM1, CYREG_PRT0_DM1
.set Pin_0_5_Pink__DM2, CYREG_PRT0_DM2
.set Pin_0_5_Pink__DR, CYREG_PRT0_DR
.set Pin_0_5_Pink__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_0_5_Pink__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_0_5_Pink__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_0_5_Pink__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_0_5_Pink__MASK, 0x20
.set Pin_0_5_Pink__PORT, 0
.set Pin_0_5_Pink__PRT, CYREG_PRT0_PRT
.set Pin_0_5_Pink__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_0_5_Pink__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_0_5_Pink__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_0_5_Pink__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_0_5_Pink__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_0_5_Pink__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_0_5_Pink__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_0_5_Pink__PS, CYREG_PRT0_PS
.set Pin_0_5_Pink__SHIFT, 5
.set Pin_0_5_Pink__SLW, CYREG_PRT0_SLW

/* Pin_12_4_LDRTop */
.set Pin_12_4_LDRTop__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Pin_12_4_LDRTop__0__MASK, 0x10
.set Pin_12_4_LDRTop__0__PC, CYREG_PRT12_PC4
.set Pin_12_4_LDRTop__0__PORT, 12
.set Pin_12_4_LDRTop__0__SHIFT, 4
.set Pin_12_4_LDRTop__AG, CYREG_PRT12_AG
.set Pin_12_4_LDRTop__BIE, CYREG_PRT12_BIE
.set Pin_12_4_LDRTop__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_12_4_LDRTop__BYP, CYREG_PRT12_BYP
.set Pin_12_4_LDRTop__DM0, CYREG_PRT12_DM0
.set Pin_12_4_LDRTop__DM1, CYREG_PRT12_DM1
.set Pin_12_4_LDRTop__DM2, CYREG_PRT12_DM2
.set Pin_12_4_LDRTop__DR, CYREG_PRT12_DR
.set Pin_12_4_LDRTop__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_12_4_LDRTop__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_12_4_LDRTop__MASK, 0x10
.set Pin_12_4_LDRTop__PORT, 12
.set Pin_12_4_LDRTop__PRT, CYREG_PRT12_PRT
.set Pin_12_4_LDRTop__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_12_4_LDRTop__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_12_4_LDRTop__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_12_4_LDRTop__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_12_4_LDRTop__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_12_4_LDRTop__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_12_4_LDRTop__PS, CYREG_PRT12_PS
.set Pin_12_4_LDRTop__SHIFT, 4
.set Pin_12_4_LDRTop__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_12_4_LDRTop__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_12_4_LDRTop__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_12_4_LDRTop__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_12_4_LDRTop__SLW, CYREG_PRT12_SLW

/* Pin_12_5_LDRBottom */
.set Pin_12_5_LDRBottom__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set Pin_12_5_LDRBottom__0__MASK, 0x20
.set Pin_12_5_LDRBottom__0__PC, CYREG_PRT12_PC5
.set Pin_12_5_LDRBottom__0__PORT, 12
.set Pin_12_5_LDRBottom__0__SHIFT, 5
.set Pin_12_5_LDRBottom__AG, CYREG_PRT12_AG
.set Pin_12_5_LDRBottom__BIE, CYREG_PRT12_BIE
.set Pin_12_5_LDRBottom__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_12_5_LDRBottom__BYP, CYREG_PRT12_BYP
.set Pin_12_5_LDRBottom__DM0, CYREG_PRT12_DM0
.set Pin_12_5_LDRBottom__DM1, CYREG_PRT12_DM1
.set Pin_12_5_LDRBottom__DM2, CYREG_PRT12_DM2
.set Pin_12_5_LDRBottom__DR, CYREG_PRT12_DR
.set Pin_12_5_LDRBottom__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_12_5_LDRBottom__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_12_5_LDRBottom__MASK, 0x20
.set Pin_12_5_LDRBottom__PORT, 12
.set Pin_12_5_LDRBottom__PRT, CYREG_PRT12_PRT
.set Pin_12_5_LDRBottom__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_12_5_LDRBottom__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_12_5_LDRBottom__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_12_5_LDRBottom__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_12_5_LDRBottom__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_12_5_LDRBottom__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_12_5_LDRBottom__PS, CYREG_PRT12_PS
.set Pin_12_5_LDRBottom__SHIFT, 5
.set Pin_12_5_LDRBottom__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_12_5_LDRBottom__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_12_5_LDRBottom__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_12_5_LDRBottom__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_12_5_LDRBottom__SLW, CYREG_PRT12_SLW

/* Pin_3_0_MotorControlA */
.set Pin_3_0_MotorControlA__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Pin_3_0_MotorControlA__0__MASK, 0x01
.set Pin_3_0_MotorControlA__0__PC, CYREG_PRT3_PC0
.set Pin_3_0_MotorControlA__0__PORT, 3
.set Pin_3_0_MotorControlA__0__SHIFT, 0
.set Pin_3_0_MotorControlA__AG, CYREG_PRT3_AG
.set Pin_3_0_MotorControlA__AMUX, CYREG_PRT3_AMUX
.set Pin_3_0_MotorControlA__BIE, CYREG_PRT3_BIE
.set Pin_3_0_MotorControlA__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_3_0_MotorControlA__BYP, CYREG_PRT3_BYP
.set Pin_3_0_MotorControlA__CTL, CYREG_PRT3_CTL
.set Pin_3_0_MotorControlA__DM0, CYREG_PRT3_DM0
.set Pin_3_0_MotorControlA__DM1, CYREG_PRT3_DM1
.set Pin_3_0_MotorControlA__DM2, CYREG_PRT3_DM2
.set Pin_3_0_MotorControlA__DR, CYREG_PRT3_DR
.set Pin_3_0_MotorControlA__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_3_0_MotorControlA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_3_0_MotorControlA__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_3_0_MotorControlA__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_3_0_MotorControlA__MASK, 0x01
.set Pin_3_0_MotorControlA__PORT, 3
.set Pin_3_0_MotorControlA__PRT, CYREG_PRT3_PRT
.set Pin_3_0_MotorControlA__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_3_0_MotorControlA__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_3_0_MotorControlA__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_3_0_MotorControlA__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_3_0_MotorControlA__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_3_0_MotorControlA__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_3_0_MotorControlA__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_3_0_MotorControlA__PS, CYREG_PRT3_PS
.set Pin_3_0_MotorControlA__SHIFT, 0
.set Pin_3_0_MotorControlA__SLW, CYREG_PRT3_SLW

/* Pin_3_1_MotorControlB */
.set Pin_3_1_MotorControlB__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Pin_3_1_MotorControlB__0__MASK, 0x02
.set Pin_3_1_MotorControlB__0__PC, CYREG_PRT3_PC1
.set Pin_3_1_MotorControlB__0__PORT, 3
.set Pin_3_1_MotorControlB__0__SHIFT, 1
.set Pin_3_1_MotorControlB__AG, CYREG_PRT3_AG
.set Pin_3_1_MotorControlB__AMUX, CYREG_PRT3_AMUX
.set Pin_3_1_MotorControlB__BIE, CYREG_PRT3_BIE
.set Pin_3_1_MotorControlB__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_3_1_MotorControlB__BYP, CYREG_PRT3_BYP
.set Pin_3_1_MotorControlB__CTL, CYREG_PRT3_CTL
.set Pin_3_1_MotorControlB__DM0, CYREG_PRT3_DM0
.set Pin_3_1_MotorControlB__DM1, CYREG_PRT3_DM1
.set Pin_3_1_MotorControlB__DM2, CYREG_PRT3_DM2
.set Pin_3_1_MotorControlB__DR, CYREG_PRT3_DR
.set Pin_3_1_MotorControlB__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_3_1_MotorControlB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_3_1_MotorControlB__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_3_1_MotorControlB__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_3_1_MotorControlB__MASK, 0x02
.set Pin_3_1_MotorControlB__PORT, 3
.set Pin_3_1_MotorControlB__PRT, CYREG_PRT3_PRT
.set Pin_3_1_MotorControlB__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_3_1_MotorControlB__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_3_1_MotorControlB__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_3_1_MotorControlB__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_3_1_MotorControlB__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_3_1_MotorControlB__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_3_1_MotorControlB__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_3_1_MotorControlB__PS, CYREG_PRT3_PS
.set Pin_3_1_MotorControlB__SHIFT, 1
.set Pin_3_1_MotorControlB__SLW, CYREG_PRT3_SLW

/* Pin_3_3_Orange */
.set Pin_3_3_Orange__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_3_3_Orange__0__MASK, 0x08
.set Pin_3_3_Orange__0__PC, CYREG_PRT3_PC3
.set Pin_3_3_Orange__0__PORT, 3
.set Pin_3_3_Orange__0__SHIFT, 3
.set Pin_3_3_Orange__AG, CYREG_PRT3_AG
.set Pin_3_3_Orange__AMUX, CYREG_PRT3_AMUX
.set Pin_3_3_Orange__BIE, CYREG_PRT3_BIE
.set Pin_3_3_Orange__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_3_3_Orange__BYP, CYREG_PRT3_BYP
.set Pin_3_3_Orange__CTL, CYREG_PRT3_CTL
.set Pin_3_3_Orange__DM0, CYREG_PRT3_DM0
.set Pin_3_3_Orange__DM1, CYREG_PRT3_DM1
.set Pin_3_3_Orange__DM2, CYREG_PRT3_DM2
.set Pin_3_3_Orange__DR, CYREG_PRT3_DR
.set Pin_3_3_Orange__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_3_3_Orange__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_3_3_Orange__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_3_3_Orange__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_3_3_Orange__MASK, 0x08
.set Pin_3_3_Orange__PORT, 3
.set Pin_3_3_Orange__PRT, CYREG_PRT3_PRT
.set Pin_3_3_Orange__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_3_3_Orange__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_3_3_Orange__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_3_3_Orange__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_3_3_Orange__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_3_3_Orange__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_3_3_Orange__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_3_3_Orange__PS, CYREG_PRT3_PS
.set Pin_3_3_Orange__SHIFT, 3
.set Pin_3_3_Orange__SLW, CYREG_PRT3_SLW

/* Pin_3_4_Blue */
.set Pin_3_4_Blue__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Pin_3_4_Blue__0__MASK, 0x10
.set Pin_3_4_Blue__0__PC, CYREG_PRT3_PC4
.set Pin_3_4_Blue__0__PORT, 3
.set Pin_3_4_Blue__0__SHIFT, 4
.set Pin_3_4_Blue__AG, CYREG_PRT3_AG
.set Pin_3_4_Blue__AMUX, CYREG_PRT3_AMUX
.set Pin_3_4_Blue__BIE, CYREG_PRT3_BIE
.set Pin_3_4_Blue__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_3_4_Blue__BYP, CYREG_PRT3_BYP
.set Pin_3_4_Blue__CTL, CYREG_PRT3_CTL
.set Pin_3_4_Blue__DM0, CYREG_PRT3_DM0
.set Pin_3_4_Blue__DM1, CYREG_PRT3_DM1
.set Pin_3_4_Blue__DM2, CYREG_PRT3_DM2
.set Pin_3_4_Blue__DR, CYREG_PRT3_DR
.set Pin_3_4_Blue__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_3_4_Blue__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_3_4_Blue__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_3_4_Blue__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_3_4_Blue__MASK, 0x10
.set Pin_3_4_Blue__PORT, 3
.set Pin_3_4_Blue__PRT, CYREG_PRT3_PRT
.set Pin_3_4_Blue__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_3_4_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_3_4_Blue__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_3_4_Blue__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_3_4_Blue__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_3_4_Blue__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_3_4_Blue__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_3_4_Blue__PS, CYREG_PRT3_PS
.set Pin_3_4_Blue__SHIFT, 4
.set Pin_3_4_Blue__SLW, CYREG_PRT3_SLW

/* Timer_1 */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB10_A0
.set Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB10_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB10_D0
.set Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB10_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB10_F0
.set Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB10_F1

/* Timer_2 */
.set Timer_2_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_2_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set Timer_2_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_2_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_2_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_2_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_2_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_2_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Timer_2_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Timer_2_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Timer_2_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Timer_2_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Timer_2_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Timer_2_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Timer_2_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_2_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Timer_2_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Timer_2_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Timer_2_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timer_2_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Timer_2_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Timer_2_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Timer_2_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Timer_2_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Timer_2_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Timer_2_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Timer_2_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_2_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Timer_2_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Timer_2_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Timer_2_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Timer_2_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB14_A0
.set Timer_2_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB14_A1
.set Timer_2_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Timer_2_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB14_D0
.set Timer_2_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB14_D1
.set Timer_2_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_2_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Timer_2_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB14_F0
.set Timer_2_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB14_F1

/* isr_bottom */
.set isr_bottom__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_bottom__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_bottom__INTC_MASK, 0x04
.set isr_bottom__INTC_NUMBER, 2
.set isr_bottom__INTC_PRIOR_NUM, 7
.set isr_bottom__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_bottom__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_bottom__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_down */
.set isr_down__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_down__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_down__INTC_MASK, 0x08
.set isr_down__INTC_NUMBER, 3
.set isr_down__INTC_PRIOR_NUM, 7
.set isr_down__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_down__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_down__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_top */
.set isr_top__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_top__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_top__INTC_MASK, 0x10
.set isr_top__INTC_NUMBER, 4
.set isr_top__INTC_PRIOR_NUM, 7
.set isr_top__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_top__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_top__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_up */
.set isr_up__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_up__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_up__INTC_MASK, 0x20
.set isr_up__INTC_NUMBER, 5
.set isr_up__INTC_PRIOR_NUM, 7
.set isr_up__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_up__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_up__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
