<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/lpcxpresso54114/RTE_Device.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_311984c7c6eeb5b62dd470fcd53a1b8f.html">lpcxpresso54114</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RTE_Device.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a04679.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2016, Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2016-2017 NXP</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef __RTE_DEVICE_H</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define __RTE_DEVICE_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*Driver name mapping*/</span></div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="a04679.html#aaefd2724bd50bf611680b12680c5cd47">   12</a></span>&#160;<span class="preprocessor">#define RTE_I2C4 1</span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="a04679.html#ad0881b5c0250fd24034d35a0db8e81d6">   13</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_EN 0</span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="a04679.html#af34a2837397fb473c1a29f942886f20a">   14</a></span>&#160;<span class="preprocessor">#define RTE_I2C5 1</span></div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="a04679.html#a11fcca5364c2c59d91dcd1024a3741cd">   15</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_DMA_EN 0</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="a04679.html#aa78a035aaa73a024f3e9ad91e3d28c18">   17</a></span>&#160;<span class="preprocessor">#define RTE_SPI3 0</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="a04679.html#a262ea23b85408aacef35d7dea979abfd">   18</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_EN 0</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="a04679.html#a2f9df7e872c3d3fe6576c2c22b77bd81">   19</a></span>&#160;<span class="preprocessor">#define RTE_SPI5 1</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="a04679.html#abfa9a5f5a97226220d95a9ecd3a6b51d">   20</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_EN 0</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="a04679.html#a17b2c1002dc50e01a17a2ce94a628133">   22</a></span>&#160;<span class="preprocessor">#define RTE_USART0 1</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="a04679.html#a3071e002a5a0ce4ac87de6dcc87bb3da">   23</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_EN 0</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* UART configuration. */</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="a04679.html#a43c0f3151f3f65559aec155908ac5804">   26</a></span>&#160;<span class="preprocessor">#define USART_RX_BUFFER_LEN 64</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="a04679.html#adfe7d31cfa21c989ae68c212c8823e21">   27</a></span>&#160;<span class="preprocessor">#define USART0_RX_BUFFER_ENABLE 1</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* I2C configuration */</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="a04679.html#a5ea064b10335b5fbf54dea436d1cffb6">   30</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_Master_DMA_BASE DMA0</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="a04679.html#ae4b6c4d7a69c4717587a78f2947fc7e6">   31</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_Master_DMA_CH 9</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="a04679.html#a3ed914e64edd7000817cbb5eda1c5e2c">   33</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_Master_DMA_BASE DMA0</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="a04679.html#a23fa4f050b527d7f1d577c156cbd3caf">   34</a></span>&#160;<span class="preprocessor">#define RTE_I2C5_Master_DMA_CH 11</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* SPI configuration. */</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="a04679.html#ad172b156ee70236732ae9a521d233544">   37</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="a04679.html#a07db38aa07d8f53247d9f336a103614e">   38</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_CH 1</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="a04679.html#aaede0b9427131087577590433607449d">   39</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="a04679.html#a02289057d22141bdfd1d02cfca6d6e9c">   40</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_CH 0</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a04679.html#a0c7c2438e156f00d87ea9edbff1192f2">   41</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a04679.html#a962cb0c84a18aed8b10afd0d14835863">   43</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a04679.html#af7837804201c3faa8cb122bafb79b78a">   44</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_CH 3</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a04679.html#a2510e3e47782aa110b9863228c6b20ff">   45</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a04679.html#a237cd1f72122246b424ced52d44d7374">   46</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_CH 2</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a04679.html#a08060b8c17ac92da6cde2af7d67ee095">   47</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a04679.html#ae26b321ea05340be63b4a3672e735dfd">   49</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a04679.html#a2f55409f83ccf9410d19a06c89592cf7">   50</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_CH 5</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a04679.html#ad2c8040af8a79e4d3817c130ac28df6d">   51</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a04679.html#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">   52</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_CH 4</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a04679.html#ae14cfbbd7990b4e16da76447fd0f71d0">   53</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a04679.html#a4a10663a019f3235678265e731234f6d">   55</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_SSEL_NUM kSPI_Ssel2</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a04679.html#aede43b66781471d6f7824e1d8a5d678a">   56</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_TX_CH 7</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a04679.html#a9237e29a834083e9cff82ba51800ec0d">   57</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a04679.html#adb5a87ba91d16c71a803610ffbf40c13">   58</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_RX_CH 6</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a04679.html#aad946150307e0a2d3f1e4e030550dc68">   59</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a04679.html#aad176300e079101ee7d5c3addcddf513">   61</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a04679.html#a956855c142636770f6a7debe2aa013e6">   62</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_TX_CH 9</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a04679.html#aa3ec0db7635e3be6822ac3d6b522aed9">   63</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a04679.html#a7dd6e0050f362bd1bfd3a07a7e86b57a">   64</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_RX_CH 8</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a04679.html#a968c662515159592bfb826495d2d3c5d">   65</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a04679.html#a8838d6b769f9909c272f601c521a6ff6">   67</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_SSEL_NUM kSPI_Ssel2</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a04679.html#a1041985ad6bcd91b3bb3cccd837aaaae">   68</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_TX_CH 11</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a04679.html#a8d306bb116961953c118532b719cc5a9">   69</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a04679.html#a6aa0bdc35c2121855560c7a6455dbddf">   70</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_RX_CH 10</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a04679.html#ab382c8c01e5955ace12e26b487622a05">   71</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a04679.html#ab938dd461accb54aaff905e2a9856116">   73</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a04679.html#a500837b546f2c5c5d340c70b8316cd75">   74</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_DMA_TX_CH 13</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a04679.html#a562a146c7a128d2087eb47d8e19a2b2a">   75</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a04679.html#acdb61b6c3e30ad9a0877b9931b6d6904">   76</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_DMA_RX_CH 12</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a04679.html#acab2a9b0b3033d3425ac33918ec17c03">   77</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a04679.html#ace4897861b19db34e9dcb77dd7b535be">   79</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a04679.html#a955a3930137e53ba18d1064db3d7d00f">   80</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_DMA_TX_CH 15</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a04679.html#a8af6867a8a82614eb056471010c528d2">   81</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a04679.html#acb8c81d666165a47d1424e1d5d07a1c0">   82</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_DMA_RX_CH 14</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a04679.html#a524ee076ce0446eb86f44751430a1fd3">   83</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* USART configuration. */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a04679.html#af81ac610cf7c74e61a85f1a3740fb22b">   86</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_CH 1</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a04679.html#a0d00eb7202289c47577da7ae83527ee2">   87</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a04679.html#a1e834b0e165260ad32db0d6586e00abd">   88</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_CH 0</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a04679.html#a0764b3d48022468f836aa1ab0c6fe8e0">   89</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __RTE_DEVICE_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
