{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701187785020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701187785020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 21:39:44 2023 " "Processing started: Tue Nov 28 21:39:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701187785020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187785020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187785020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701187785318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701187785318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datamemory " "Found entity 1: Datamemory" {  } { { "Datamemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datamemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunithw.sv 1 1 " "Found 1 design units, including 1 entities, in source file alunithw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUnitHW " "Found entity 1: ALUnitHW" {  } { { "ALUnitHW.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/ALUnitHW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2input.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2input " "Found entity 1: Mux2input" {  } { { "Mux2input.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Mux2input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFiles " "Found entity 1: RegFiles" {  } { { "RegFiles.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/RegFiles.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_tb " "Found entity 1: Datapath_tb" {  } { { "Datapath_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_Gen " "Found entity 1: imm_Gen" {  } { { "imm_Gen.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/imm_Gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3by3.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3by3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3by3 " "Found entity 1: Decoder3by3" {  } { { "Decoder3by3.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Decoder3by3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/adder_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchsel.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchsel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchSel " "Found entity 1: BranchSel" {  } { { "BranchSel.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/BranchSel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogramming.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprogramming.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprogramming " "Found entity 1: Microprogramming" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datamemory_tb " "Found entity 1: Datamemory_tb" {  } { { "Datamemory_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datamemory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogramming_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprogramming_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprogramming_tb " "Found entity 1: Microprogramming_tb" {  } { { "Microprogramming_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_Gen_tb " "Found entity 1: imm_Gen_tb" {  } { { "imm_Gen_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/imm_Gen_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfiles_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFiles_tb " "Found entity 1: RegFiles_tb" {  } { { "RegFiles_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/RegFiles_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "pc_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/pc_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3by3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3by3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3by3_tb " "Found entity 1: Decoder3by3_tb" {  } { { "Decoder3by3_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Decoder3by3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_tb " "Found entity 1: adder_32_tb" {  } { { "adder_32_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/adder_32_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchsel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchsel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchSel_tb " "Found entity 1: BranchSel_tb" {  } { { "BranchSel_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/BranchSel_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2input_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2input_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2input_tb " "Found entity 1: Mux2input_tb" {  } { { "Mux2input_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Mux2input_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "hexdigit.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/hexdigit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "try.sv 1 1 " "Found 1 design units, including 1 entities, in source file try.sv" { { "Info" "ISGN_ENTITY_NAME" "1 try " "Found entity 1: try" {  } { { "try.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/try.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "DeMux.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/DeMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187791949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 try.sv(12) " "Verilog HDL Implicit Net warning at try.sv(12): created implicit net for \"clk1\"" {  } { { "try.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/try.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187791949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "try " "Elaborating entity \"try\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701187792010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:dp\"" {  } { { "try.sv" "dp" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/try.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 Datapath:dp\|adder_32:adder1 " "Elaborating entity \"adder_32\" for hierarchy \"Datapath:dp\|adder_32:adder1\"" {  } { { "Datapath.sv" "adder1" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2input Datapath:dp\|Mux2input:muxrdsel " "Elaborating entity \"Mux2input\" for hierarchy \"Datapath:dp\|Mux2input:muxrdsel\"" {  } { { "Datapath.sv" "muxrdsel" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchSel Datapath:dp\|BranchSel:bs " "Elaborating entity \"BranchSel\" for hierarchy \"Datapath:dp\|BranchSel:bs\"" {  } { { "Datapath.sv" "bs" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Datapath:dp\|pc:pcreg " "Elaborating entity \"pc\" for hierarchy \"Datapath:dp\|pc:pcreg\"" {  } { { "Datapath.sv" "pcreg" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Datapath:dp\|InstructionMemory:Imem " "Elaborating entity \"InstructionMemory\" for hierarchy \"Datapath:dp\|InstructionMemory:Imem\"" {  } { { "Datapath.sv" "Imem" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[60..59\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[60..59\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[57..43\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[57..43\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[41..39\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[41..39\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[37..35\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[37..35\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[33..31\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[33..31\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[29..25\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[29..25\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[23..21\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[23..21\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[19..17\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[19..17\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[15..13\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[15..13\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[11..9\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[11..9\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[7..5\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[7..5\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[3..1\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[3..1\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 "|try|Datapath:dp|InstructionMemory:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFiles Datapath:dp\|RegFiles:regF " "Elaborating entity \"RegFiles\" for hierarchy \"Datapath:dp\|RegFiles:regF\"" {  } { { "Datapath.sv" "regF" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_Gen Datapath:dp\|imm_Gen:immGen " "Elaborating entity \"imm_Gen\" for hierarchy \"Datapath:dp\|imm_Gen:immGen\"" {  } { { "Datapath.sv" "immGen" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microprogramming Datapath:dp\|Microprogramming:CU " "Elaborating entity \"Microprogramming\" for hierarchy \"Datapath:dp\|Microprogramming:CU\"" {  } { { "Datapath.sv" "CU" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792020 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Microprogramming.sv(128) " "Verilog HDL Case Statement warning at Microprogramming.sv(128): case item expression covers a value already covered by a previous case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 128 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701187792029 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Microprogramming.sv(126) " "Verilog HDL Case Statement information at Microprogramming.sv(126): all case item expressions in this case statement are onehot" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701187792029 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(169) " "Verilog HDL Case Statement warning at Microprogramming.sv(169): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 169 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701187792029 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(174) " "Verilog HDL Case Statement warning at Microprogramming.sv(174): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701187792029 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(185) " "Verilog HDL Case Statement warning at Microprogramming.sv(185): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 185 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701187792029 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(82) " "Verilog HDL Case Statement warning at Microprogramming.sv(82): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701187792029 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUnitHW Datapath:dp\|ALUnitHW:alu " "Elaborating entity \"ALUnitHW\" for hierarchy \"Datapath:dp\|ALUnitHW:alu\"" {  } { { "Datapath.sv" "alu" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux Datapath:dp\|DeMux:writemem " "Elaborating entity \"DeMux\" for hierarchy \"Datapath:dp\|DeMux:writemem\"" {  } { { "Datapath.sv" "writemem" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datamemory Datapath:dp\|Datamemory:Dm " "Elaborating entity \"Datamemory\" for hierarchy \"Datapath:dp\|Datamemory:Dm\"" {  } { { "Datapath.sv" "Dm" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3by3 Datapath:dp\|Decoder3by3:dc " "Elaborating entity \"Decoder3by3\" for hierarchy \"Datapath:dp\|Decoder3by3:dc\"" {  } { { "Datapath.sv" "dc" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:cd " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:cd\"" {  } { { "try.sv" "cd" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/try.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit hexdigit:H2 " "Elaborating entity \"hexdigit\" for hierarchy \"hexdigit:H2\"" {  } { { "try.sv" "H2" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/try.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187792031 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath:dp\|Datamemory:Dm\|mem " "RAM logic \"Datapath:dp\|Datamemory:Dm\|mem\" is uninferred due to asynchronous read logic" {  } { { "Datamemory.sv" "mem" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datamemory.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701187792716 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701187792716 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:dp\|ALUnitHW:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:dp\|ALUnitHW:alu\|Mult0\"" {  } { { "ALUnitHW.sv" "Mult0" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed - Submit - LS correction/ALUnitHW.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701187803429 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701187803429 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "lpm_mult lpm_mult.tdf " "Entity \"lpm_mult\" obtained from \"lpm_mult.tdf\" instead of from Quartus Prime megafunction library" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 285 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701187803450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 285 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187803458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187803458 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "multcore multcore.tdf " "Entity \"multcore\" obtained from \"multcore.tdf\" instead of from Quartus Prime megafunction library" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 178 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701187803471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 multcore " "Found entity 1: multcore" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 178 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187803471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187803471 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mul_boothc mul_boothc.tdf " "Entity \"mul_boothc\" obtained from \"mul_boothc.tdf\" instead of from Quartus Prime megafunction library" {  } { { "mul_boothc.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_boothc.tdf" 49 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701187803489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_boothc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_boothc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mul_boothc " "Found entity 1: mul_boothc" {  } { { "mul_boothc.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_boothc.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187803489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187803489 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mpar_add mpar_add.tdf " "Entity \"mpar_add\" obtained from \"mpar_add.tdf\" instead of from Quartus Prime megafunction library" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 60 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701187803492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mpar_add " "Found entity 1: mpar_add" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 60 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187803492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187803492 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "lpm_add_sub lpm_add_sub.tdf " "Entity \"lpm_add_sub\" obtained from \"lpm_add_sub.tdf\" instead of from Quartus Prime megafunction library" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701187803510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187803512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187803512 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "addcore addcore.tdf " "Entity \"addcore\" obtained from \"addcore.tdf\" instead of from Quartus Prime megafunction library" {  } { { "addcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/addcore.tdf" 65 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701187803522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/quartus/libraries/megafunctions/addcore.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/quartus/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/addcore.tdf" 65 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187803522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187803522 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "a_csnbuffer a_csnbuffer.tdf " "Entity \"a_csnbuffer\" obtained from \"a_csnbuffer.tdf\" instead of from Quartus Prime megafunction library" {  } { { "a_csnbuffer.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701187803531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/quartus/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187803531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187803531 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altshift altshift.tdf " "Entity \"altshift\" obtained from \"altshift.tdf\" instead of from Quartus Prime megafunction library" {  } { { "altshift.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.tdf" 31 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701187803533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187803533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187803533 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701187811923 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "68 " "Ignored 68 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "48 " "Ignored 48 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1701187812056 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "20 " "Ignored 20 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701187812056 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701187812056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701187831218 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "128 " "128 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701187841235 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LC3_Processor 24 " "Ignored 24 assignments for entity \"LC3_Processor\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LC3_Processor -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701187841676 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701187841676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701187842341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187842341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30283 " "Implemented 30283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701187843524 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701187843524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30262 " "Implemented 30262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701187843524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701187843524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701187843552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 21:40:43 2023 " "Processing ended: Tue Nov 28 21:40:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701187843552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701187843552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701187843552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187843552 ""}
