<stg><name>video_mandelbrot_generator</name>


<trans_list>

<trans id="457" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="8" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="12" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="13" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i24* %VIDEO_OUT_V_data_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_keep_V), !map !161

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_strb_V), !map !165

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_user_V), !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_last_V), !map !173

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_id_V), !map !177

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_dest_V), !map !181

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i18 %re_V), !map !185

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i18 %im_V), !map !191

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i18 %zoom_factor_V), !map !195

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([27 x i8]* @video_mandelbrot_gen) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:11  %zoom_factor_V_read = call i18 @_ssdm_op_Read.s_axilite.i18(i18 %zoom_factor_V)

]]></Node>
<StgValue><ssdm name="zoom_factor_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:12  %im_V_read = call i18 @_ssdm_op_Read.s_axilite.i18(i18 %im_V)

]]></Node>
<StgValue><ssdm name="im_V_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:13  %re_V_read = call i18 @_ssdm_op_Read.s_axilite.i18(i18 %re_V)

]]></Node>
<StgValue><ssdm name="re_V_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i18 %re_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i18 %im_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i18 %zoom_factor_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
:20  %shl_ln1118_2 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %zoom_factor_V_read, i17 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="36" op_0_bw="35">
<![CDATA[
:21  %sext_ln1118 = sext i35 %shl_ln1118_2 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="33" op_1_bw="18" op_2_bw="15">
<![CDATA[
:22  %shl_ln1118_3 = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %zoom_factor_V_read, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="36" op_0_bw="33">
<![CDATA[
:23  %sext_ln1118_3 = sext i33 %shl_ln1118_3 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:24  %r_V_14 = sub i36 %sext_ln1118, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:25  %p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_14, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="18" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %p_Val2_4 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_14, i32 15, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:27  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_14, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:28  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_14, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %xor_ln779 = xor i1 %tmp_6, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %xor_ln785 = xor i1 %p_Result_11, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="33" op_1_bw="18" op_2_bw="15">
<![CDATA[
:31  %rhs_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %re_V_read, i15 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="36" op_0_bw="33">
<![CDATA[
:32  %sext_ln728 = sext i33 %rhs_V to i36

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="18" op_2_bw="16">
<![CDATA[
:33  %shl_ln1118_4 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %zoom_factor_V_read, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="35" op_0_bw="34">
<![CDATA[
:34  %sext_ln1118_4 = sext i34 %shl_ln1118_4 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:35  %r_V_16 = sub i35 0, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
:36  %p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 34)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
:37  %p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
:38  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %xor_ln779_1 = xor i1 %tmp_11, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %xor_ln785_2 = xor i1 %p_Result_18, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="18">
<![CDATA[
:41  %rhs_V_1 = sext i18 %im_V_read to i19

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %tmp_V_1 = phi i10 [ 0, %0 ], [ %row, %outer_end ]

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i15 [ 0, %0 ], [ %add_ln25, %outer_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln25 = add i15 %phi_mul, 54

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %icmp_ln25 = icmp eq i10 %tmp_V_1, -424

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %row = add i10 %tmp_V_1, 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln25, label %3, label %outer_begin

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
outer_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
outer_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
outer_begin:2  %tmp_last_V = icmp eq i10 %tmp_V_1, -225

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
outer_begin:3  %ret_V_13 = xor i15 %phi_mul, -16384

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
outer_begin:4  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %phi_mul, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outer_begin:5  %p_Result_17 = xor i1 %tmp_13, true

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="15">
<![CDATA[
outer_begin:6  %sext_ln703_1 = sext i15 %ret_V_13 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
outer_begin:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %tmp_V = phi i10 [ 0, %outer_begin ], [ %col, %inner_end ]

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln27 = icmp eq i10 %tmp_V, -224

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %col = add i10 %tmp_V, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln27, label %outer_end, label %inner_begin

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
inner_begin:2  %or_ln30 = or i10 %tmp_V, %tmp_V_1

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
inner_begin:3  %tmp_user_V = icmp eq i10 %or_ln30, 0

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="36">
<![CDATA[
inner_begin:25  %trunc_ln718 = trunc i36 %r_V_14 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln718"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
inner_begin:26  %icmp_ln414 = icmp ne i14 %trunc_ln718, 0

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:27  %and_ln414 = and i1 %p_Result_11, %icmp_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="1">
<![CDATA[
inner_begin:28  %zext_ln415 = zext i1 %and_ln414 to i18

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
inner_begin:29  %p_Val2_5 = add i18 %zext_ln415, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
inner_begin:30  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:31  %xor_ln416 = xor i1 %tmp_17, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:32  %carry_1 = and i1 %p_Result_12, %xor_ln416

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
inner_begin:33  %p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:34  %p_Result_1 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_14, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
inner_begin:35  %Range2_all_ones = icmp eq i2 %p_Result_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:36  %p_Result_2 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_14, i32 33, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
inner_begin:37  %Range1_all_ones = icmp eq i3 %p_Result_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
inner_begin:38  %Range1_all_zeros = icmp eq i3 %p_Result_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
inner_begin:39  %deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:40  %and_ln779 = and i1 %Range2_all_ones, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
inner_begin:41  %deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:42  %and_ln781 = and i1 %carry_1, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:43  %xor_ln785_1 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:44  %or_ln785_1 = or i1 %p_Result_13, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:45  %overflow_1 = and i1 %or_ln785_1, %xor_ln785

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:46  %and_ln786 = and i1 %p_Result_13, %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:47  %or_ln786 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:48  %xor_ln786 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:49  %underflow_1 = and i1 %p_Result_11, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:50  %or_ln340_2 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
inner_begin:97  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_13, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:98  %xor_ln786_2 = xor i1 %tmp_24, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:99  %underflow_3 = and i1 %p_Result_17, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:100  %xor_ln340 = xor i1 %tmp_24, %p_Result_17

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:101  %or_ln340_8 = or i1 %tmp_24, %tmp_13

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:102  %select_ln340_3 = select i1 %xor_ln340, i18 131071, i18 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:103  %select_ln388_3 = select i1 %underflow_3, i18 -131072, i18 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:104  %imag_top_V = select i1 %or_ln340_8, i18 %select_ln340_3, i18 %select_ln388_3

]]></Node>
<StgValue><ssdm name="imag_top_V"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="35">
<![CDATA[
inner_begin:105  %trunc_ln718_1 = trunc i35 %r_V_16 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln718_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
inner_begin:106  %icmp_ln414_2 = icmp ne i14 %trunc_ln718_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln414_2"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:107  %and_ln414_1 = and i1 %p_Result_18, %icmp_ln414_2

]]></Node>
<StgValue><ssdm name="and_ln414_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="17" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:108  %tmp_4 = call i17 @_ssdm_op_PartSelect.i17.i35.i32.i32(i35 %r_V_16, i32 16, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
inner_begin:109  %p_Val2_12 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_4, i1 %and_ln414_1)

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
inner_begin:110  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:111  %xor_ln416_2 = xor i1 %tmp_25, true

]]></Node>
<StgValue><ssdm name="xor_ln416_2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:112  %carry_5 = and i1 %p_Result_19, %xor_ln416_2

]]></Node>
<StgValue><ssdm name="carry_5"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
inner_begin:113  %p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
inner_begin:114  %Range2_all_ones_2 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 34)

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="2" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:115  %tmp_s = call i2 @_ssdm_op_PartSelect.i2.i35.i32.i32(i35 %r_V_16, i32 33, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
inner_begin:116  %Range1_all_ones_2 = icmp eq i2 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
inner_begin:117  %Range1_all_zeros_2 = icmp eq i2 %tmp_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
inner_begin:118  %deleted_zeros_2 = select i1 %carry_5, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:119  %and_ln779_2 = and i1 %Range2_all_ones_2, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
inner_begin:120  %deleted_ones_2 = select i1 %carry_5, i1 %and_ln779_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:121  %and_ln781_2 = and i1 %carry_5, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:122  %xor_ln785_5 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:123  %or_ln785_3 = or i1 %p_Result_20, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:124  %overflow_3 = and i1 %or_ln785_3, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:125  %and_ln786_5 = and i1 %p_Result_20, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:126  %or_ln786_4 = or i1 %and_ln781_2, %and_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_4"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:127  %xor_ln786_3 = xor i1 %or_ln786_4, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:128  %underflow_4 = and i1 %p_Result_18, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:129  %or_ln340_9 = or i1 %underflow_4, %overflow_3

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:130  %or_ln340_10 = or i1 %and_ln786_5, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:131  %or_ln340_11 = or i1 %or_ln340_10, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:132  %select_ln340_4 = select i1 %or_ln340_9, i18 131071, i18 %p_Val2_12

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:133  %select_ln388_4 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_12

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:134  %imag_btm_V = select i1 %or_ln340_11, i18 %select_ln340_4, i18 %select_ln388_4

]]></Node>
<StgValue><ssdm name="imag_btm_V"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
outer_end:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
outer_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
inner_begin:4  %shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_V, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
inner_begin:5  %shl_ln1118_1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_V, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="13">
<![CDATA[
inner_begin:6  %zext_ln1118 = zext i13 %shl_ln1118_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
inner_begin:7  %r_V_13 = add i15 %shl_ln, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
inner_begin:8  %ret_V_11 = xor i15 %r_V_13, -16384

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
inner_begin:9  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %r_V_13, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="2" op_2_bw="10" op_3_bw="3">
<![CDATA[
inner_begin:10  %or_ln = call i15 @_ssdm_op_BitConcatenate.i15.i2.i10.i3(i2 -2, i10 %tmp_V, i3 0)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
inner_begin:11  %p_Val2_2 = add i15 %shl_ln, %or_ln

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="15">
<![CDATA[
inner_begin:12  %sext_ln703_2 = sext i15 %p_Val2_2 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
inner_begin:13  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
inner_begin:14  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_11, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:15  %or_ln785 = or i1 %p_Result_s, %tmp_16

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:16  %overflow = and i1 %or_ln785, %tmp_14

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:17  %and_ln786_1 = and i1 %tmp_16, %p_Result_s

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:18  %or_ln786_9 = or i1 %tmp_14, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_9"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:19  %underflow = xor i1 %or_ln786_9, true

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:20  %or_ln340 = or i1 %overflow, %underflow

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:21  %or_ln340_1 = or i1 %and_ln786_1, %tmp_14

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:22  %select_ln340 = select i1 %or_ln340, i18 131071, i18 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:23  %select_ln388 = select i1 %or_ln786_9, i18 %sext_ln703_2, i18 -131072

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:24  %real_top_V = select i1 %or_ln340_1, i18 %select_ln340, i18 %select_ln388

]]></Node>
<StgValue><ssdm name="real_top_V"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:51  %or_ln340_4 = or i1 %and_ln786, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:52  %or_ln340_3 = or i1 %or_ln340_4, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:53  %select_ln340_1 = select i1 %or_ln340_2, i18 131071, i18 %p_Val2_5

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:54  %select_ln388_1 = select i1 %underflow_1, i18 -131072, i18 %p_Val2_5

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:55  %real_btm_V = select i1 %or_ln340_3, i18 %select_ln340_1, i18 %select_ln388_1

]]></Node>
<StgValue><ssdm name="real_btm_V"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="36" op_0_bw="18">
<![CDATA[
inner_begin:135  %r_V_5 = sext i18 %imag_top_V to i36

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="36" op_0_bw="18">
<![CDATA[
inner_begin:136  %sext_ln1118_2 = sext i18 %imag_btm_V to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
inner_begin:137  %r_V_17 = mul nsw i36 %sext_ln1118_2, %r_V_5

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
inner_begin:138  %p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="15" op_0_bw="36">
<![CDATA[
inner_begin:141  %trunc_ln414_1 = trunc i36 %r_V_17 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln414_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:150  %p_Result_3 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_17, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:152  %p_Result_4 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_17, i32 33, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="36" op_0_bw="18">
<![CDATA[
inner_begin:56  %r_V = sext i18 %real_top_V to i36

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="36" op_0_bw="18">
<![CDATA[
inner_begin:57  %sext_ln1118_1 = sext i18 %real_btm_V to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
inner_begin:58  %r_V_15 = mul nsw i36 %sext_ln1118_1, %r_V

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="36">
<![CDATA[
inner_begin:63  %trunc_ln414 = trunc i36 %r_V_15 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:139  %p_Val2_14 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_17, i32 15, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
inner_begin:140  %p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
inner_begin:142  %icmp_ln414_3 = icmp ne i15 %trunc_ln414_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln414_3"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:143  %and_ln700_1 = and i1 %p_Result_21, %icmp_ln414_3

]]></Node>
<StgValue><ssdm name="and_ln700_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="1">
<![CDATA[
inner_begin:144  %zext_ln415_2 = zext i1 %and_ln700_1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
inner_begin:145  %p_Val2_15 = add i18 %zext_ln415_2, %p_Val2_14

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
inner_begin:146  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:147  %xor_ln416_3 = xor i1 %tmp_30, true

]]></Node>
<StgValue><ssdm name="xor_ln416_3"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:148  %carry_7 = and i1 %p_Result_22, %xor_ln416_3

]]></Node>
<StgValue><ssdm name="carry_7"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
inner_begin:149  %p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
inner_begin:151  %Range2_all_ones_3 = icmp eq i2 %p_Result_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
inner_begin:153  %Range1_all_ones_3 = icmp eq i3 %p_Result_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
inner_begin:154  %Range1_all_zeros_3 = icmp eq i3 %p_Result_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
inner_begin:155  %deleted_zeros_3 = select i1 %carry_7, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
inner_begin:156  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:157  %xor_ln779_3 = xor i1 %tmp_32, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:158  %and_ln779_3 = and i1 %Range2_all_ones_3, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
inner_begin:159  %deleted_ones_3 = select i1 %carry_7, i1 %and_ln779_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:160  %and_ln781_3 = and i1 %carry_7, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:161  %xor_ln785_6 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:162  %or_ln785_4 = or i1 %p_Result_23, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:163  %xor_ln785_7 = xor i1 %p_Result_21, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:164  %overflow_4 = and i1 %or_ln785_4, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:165  %and_ln786_7 = and i1 %p_Result_23, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:166  %or_ln786_5 = or i1 %and_ln781_3, %and_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_5"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:167  %xor_ln786_4 = xor i1 %or_ln786_5, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:168  %underflow_5 = and i1 %p_Result_21, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:169  %or_ln340_12 = or i1 %underflow_5, %overflow_4

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="211" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
inner_begin:59  %ret_V_12 = add i36 %r_V_15, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
inner_begin:60  %p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_12, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="18" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:61  %p_Val2_8 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %ret_V_12, i32 15, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
inner_begin:62  %p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_12, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
inner_begin:64  %icmp_ln414_1 = icmp ne i15 %trunc_ln414, 0

]]></Node>
<StgValue><ssdm name="icmp_ln414_1"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:65  %and_ln700 = and i1 %p_Result_14, %icmp_ln414_1

]]></Node>
<StgValue><ssdm name="and_ln700"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="1">
<![CDATA[
inner_begin:66  %zext_ln415_1 = zext i1 %and_ln700 to i18

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
inner_begin:67  %p_Val2_9 = add i18 %zext_ln415_1, %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
inner_begin:68  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:69  %xor_ln416_1 = xor i1 %tmp_21, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:70  %carry_3 = and i1 %p_Result_15, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
inner_begin:71  %p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:72  %tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %ret_V_12, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
inner_begin:73  %Range2_all_ones_1 = icmp eq i2 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner_begin:74  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %ret_V_12, i32 33, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
inner_begin:75  %Range1_all_ones_1 = icmp eq i3 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
inner_begin:76  %Range1_all_zeros_1 = icmp eq i3 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
inner_begin:78  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_12, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:79  %xor_ln779_2 = xor i1 %tmp_23, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:80  %and_ln779_1 = and i1 %Range2_all_ones_1, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
inner_begin:81  %deleted_ones_1 = select i1 %carry_3, i1 %and_ln779_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:87  %and_ln786_2 = and i1 %p_Result_16, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:170  %or_ln340_13 = or i1 %and_ln786_7, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:171  %or_ln340_14 = or i1 %or_ln340_13, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:172  %select_ln340_5 = select i1 %or_ln340_12, i18 131071, i18 %p_Val2_15

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:173  %select_ln388_5 = select i1 %underflow_5, i18 -131072, i18 %p_Val2_15

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:174  %p_Val2_16 = select i1 %or_ln340_14, i18 %select_ln340_5, i18 %select_ln388_5

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="19" op_0_bw="18">
<![CDATA[
inner_begin:175  %lhs_V = sext i18 %p_Val2_16 to i19

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
inner_begin:176  %ret_V_14 = add nsw i19 %lhs_V, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
inner_begin:177  %p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_14, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
inner_begin:178  %p_Val2_18 = add i18 %p_Val2_16, %im_V_read

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
inner_begin:179  %p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_18, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:180  %xor_ln786_5 = xor i1 %p_Result_25, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:181  %underflow_6 = and i1 %p_Result_24, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:182  %xor_ln340_1 = xor i1 %p_Result_24, %p_Result_25

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:183  %xor_ln340_2 = xor i1 %p_Result_24, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:184  %or_ln340_15 = or i1 %p_Result_25, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:185  %select_ln340_6 = select i1 %xor_ln340_1, i18 131071, i18 %p_Val2_18

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:186  %select_ln388_6 = select i1 %underflow_6, i18 -131072, i18 %p_Val2_18

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:187  %y0_V = select i1 %or_ln340_15, i18 %select_ln340_6, i18 %select_ln388_6

]]></Node>
<StgValue><ssdm name="y0_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
inner_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
inner_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
inner_begin:77  %deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:82  %and_ln781_1 = and i1 %carry_3, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:83  %xor_ln785_3 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:84  %or_ln785_2 = or i1 %p_Result_16, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:85  %xor_ln785_4 = xor i1 %p_Result_14, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:86  %overflow_2 = and i1 %or_ln785_2, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:88  %or_ln786_1 = or i1 %and_ln781_1, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:89  %xor_ln786_1 = xor i1 %or_ln786_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:90  %underflow_2 = and i1 %p_Result_14, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:91  %or_ln340_5 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:92  %or_ln340_7 = or i1 %and_ln786_2, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inner_begin:93  %or_ln340_6 = or i1 %or_ln340_7, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:94  %select_ln340_2 = select i1 %or_ln340_5, i18 131071, i18 %p_Val2_9

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:95  %select_ln388_2 = select i1 %underflow_2, i18 -131072, i18 %p_Val2_9

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
inner_begin:96  %x0_V = select i1 %or_ln340_6, i18 %select_ln340_2, i18 %select_ln388_2

]]></Node>
<StgValue><ssdm name="x0_V"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="20" op_0_bw="18">
<![CDATA[
inner_begin:188  %rhs_V_3 = sext i18 %x0_V to i20

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="20" op_0_bw="18">
<![CDATA[
inner_begin:189  %sext_ln61 = sext i18 %y0_V to i20

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
inner_begin:190  br label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:0  %p_Val2_19 = phi i18 [ 0, %inner_begin ], [ %rsquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:1  %p_Val2_20 = phi i18 [ 0, %inner_begin ], [ %isquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:2  %p_Val2_25 = phi i18 [ 0, %inner_begin ], [ %zsquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:3  %pixel_R = phi i8 [ 0, %inner_begin ], [ %iter, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]

]]></Node>
<StgValue><ssdm name="pixel_R"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:4  %lhs_V_6 = sext i18 %p_Val2_19 to i19

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:5  %rhs_V_2 = sext i18 %p_Val2_20 to i19

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:6  %ret_V = add nsw i19 %rhs_V_2, %lhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:7  %icmp_ln1495 = icmp slt i19 %ret_V, 131071

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:8  %icmp_ln61 = icmp ne i8 %pixel_R, -1

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:9  %and_ln61 = and i1 %icmp_ln1495, %icmp_ln61

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:10  %iter = add i8 %pixel_R, 1

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338:11  br i1 %and_ln61, label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv, label %inner_end

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:1  %ret_V_15 = sub i19 %lhs_V_6, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="20" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:2  %lhs_V_2 = sext i19 %ret_V_15 to i20

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:3  %trunc_ln1192 = trunc i19 %ret_V_15 to i18

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:4  %ret_V_16 = add nsw i20 %rhs_V_3, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:5  %p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_16, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:6  %p_Val2_24 = add i18 %trunc_ln1192, %x0_V

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:7  %p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_24, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="2" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:8  %p_Result_5 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_16, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:9  %icmp_ln785 = icmp ne i2 %p_Result_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:10  %or_ln785_5 = or i1 %p_Result_27, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:11  %xor_ln785_8 = xor i1 %p_Result_26, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:12  %overflow_5 = and i1 %or_ln785_5, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:13  %xor_ln786_6 = xor i1 %p_Result_27, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:14  %icmp_ln786 = icmp ne i2 %p_Result_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:15  %or_ln786_2 = or i1 %icmp_ln786, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:16  %underflow_7 = and i1 %or_ln786_2, %p_Result_26

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:23  %lhs_V_3 = sext i18 %p_Val2_25 to i19

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:24  %ret_V_17 = sub i19 %lhs_V_3, %lhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="20" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:25  %lhs_V_4 = sext i19 %ret_V_17 to i20

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="20" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:26  %rhs_V_5 = sext i18 %p_Val2_20 to i20

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:27  %ret_V_18 = sub i20 %lhs_V_4, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="18" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:28  %trunc_ln1192_1 = trunc i20 %ret_V_18 to i18

]]></Node>
<StgValue><ssdm name="trunc_ln1192_1"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:29  %ret_V_19 = add i20 %sext_ln61, %ret_V_18

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:30  %p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_19, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:31  %p_Val2_30 = add i18 %trunc_ln1192_1, %y0_V

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:32  %p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_30, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:33  %tmp_2 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_19, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:34  %icmp_ln785_1 = icmp ne i2 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_1"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:35  %or_ln785_6 = or i1 %p_Result_29, %icmp_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:36  %xor_ln785_9 = xor i1 %p_Result_28, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:37  %overflow_6 = and i1 %or_ln785_6, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:38  %xor_ln786_7 = xor i1 %p_Result_29, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:39  %icmp_ln786_1 = icmp ne i2 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_1"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:40  %or_ln786_3 = or i1 %icmp_ln786_1, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:41  %underflow_8 = and i1 %or_ln786_3, %p_Result_28

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
inner_end:0  %pixel_out_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %pixel_R, i8 %pixel_R, i8 -1)

]]></Node>
<StgValue><ssdm name="pixel_out_V"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="3" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
inner_end:1  call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, i24 %pixel_out_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="320" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:17  %or_ln340_16 = or i1 %underflow_7, %overflow_5

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:18  %xor_ln340_3 = xor i1 %underflow_7, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:19  %or_ln340_17 = or i1 %overflow_5, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:20  %select_ln340_7 = select i1 %or_ln340_16, i18 131071, i18 %p_Val2_24

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:21  %select_ln388_7 = select i1 %underflow_7, i18 -131072, i18 %p_Val2_24

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:22  %x_V = select i1 %or_ln340_17, i18 %select_ln340_7, i18 %select_ln388_7

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:42  %or_ln340_18 = or i1 %underflow_8, %overflow_6

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:43  %xor_ln340_4 = xor i1 %underflow_8, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:44  %or_ln340_19 = or i1 %overflow_6, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:45  %select_ln340_8 = select i1 %or_ln340_18, i18 131071, i18 %p_Val2_30

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:46  %select_ln388_8 = select i1 %underflow_8, i18 -131072, i18 %p_Val2_30

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:47  %y_V = select i1 %or_ln340_19, i18 %select_ln340_8, i18 %select_ln388_8

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:126  %lhs_V_5 = sext i18 %x_V to i19

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:127  %rhs_V_6 = sext i18 %y_V to i19

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:128  %ret_V_10 = add nsw i19 %rhs_V_6, %lhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="36" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:48  %r_V_7 = sext i18 %x_V to i36

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:49  %r_V_18 = mul nsw i36 %r_V_7, %r_V_7

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:50  %p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_18, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="15" op_0_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:53  %trunc_ln414_2 = trunc i36 %r_V_18 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln414_2"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="2" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:62  %p_Result_9 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_18, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:64  %p_Result_s_11 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_18, i32 33, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_s_11"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="36" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:87  %r_V_9 = sext i18 %y_V to i36

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:88  %r_V_19 = mul nsw i36 %r_V_9, %r_V_9

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:89  %p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_19, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="15" op_0_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:92  %trunc_ln414_3 = trunc i36 %r_V_19 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln414_3"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="2" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:101  %p_Result_6 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_19, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:103  %p_Result_8 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_19, i32 33, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="38" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:129  %r_V_11 = sext i19 %ret_V_10 to i38

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:130  %r_V_20 = mul nsw i38 %r_V_11, %r_V_11

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:131  %p_Result_36 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_20, i32 37)

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="15" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:134  %trunc_ln414_4 = trunc i38 %r_V_20 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln414_4"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="4" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:143  %p_Result_7 = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %r_V_20, i32 34, i32 37)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="5" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:145  %p_Result_10 = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %r_V_20, i32 33, i32 37)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="18" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:51  %p_Val2_32 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_18, i32 15, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:52  %p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_18, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:54  %icmp_ln414_4 = icmp ne i15 %trunc_ln414_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln414_4"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:55  %and_ln700_2 = and i1 %p_Result_30, %icmp_ln414_4

]]></Node>
<StgValue><ssdm name="and_ln700_2"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="18" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:56  %zext_ln415_3 = zext i1 %and_ln700_2 to i18

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:57  %p_Val2_33 = add i18 %zext_ln415_3, %p_Val2_32

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:58  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:59  %xor_ln416_4 = xor i1 %tmp_41, true

]]></Node>
<StgValue><ssdm name="xor_ln416_4"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:60  %carry_9 = and i1 %p_Result_31, %xor_ln416_4

]]></Node>
<StgValue><ssdm name="carry_9"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:61  %p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:63  %Range2_all_ones_4 = icmp eq i2 %p_Result_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:65  %Range1_all_ones_5 = icmp eq i3 %p_Result_s_11, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:66  %Range1_all_zeros_4 = icmp eq i3 %p_Result_s_11, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:67  %deleted_zeros_4 = select i1 %carry_9, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:68  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_18, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:69  %xor_ln779_4 = xor i1 %tmp_43, true

]]></Node>
<StgValue><ssdm name="xor_ln779_4"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:70  %and_ln779_4 = and i1 %Range2_all_ones_4, %xor_ln779_4

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:71  %deleted_ones_5 = select i1 %carry_9, i1 %and_ln779_4, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:72  %and_ln781_4 = and i1 %carry_9, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:73  %xor_ln785_10 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:74  %or_ln785_7 = or i1 %p_Result_32, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:75  %xor_ln785_11 = xor i1 %p_Result_30, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:76  %overflow_7 = and i1 %or_ln785_7, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:77  %and_ln786_12 = and i1 %p_Result_32, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:78  %or_ln786_6 = or i1 %and_ln781_4, %and_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_6"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:79  %xor_ln786_8 = xor i1 %or_ln786_6, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:80  %underflow_9 = and i1 %p_Result_30, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:81  %or_ln340_20 = or i1 %underflow_9, %overflow_7

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:90  %p_Val2_35 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_19, i32 15, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:91  %p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_19, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:93  %icmp_ln414_5 = icmp ne i15 %trunc_ln414_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln414_5"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:94  %and_ln700_3 = and i1 %p_Result_33, %icmp_ln414_5

]]></Node>
<StgValue><ssdm name="and_ln700_3"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="18" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:95  %zext_ln415_4 = zext i1 %and_ln700_3 to i18

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:96  %p_Val2_36 = add i18 %zext_ln415_4, %p_Val2_35

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:97  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_36, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:98  %xor_ln416_5 = xor i1 %tmp_46, true

]]></Node>
<StgValue><ssdm name="xor_ln416_5"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:99  %carry_11 = and i1 %p_Result_34, %xor_ln416_5

]]></Node>
<StgValue><ssdm name="carry_11"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:100  %p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_36, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:102  %Range2_all_ones_5 = icmp eq i2 %p_Result_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:104  %Range1_all_ones_6 = icmp eq i3 %p_Result_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:105  %Range1_all_zeros_5 = icmp eq i3 %p_Result_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:106  %deleted_zeros_5 = select i1 %carry_11, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:107  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_19, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:108  %xor_ln779_5 = xor i1 %tmp_48, true

]]></Node>
<StgValue><ssdm name="xor_ln779_5"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:109  %and_ln779_5 = and i1 %Range2_all_ones_5, %xor_ln779_5

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:110  %deleted_ones_6 = select i1 %carry_11, i1 %and_ln779_5, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:111  %and_ln781_5 = and i1 %carry_11, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:112  %xor_ln785_12 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:113  %or_ln785_8 = or i1 %p_Result_35, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:114  %xor_ln785_13 = xor i1 %p_Result_33, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:115  %overflow_8 = and i1 %or_ln785_8, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:116  %and_ln786_14 = and i1 %p_Result_35, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:117  %or_ln786_7 = or i1 %and_ln781_5, %and_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_7"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:118  %xor_ln786_9 = xor i1 %or_ln786_7, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:119  %underflow_10 = and i1 %p_Result_33, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:120  %or_ln340_23 = or i1 %underflow_10, %overflow_8

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:132  %p_Val2_40 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %r_V_20, i32 15, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:133  %p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_20, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:135  %icmp_ln414_6 = icmp ne i15 %trunc_ln414_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln414_6"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:136  %and_ln700_4 = and i1 %p_Result_36, %icmp_ln414_6

]]></Node>
<StgValue><ssdm name="and_ln700_4"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="18" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:137  %zext_ln415_5 = zext i1 %and_ln700_4 to i18

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:138  %p_Val2_41 = add i18 %zext_ln415_5, %p_Val2_40

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:139  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:140  %xor_ln416_6 = xor i1 %tmp_51, true

]]></Node>
<StgValue><ssdm name="xor_ln416_6"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:141  %carry_13 = and i1 %p_Result_37, %xor_ln416_6

]]></Node>
<StgValue><ssdm name="carry_13"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:142  %p_Result_38 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:144  %Range2_all_ones_6 = icmp eq i4 %p_Result_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:146  %Range1_all_ones_7 = icmp eq i5 %p_Result_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:147  %Range1_all_zeros_6 = icmp eq i5 %p_Result_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:148  %deleted_zeros_6 = select i1 %carry_13, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:149  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_20, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:150  %xor_ln779_6 = xor i1 %tmp_53, true

]]></Node>
<StgValue><ssdm name="xor_ln779_6"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:151  %and_ln779_6 = and i1 %Range2_all_ones_6, %xor_ln779_6

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:152  %deleted_ones_7 = select i1 %carry_13, i1 %and_ln779_6, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:153  %and_ln781_6 = and i1 %carry_13, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:154  %xor_ln785_14 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:155  %or_ln785_9 = or i1 %p_Result_38, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:156  %xor_ln785_15 = xor i1 %p_Result_36, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:157  %overflow_9 = and i1 %or_ln785_9, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:158  %and_ln786_16 = and i1 %p_Result_38, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="and_ln786_16"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:159  %or_ln786_8 = or i1 %and_ln781_6, %and_ln786_16

]]></Node>
<StgValue><ssdm name="or_ln786_8"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:160  %xor_ln786_10 = xor i1 %or_ln786_8, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:161  %underflow_11 = and i1 %p_Result_36, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:162  %or_ln340_26 = or i1 %underflow_11, %overflow_9

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:82  %or_ln340_21 = or i1 %and_ln786_12, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:83  %or_ln340_22 = or i1 %or_ln340_21, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:84  %select_ln340_9 = select i1 %or_ln340_20, i18 131071, i18 %p_Val2_33

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:85  %select_ln388_9 = select i1 %underflow_9, i18 -131072, i18 %p_Val2_33

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:86  %rsquare_V = select i1 %or_ln340_22, i18 %select_ln340_9, i18 %select_ln388_9

]]></Node>
<StgValue><ssdm name="rsquare_V"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:121  %or_ln340_24 = or i1 %and_ln786_14, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:122  %or_ln340_25 = or i1 %or_ln340_24, %and_ln781_5

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:123  %select_ln340_10 = select i1 %or_ln340_23, i18 131071, i18 %p_Val2_36

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:124  %select_ln388_10 = select i1 %underflow_10, i18 -131072, i18 %p_Val2_36

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:125  %isquare_V = select i1 %or_ln340_25, i18 %select_ln340_10, i18 %select_ln388_10

]]></Node>
<StgValue><ssdm name="isquare_V"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:163  %or_ln340_27 = or i1 %and_ln786_16, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:164  %or_ln340_28 = or i1 %or_ln340_27, %and_ln781_6

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:165  %select_ln340_11 = select i1 %or_ln340_26, i18 131071, i18 %p_Val2_41

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:166  %select_ln388_11 = select i1 %underflow_11, i18 -131072, i18 %p_Val2_41

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:167  %zsquare_V = select i1 %or_ln340_28, i18 %select_ln340_11, i18 %select_ln388_11

]]></Node>
<StgValue><ssdm name="zsquare_V"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv:168  br label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="454" st_id="13" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="3" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
inner_end:1  call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, i24 %pixel_out_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
inner_end:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
inner_end:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
