[1] Carlos Christoffersen, Nikhil Kriplani, Frank P\. Hart, Houssam S\. Kanj, and Michael Steer\.
*fREEDA$^™$ Programmer's Guide: Version 1\.3*\.
North Carolina State University, Raleigh, NC, June 26 2007\.  
[2] Georges G\. E\. Gielen and Joel R\. Phillips\.
*Simulation and Modeling for Analog and Mixed\-Signal Integrated Circuits, \\rm in EDA for IC Implementation, Circuit Design, and Process Technology*, pages 15&ndash;1 – 15&ndash;23\.
Volume 2 of Electronic Design Automation for Integrated Circuits Handbook\.
CRC Press, Boca Raton, FL, 2006\.  
[3] Oded Goldreich\.
Probabilistic proof systems: a primer\.
*Foundations and Trends$^®$ in Theoretical Computer Science*, 3\(1\):1–91, August 8 2008\.  
[4] Paul V\. Gratz\.
*Network\-On\-Chip Implementation and Performance Improvement Through Workload Characterization and Congestion Awareness*\.
PhD thesis, The University of Texas at Austin, Austin, TX, December 2008\.  
[5] Eric R\. Keiter, Ting Mei, Thomas V\. Russo, Roger P\. Pawlowski, Richard L\. Schiek, Todd S\. Coffey, Heidi K\. Thornquist, Jason C\. Verley, Christina E\. Warrender, Deborah A\. Fixel, and David G\. Baur\.
Xyce$^™$ parallel electronic simulator reference guide, version 6\.0\.1\.
Technical Report SAND2014\-0571, Sandia National Laboratories, Sandia Corporation, Albuquerque, NM, January 2014\.  
[6] Ken Kundert\.
Simulation of analog and mixed\-signal\.
Available online as a set of presentation slides at the Bipolar/BiCMOS Circuits and Technology Meeting in Minneapolis, MN, September 27–29, 1998 from Kenneth S\. Kundert's web page at: \\url http://www\.kenkundert\.com/docs/bctm98\-MSsim\.pdf; self\-published; February 1, 2014 was the last accessed date, Minneapolis, MN, September 27–29 1998\.  
[7] Kenneth S\. Kundert\.
Introduction to RF simulation and its application\.
In *Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting \(BCTM\)*, 67–78\. Piscataway, NJ, September 27–29 1998\. IEEE Electron Devices Society and IEEE Solid\-State Circuits Society, IEEE Press\.  
[8] R\. P\. Kurshan\.
Formal verification of circuit designs\.
In *Applied and Computational Control, Signals, and Circuits: Recent Developments*, volume 629 of The Kluwer International Series in Engineering and Computer Science, chapter 4, pages 145–179\.
Kluwer Academic Publishers, Norwell, MA, 2001\.
URL: [http://dx\.doi\.org/10\.1007/978\-1\-4615\-1471\-8\_4](http://dx.doi.org/10.1007/978-1-4615-1471-8_4), [doi:http://dx\.doi\.org/10\.1007/978\-1\-4615\-1471\-8\_4](https://doi.org/http://dx.doi.org/10.1007/978-1-4615-1471-8_4)\.  
[9] *Proceedings of the IFIP Workshop on Logic and Architecture Synthesis: State\-of\-the\-art and novel approaches*, IFIP Advances in Information and Communication Technology, Grenoble, France, December 1995\. Chapman \\rm &amp; Hall\.
[doi:http://dx\.doi\.org/10\.1007/978\-0\-387\-34920\-6](https://doi.org/http://dx.doi.org/10.1007/978-0-387-34920-6)\.  
[10] Donald Thomas and Philip Moorby\.
*The Verilog$^®$ Hardware Description Language*\.
Springer Science\+Business Media, LCC, New York, NY, fifth edition, 2002\.
[doi:http://dx\.doi\.org/10\.1007/978\-0\-387\-85344\-4](https://doi.org/http://dx.doi.org/10.1007/978-0-387-85344-4)\.  
[11] Doulos Ltd\. staff\.
Tcl/Tk for EDA\.
Available online from \\it Doulos Ltd\.: KnowHow: Tcl/Tk at: \\url https://www\.doulos\.com/knowhow/tcltk/; March 15, 2014 was the last accessed date, 2014\.  
