

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

