/dts-v1/;

/ {
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	chassis-type = "laptop";
	model = "Dell Latitude 7455";
	compatible = "dell,latitude-7455", "qcom,x1e80100";

	chosen {
		linux,uefi-secure-boot = <0x02>;
		kaslr-seed = <0x00 0x00>;
		linux,uefi-mmap-desc-ver = <0x01>;
		linux,uefi-mmap-desc-size = <0x30>;
		linux,uefi-mmap-size = <0x1080>;
		linux,uefi-mmap-start = <0x00 0xd5f3c040>;
		linux,uefi-system-table = <0x00 0xd5de1018>;
		bootargs = "BOOT_IMAGE=/boot/vmlinuz-6.17.0-8-qcom-x1e root=UUID=38fb7591-7ff3-4734-8533-f973f0f2b88a ro";
	};

	clocks {

		xo-board {
			compatible = "fixed-clock";
			clock-frequency = <0x493e000>;
			#clock-cells = <0x00>;
			phandle = <0x19f>;
		};

		sleep-clk {
			compatible = "fixed-clock";
			clock-frequency = <0x7ffc>;
			#clock-cells = <0x00>;
			phandle = <0x33>;
		};

		bi-tcxo-div2-clk {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x00>;
			clocks = <0x02 0x00>;
			clock-mult = <0x01>;
			clock-div = <0x02>;
			phandle = <0x32>;
		};

		bi-tcxo-ao-div2-clk {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x00>;
			clocks = <0x02 0x01>;
			clock-mult = <0x01>;
			clock-div = <0x02>;
			phandle = <0x112>;
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x00>;
			enable-method = "psci";
			next-level-cache = <0x03>;
			power-domains = <0x04 0x05 0x00>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x14>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x02>;
				cache-unified;
				phandle = <0x03>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x100>;
			enable-method = "psci";
			next-level-cache = <0x03>;
			power-domains = <0x07 0x05 0x00>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x15>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x200>;
			enable-method = "psci";
			next-level-cache = <0x03>;
			power-domains = <0x08 0x05 0x00>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x16>;
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x300>;
			enable-method = "psci";
			next-level-cache = <0x03>;
			power-domains = <0x09 0x05 0x00>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x17>;
		};

		cpu@10000 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x10000>;
			enable-method = "psci";
			next-level-cache = <0x0a>;
			power-domains = <0x0b 0x05 0x01>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x18>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x02>;
				cache-unified;
				phandle = <0x0a>;
			};
		};

		cpu@10100 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x10100>;
			enable-method = "psci";
			next-level-cache = <0x0a>;
			power-domains = <0x0c 0x05 0x01>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x19>;
		};

		cpu@10200 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x10200>;
			enable-method = "psci";
			next-level-cache = <0x0a>;
			power-domains = <0x0d 0x05 0x01>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x1a>;
		};

		cpu@10300 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x10300>;
			enable-method = "psci";
			next-level-cache = <0x0a>;
			power-domains = <0x0e 0x05 0x01>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x1b>;
		};

		cpu@20000 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x20000>;
			enable-method = "psci";
			next-level-cache = <0x0f>;
			power-domains = <0x10 0x05 0x02>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x1c>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x02>;
				cache-unified;
				phandle = <0x0f>;
			};
		};

		cpu@20100 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x20100>;
			enable-method = "psci";
			next-level-cache = <0x0f>;
			power-domains = <0x11 0x05 0x02>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x1d>;
		};

		cpu@20200 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x20200>;
			enable-method = "psci";
			next-level-cache = <0x0f>;
			power-domains = <0x12 0x05 0x02>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x1e>;
		};

		cpu@20300 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x00 0x20300>;
			enable-method = "psci";
			next-level-cache = <0x0f>;
			power-domains = <0x13 0x05 0x02>;
			power-domain-names = "psci", "perf";
			cpu-idle-states = <0x06>;
			phandle = <0x1f>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x14>;
				};

				core1 {
					cpu = <0x15>;
				};

				core2 {
					cpu = <0x16>;
				};

				core3 {
					cpu = <0x17>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x18>;
				};

				core1 {
					cpu = <0x19>;
				};

				core2 {
					cpu = <0x1a>;
				};

				core3 {
					cpu = <0x1b>;
				};
			};

			cluster2 {
				phandle = <0x1e8>;

				core0 {
					cpu = <0x1c>;
				};

				core1 {
					cpu = <0x1d>;
				};

				core2 {
					cpu = <0x1e>;
				};

				core3 {
					cpu = <0x1f>;
				};
			};
		};

		idle-states {
			entry-method = "psci";

			cpu-sleep-0 {
				compatible = "arm,idle-state";
				idle-state-name = "ret";
				arm,psci-suspend-param = <0x04>;
				entry-latency-us = <0xb4>;
				exit-latency-us = <0x1f4>;
				min-residency-us = <0x258>;
				phandle = <0x06>;
			};
		};

		domain-idle-states {

			cluster-sleep-0 {
				compatible = "domain-idle-state";
				arm,psci-suspend-param = <0x1000044>;
				entry-latency-us = <0x15e>;
				exit-latency-us = <0x1f4>;
				min-residency-us = <0x9c4>;
				phandle = <0x2b>;
			};

			cluster-sleep-1 {
				compatible = "domain-idle-state";
				arm,psci-suspend-param = <0x1000054>;
				entry-latency-us = <0x898>;
				exit-latency-us = <0xfa0>;
				min-residency-us = <0x1b58>;
				phandle = <0x2c>;
			};
		};
	};

	dummy-sink {
		compatible = "arm,coresight-dummy-sink";

		in-ports {

			port {

				endpoint {
					remote-endpoint = <0x20>;
					phandle = <0x15b>;
				};
			};
		};
	};

	firmware {

		scm {
			compatible = "qcom,scm-x1e80100", "qcom,scm";
			interconnects = <0x21 0x02 0x07 0x22 0x01 0x07>;
			qcom,dload-mode = <0x23 0x19000>;
			phandle = <0x1e9>;
		};

		scmi {
			compatible = "arm,scmi";
			mboxes = <0x24 0x00 0x24 0x02>;
			mbox-names = "tx", "rx";
			shmem = <0x25 0x26>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			protocol@13 {
				reg = <0x13>;
				#power-domain-cells = <0x01>;
				phandle = <0x05>;
			};
		};
	};

	interconnect-0 {
		compatible = "qcom,x1e80100-clk-virt";
		#interconnect-cells = <0x02>;
		qcom,bcm-voters = <0x27>;
		phandle = <0x3e>;
	};

	interconnect-1 {
		compatible = "qcom,x1e80100-mc-virt";
		#interconnect-cells = <0x02>;
		qcom,bcm-voters = <0x27>;
		phandle = <0x22>;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x00>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0x01 0x07 0x08>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";

		power-domain-cpu0 {
			#power-domain-cells = <0x00>;
			power-domains = <0x28>;
			phandle = <0x04>;
		};

		power-domain-cpu1 {
			#power-domain-cells = <0x00>;
			power-domains = <0x28>;
			phandle = <0x07>;
		};

		power-domain-cpu2 {
			#power-domain-cells = <0x00>;
			power-domains = <0x28>;
			phandle = <0x08>;
		};

		power-domain-cpu3 {
			#power-domain-cells = <0x00>;
			power-domains = <0x28>;
			phandle = <0x09>;
		};

		power-domain-cpu4 {
			#power-domain-cells = <0x00>;
			power-domains = <0x29>;
			phandle = <0x0b>;
		};

		power-domain-cpu5 {
			#power-domain-cells = <0x00>;
			power-domains = <0x29>;
			phandle = <0x0c>;
		};

		power-domain-cpu6 {
			#power-domain-cells = <0x00>;
			power-domains = <0x29>;
			phandle = <0x0d>;
		};

		power-domain-cpu7 {
			#power-domain-cells = <0x00>;
			power-domains = <0x29>;
			phandle = <0x0e>;
		};

		power-domain-cpu8 {
			#power-domain-cells = <0x00>;
			power-domains = <0x2a>;
			phandle = <0x10>;
		};

		power-domain-cpu9 {
			#power-domain-cells = <0x00>;
			power-domains = <0x2a>;
			phandle = <0x11>;
		};

		power-domain-cpu10 {
			#power-domain-cells = <0x00>;
			power-domains = <0x2a>;
			phandle = <0x12>;
		};

		power-domain-cpu11 {
			#power-domain-cells = <0x00>;
			power-domains = <0x2a>;
			phandle = <0x13>;
		};

		power-domain-cpu-cluster0 {
			#power-domain-cells = <0x00>;
			domain-idle-states = <0x2b 0x2c>;
			power-domains = <0x2d>;
			phandle = <0x28>;
		};

		power-domain-cpu-cluster1 {
			#power-domain-cells = <0x00>;
			domain-idle-states = <0x2b 0x2c>;
			power-domains = <0x2d>;
			phandle = <0x29>;
		};

		power-domain-cpu-cluster2 {
			#power-domain-cells = <0x00>;
			domain-idle-states = <0x2b 0x2c>;
			power-domains = <0x2d>;
			phandle = <0x2a>;
		};

		power-domain-system {
			#power-domain-cells = <0x00>;
			phandle = <0x2d>;
		};
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		gunyah-hyp@80000000 {
			reg = <0x00 0x80000000 0x00 0x800000>;
			no-map;
			phandle = <0x1ea>;
		};

		hyp-elf-package@80800000 {
			reg = <0x00 0x80800000 0x00 0x200000>;
			no-map;
			phandle = <0x1eb>;
		};

		ncc@80a00000 {
			reg = <0x00 0x80a00000 0x00 0x400000>;
			no-map;
			phandle = <0x1ec>;
		};

		cpucp-log@80e00000 {
			reg = <0x00 0x80e00000 0x00 0x40000>;
			no-map;
			phandle = <0x1ed>;
		};

		cpucp@80e40000 {
			reg = <0x00 0x80e40000 0x00 0x540000>;
			no-map;
			phandle = <0x1ee>;
		};

		reserved-region@81380000 {
			reg = <0x00 0x81380000 0x00 0x80000>;
			no-map;
		};

		tags-region@81400000 {
			reg = <0x00 0x81400000 0x00 0x1a0000>;
			no-map;
			phandle = <0x1ef>;
		};

		xbl-dtlog@81a00000 {
			reg = <0x00 0x81a00000 0x00 0x40000>;
			no-map;
			phandle = <0x1f0>;
		};

		xbl-ramdump@81a40000 {
			reg = <0x00 0x81a40000 0x00 0x1c0000>;
			no-map;
			phandle = <0x1f1>;
		};

		aop-image@81c00000 {
			reg = <0x00 0x81c00000 0x00 0x60000>;
			no-map;
			phandle = <0x1f2>;
		};

		aop-cmd-db@81c60000 {
			compatible = "qcom,cmd-db";
			reg = <0x00 0x81c60000 0x00 0x20000>;
			no-map;
			phandle = <0x1f3>;
		};

		aop-config@81c80000 {
			reg = <0x00 0x81c80000 0x00 0x20000>;
			no-map;
			phandle = <0x1f4>;
		};

		tme-crash-dump@81ca0000 {
			reg = <0x00 0x81ca0000 0x00 0x40000>;
			no-map;
			phandle = <0x1f5>;
		};

		tme-log@81ce0000 {
			reg = <0x00 0x81ce0000 0x00 0x4000>;
			no-map;
			phandle = <0x1f6>;
		};

		uefi-log@81ce4000 {
			reg = <0x00 0x81ce4000 0x00 0x10000>;
			no-map;
			phandle = <0x1f7>;
		};

		secdata-apss@81cff000 {
			reg = <0x00 0x81cff000 0x00 0x1000>;
			no-map;
			phandle = <0x1f8>;
		};

		pdp-ns-shared@81e00000 {
			reg = <0x00 0x81e00000 0x00 0x100000>;
			no-map;
			phandle = <0x1f9>;
		};

		gpu-prr@81f00000 {
			reg = <0x00 0x81f00000 0x00 0x10000>;
			no-map;
			phandle = <0x1fa>;
		};

		tpm-control@81f10000 {
			reg = <0x00 0x81f10000 0x00 0x10000>;
			no-map;
			phandle = <0x1fb>;
		};

		usb-ucsi-shared@81f20000 {
			reg = <0x00 0x81f20000 0x00 0x10000>;
			no-map;
			phandle = <0x1fc>;
		};

		pld-pep@81f30000 {
			reg = <0x00 0x81f30000 0x00 0x6000>;
			no-map;
			phandle = <0x1fd>;
		};

		pld-gmu@81f36000 {
			reg = <0x00 0x81f36000 0x00 0x1000>;
			no-map;
			phandle = <0x1fe>;
		};

		pld-pdp@81f37000 {
			reg = <0x00 0x81f37000 0x00 0x1000>;
			no-map;
			phandle = <0x1ff>;
		};

		tz-stat@82700000 {
			reg = <0x00 0x82700000 0x00 0x100000>;
			no-map;
			phandle = <0x200>;
		};

		xbl-tmp-buffer@82800000 {
			reg = <0x00 0x82800000 0x00 0xc00000>;
			no-map;
			phandle = <0x201>;
		};

		adsp-rpc-remote-heap@84b00000 {
			reg = <0x00 0x84b00000 0x00 0x800000>;
			no-map;
			phandle = <0x202>;
		};

		spu-secure-shared-memory@85300000 {
			reg = <0x00 0x85300000 0x00 0x80000>;
			no-map;
			phandle = <0x203>;
		};

		adsp-boot-dtb@866c0000 {
			reg = <0x00 0x866c0000 0x00 0x40000>;
			no-map;
			phandle = <0x204>;
		};

		spss-region@86700000 {
			reg = <0x00 0x86700000 0x00 0x400000>;
			no-map;
			phandle = <0x205>;
		};

		adsp-boot@86b00000 {
			reg = <0x00 0x86b00000 0x00 0xc00000>;
			no-map;
			phandle = <0x206>;
		};

		video@87700000 {
			reg = <0x00 0x87700000 0x00 0x700000>;
			no-map;
			phandle = <0x207>;
		};

		adspslpi@87e00000 {
			reg = <0x00 0x87e00000 0x00 0x3a00000>;
			no-map;
			phandle = <0xd6>;
		};

		q6-adsp-dtb@8b800000 {
			reg = <0x00 0x8b800000 0x00 0x80000>;
			no-map;
			phandle = <0xd7>;
		};

		cdsp@8b900000 {
			reg = <0x00 0x8b900000 0x00 0x2000000>;
			no-map;
			phandle = <0x1ab>;
		};

		q6-cdsp-dtb@8d900000 {
			reg = <0x00 0x8d900000 0x00 0x80000>;
			no-map;
			phandle = <0x1ac>;
		};

		gpu-microcode@8d9fe000 {
			reg = <0x00 0x8d9fe000 0x00 0x2000>;
			no-map;
			phandle = <0xd0>;
		};

		cvp@8da00000 {
			reg = <0x00 0x8da00000 0x00 0x700000>;
			no-map;
			phandle = <0x208>;
		};

		camera@8e100000 {
			reg = <0x00 0x8e100000 0x00 0x800000>;
			no-map;
			phandle = <0x209>;
		};

		av1-encoder@8e900000 {
			reg = <0x00 0x8e900000 0x00 0x700000>;
			no-map;
			phandle = <0x20a>;
		};

		reserved-region@8f000000 {
			reg = <0x00 0x8f000000 0x00 0xa00000>;
			no-map;
		};

		wpss@8fa00000 {
			reg = <0x00 0x8fa00000 0x00 0x1900000>;
			no-map;
			phandle = <0x20b>;
		};

		q6-wpss-dtb@91300000 {
			reg = <0x00 0x91300000 0x00 0x80000>;
			no-map;
			phandle = <0x20c>;
		};

		xbl-sc@d8000000 {
			reg = <0x00 0xd8000000 0x00 0x40000>;
			no-map;
			phandle = <0x20d>;
		};

		reserved-region@d8040000 {
			reg = <0x00 0xd8040000 0x00 0xa0000>;
			no-map;
		};

		qtee@d80e0000 {
			reg = <0x00 0xd80e0000 0x00 0x520000>;
			no-map;
			phandle = <0x20e>;
		};

		ta@d8600000 {
			reg = <0x00 0xd8600000 0x00 0x8a00000>;
			no-map;
			phandle = <0x20f>;
		};

		tags@e1000000 {
			reg = <0x00 0xe1000000 0x00 0x26a0000>;
			no-map;
			phandle = <0x210>;
		};

		llcc-lpi@ff800000 {
			reg = <0x00 0xff800000 0x00 0x600000>;
			no-map;
			phandle = <0x211>;
		};

		smem@ffe00000 {
			compatible = "qcom,smem";
			reg = <0x00 0xffe00000 0x00 0x200000>;
			hwlocks = <0x2e 0x03>;
			no-map;
			phandle = <0x212>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			size = <0x00 0x8000000>;
			reusable;
			linux,cma-default;
		};
	};

	opp-table-qup100mhz {
		compatible = "operating-points-v2";
		phandle = <0x4a>;

		opp-75000000 {
			opp-hz = <0x00 0x47868c0>;
			required-opps = <0x2f>;
		};

		opp-100000000 {
			opp-hz = <0x00 0x5f5e100>;
			required-opps = <0x30>;
		};
	};

	opp-table-qup120mhz {
		compatible = "operating-points-v2";
		phandle = <0x43>;

		opp-75000000 {
			opp-hz = <0x00 0x47868c0>;
			required-opps = <0x2f>;
		};

		opp-120000000 {
			opp-hz = <0x00 0x7270e00>;
			required-opps = <0x30>;
		};
	};

	smp2p-adsp {
		compatible = "qcom,smp2p";
		interrupts-extended = <0x31 0x03 0x02 0x01>;
		mboxes = <0x31 0x03 0x02>;
		qcom,smem = <0x1bb 0x1ad>;
		qcom,local-pid = <0x00>;
		qcom,remote-pid = <0x02>;

		master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <0x01>;
			phandle = <0xd8>;
		};

		slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xd4>;
		};
	};

	smp2p-cdsp {
		compatible = "qcom,smp2p";
		interrupts-extended = <0x31 0x06 0x02 0x01>;
		mboxes = <0x31 0x06 0x02>;
		qcom,smem = <0x5e 0x1b0>;
		qcom,local-pid = <0x00>;
		qcom,remote-pid = <0x05>;

		master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <0x01>;
			phandle = <0x1ad>;
		};

		slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1a9>;
		};
	};

	soc@0 {
		compatible = "simple-bus";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x10 0x00>;
		ranges = <0x00 0x00 0x00 0x00 0x10 0x00>;
		phandle = <0x213>;

		clock-controller@100000 {
			compatible = "qcom,x1e80100-gcc";
			reg = <0x00 0x100000 0x00 0x200000>;
			clocks = <0x32 0x33 0x34 0x35 0x36 0x37 0x00 0x38 0x00 0x39 0x00 0x3a 0x00>;
			power-domains = <0x3b 0x00>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			#power-domain-cells = <0x01>;
			phandle = <0x3d>;
		};

		mailbox@408000 {
			compatible = "qcom,x1e80100-ipcc", "qcom,ipcc";
			reg = <0x00 0x408000 0x00 0x1000>;
			interrupts = <0x00 0xe5 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x03>;
			#mbox-cells = <0x02>;
			phandle = <0x31>;
		};

		dma-controller@800000 {
			compatible = "qcom,x1e80100-gpi-dma", "qcom,sm6350-gpi-dma";
			reg = <0x00 0x800000 0x00 0x60000>;
			interrupts = <0x00 0x314 0x04 0x00 0x315 0x04 0x00 0x316 0x04 0x00 0x317 0x04 0x00 0x318 0x04 0x00 0x319 0x04 0x00 0x31a 0x04 0x00 0x31b 0x04 0x00 0x31c 0x04 0x00 0x31d 0x04 0x00 0x31e 0x04 0x00 0x31f 0x04>;
			dma-channels = <0x0c>;
			dma-channel-mask = <0x3e>;
			#dma-cells = <0x03>;
			iommus = <0x3c 0x436 0x00>;
			status = "disabled";
			phandle = <0x41>;
		};

		geniqup@8c0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x00 0x8c0000 0x00 0x2000>;
			clocks = <0x3d 0xe4 0x3d 0xe5>;
			clock-names = "m-ahb", "s-ahb";
			iommus = <0x3c 0x423 0x00>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			status = "okay";
			phandle = <0x214>;

			i2c@880000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0x880000 0x00 0x4000>;
				interrupts = <0x00 0x328 0x04>;
				clocks = <0x3d 0xce>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x41 0x00 0x00 0x03 0x41 0x01 0x00 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x42>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x215>;
			};

			spi@880000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0x880000 0x00 0x4000>;
				interrupts = <0x00 0x328 0x04>;
				clocks = <0x3d 0xce>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x43>;
				dmas = <0x41 0x00 0x00 0x01 0x41 0x01 0x00 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x44 0x45>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x216>;
			};

			i2c@884000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0x884000 0x00 0x4000>;
				interrupts = <0x00 0x329 0x04>;
				clocks = <0x3d 0xd0>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x41 0x00 0x01 0x03 0x41 0x01 0x01 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x46>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x217>;
			};

			spi@884000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0x884000 0x00 0x4000>;
				interrupts = <0x00 0x329 0x04>;
				clocks = <0x3d 0xd0>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x43>;
				dmas = <0x41 0x00 0x01 0x01 0x41 0x01 0x01 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x47 0x48>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x218>;
			};

			i2c@888000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0x888000 0x00 0x4000>;
				interrupts = <0x00 0x32a 0x04>;
				clocks = <0x3d 0xd2>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x41 0x00 0x02 0x03 0x41 0x01 0x02 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x49>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x219>;
			};

			spi@888000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0x888000 0x00 0x4000>;
				interrupts = <0x00 0x32a 0x04>;
				clocks = <0x3d 0xd2>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x41 0x00 0x02 0x01 0x41 0x01 0x02 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x4b 0x4c>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x21a>;
			};

			i2c@88c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0x88c000 0x00 0x4000>;
				interrupts = <0x00 0x32b 0x04>;
				clocks = <0x3d 0xd5>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x41 0x00 0x03 0x03 0x41 0x01 0x03 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x4d>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x21b>;
			};

			spi@88c000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0x88c000 0x00 0x4000>;
				interrupts = <0x00 0x32b 0x04>;
				clocks = <0x3d 0xd5>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x41 0x00 0x03 0x01 0x41 0x01 0x03 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x4e 0x4f>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x21c>;
			};

			i2c@890000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0x890000 0x00 0x4000>;
				interrupts = <0x00 0x32c 0x04>;
				clocks = <0x3d 0xd8>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x41 0x00 0x04 0x03 0x41 0x01 0x04 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x50>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "okay";
				clock-frequency = <0x61a80>;
				phandle = <0x21d>;
			};

			spi@890000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0x890000 0x00 0x4000>;
				interrupts = <0x00 0x32c 0x04>;
				clocks = <0x3d 0xd8>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x41 0x00 0x04 0x01 0x41 0x01 0x04 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x51 0x52>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x21e>;
			};

			i2c@894000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0x894000 0x00 0x4000>;
				interrupts = <0x00 0x32d 0x04>;
				clocks = <0x3d 0xda>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x41 0x00 0x05 0x03 0x41 0x01 0x05 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x53>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x21f>;
			};

			spi@894000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0x894000 0x00 0x4000>;
				interrupts = <0x00 0x32d 0x04>;
				clocks = <0x3d 0xda>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x41 0x00 0x05 0x01 0x41 0x01 0x05 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x54 0x55>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x220>;
			};

			serial@894000 {
				compatible = "qcom,geni-uart";
				reg = <0x00 0x894000 0x00 0x4000>;
				interrupts = <0x00 0x32d 0x04>;
				clocks = <0x3d 0xda>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				pinctrl-0 = <0x56>;
				pinctrl-names = "default";
				status = "disabled";
				phandle = <0x221>;
			};

			i2c@898000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0x898000 0x00 0x4000>;
				interrupts = <0x00 0x1cd 0x04>;
				clocks = <0x3d 0xdc>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x41 0x00 0x06 0x03 0x41 0x01 0x06 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x57>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x222>;
			};

			spi@898000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0x898000 0x00 0x4000>;
				interrupts = <0x00 0x1cd 0x04>;
				clocks = <0x3d 0xdc>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x41 0x00 0x06 0x01 0x41 0x01 0x06 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x58 0x59>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x223>;
			};

			i2c@89c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0x89c000 0x00 0x4000>;
				interrupts = <0x00 0x1ce 0x04>;
				clocks = <0x3d 0xde>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x41 0x00 0x07 0x03 0x41 0x01 0x07 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x5a>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x224>;
			};

			spi@89c000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0x89c000 0x00 0x4000>;
				interrupts = <0x00 0x1ce 0x04>;
				clocks = <0x3d 0xde>;
				clock-names = "se";
				interconnects = <0x3e 0x03 0x07 0x3e 0x07 0x07 0x3f 0x03 0x03 0x40 0x1b 0x03 0x21 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x41 0x00 0x07 0x01 0x41 0x01 0x07 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x5b 0x5c>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x225>;
			};
		};

		dma-controller@a00000 {
			compatible = "qcom,x1e80100-gpi-dma", "qcom,sm6350-gpi-dma";
			reg = <0x00 0xa00000 0x00 0x60000>;
			interrupts = <0x00 0x308 0x04 0x00 0x309 0x04 0x00 0x30a 0x04 0x00 0x30b 0x04 0x00 0x30c 0x04 0x00 0x30d 0x04 0x00 0x30e 0x04 0x00 0x30f 0x04 0x00 0x310 0x04 0x00 0x311 0x04 0x00 0x312 0x04 0x00 0x313 0x04>;
			dma-channels = <0x0c>;
			dma-channel-mask = <0x3e>;
			#dma-cells = <0x03>;
			iommus = <0x3c 0x136 0x00>;
			status = "disabled";
			phandle = <0x5e>;
		};

		geniqup@ac0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x00 0xac0000 0x00 0x2000>;
			clocks = <0x3d 0xe2 0x3d 0xe3>;
			clock-names = "m-ahb", "s-ahb";
			iommus = <0x3c 0x123 0x00>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			status = "okay";
			phandle = <0x226>;

			i2c@a80000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xa80000 0x00 0x4000>;
				interrupts = <0x00 0x320 0x04>;
				clocks = <0x3d 0xb8>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x5e 0x00 0x00 0x03 0x5e 0x01 0x00 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x5f>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "okay";
				clock-frequency = <0x61a80>;
				phandle = <0x227>;

				touchscreen@9 {
					compatible = "hid-over-i2c";
					reg = <0x09>;
					hid-descr-addr = <0x01>;
					interrupts-extended = <0x60 0x33 0x08>;
					pinctrl-0 = <0x61>;
					pinctrl-names = "default";
				};
			};

			spi@a80000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xa80000 0x00 0x4000>;
				interrupts = <0x00 0x320 0x04>;
				clocks = <0x3d 0xb8>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x43>;
				dmas = <0x5e 0x00 0x00 0x01 0x5e 0x01 0x00 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x62 0x63>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x228>;
			};

			i2c@a84000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xa84000 0x00 0x4000>;
				interrupts = <0x00 0x321 0x04>;
				clocks = <0x3d 0xba>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x5e 0x00 0x01 0x03 0x5e 0x01 0x01 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x64>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x229>;
			};

			spi@a84000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xa84000 0x00 0x4000>;
				interrupts = <0x00 0x321 0x04>;
				clocks = <0x3d 0xba>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x43>;
				dmas = <0x5e 0x00 0x01 0x01 0x5e 0x01 0x01 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x65 0x66>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x22a>;
			};

			i2c@a88000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xa88000 0x00 0x4000>;
				interrupts = <0x00 0x322 0x04>;
				clocks = <0x3d 0xbc>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x5e 0x00 0x02 0x03 0x5e 0x01 0x02 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x67>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x22b>;
			};

			spi@a88000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xa88000 0x00 0x4000>;
				interrupts = <0x00 0x322 0x04>;
				clocks = <0x3d 0xbc>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x5e 0x00 0x02 0x01 0x5e 0x01 0x02 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x68 0x69>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x22c>;
			};

			i2c@a8c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xa8c000 0x00 0x4000>;
				interrupts = <0x00 0x323 0x04>;
				clocks = <0x3d 0xbf>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x5e 0x00 0x03 0x03 0x5e 0x01 0x03 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x6a>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x22d>;
			};

			spi@a8c000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xa8c000 0x00 0x4000>;
				interrupts = <0x00 0x323 0x04>;
				clocks = <0x3d 0xbf>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x5e 0x00 0x03 0x01 0x5e 0x01 0x03 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x6b 0x6c>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x22e>;
			};

			i2c@a90000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xa90000 0x00 0x4000>;
				interrupts = <0x00 0x324 0x04>;
				clocks = <0x3d 0xc2>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x5e 0x00 0x04 0x03 0x5e 0x01 0x04 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x6d>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x22f>;
			};

			spi@a90000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xa90000 0x00 0x4000>;
				interrupts = <0x00 0x324 0x04>;
				clocks = <0x3d 0xc2>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x5e 0x00 0x04 0x01 0x5e 0x01 0x04 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x6e 0x6f>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x230>;
			};

			i2c@a94000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xa94000 0x00 0x4000>;
				interrupts = <0x00 0x325 0x04>;
				clocks = <0x3d 0xc4>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x5e 0x00 0x05 0x03 0x5e 0x01 0x05 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x70>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x231>;
			};

			spi@a94000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xa94000 0x00 0x4000>;
				interrupts = <0x00 0x325 0x04>;
				clocks = <0x3d 0xc4>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x5e 0x00 0x05 0x01 0x5e 0x01 0x05 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x71 0x72>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x232>;
			};

			i2c@a98000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xa98000 0x00 0x4000>;
				interrupts = <0x00 0x326 0x04>;
				clocks = <0x3d 0xc6>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x5e 0x00 0x06 0x03 0x5e 0x01 0x06 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x73>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x233>;
			};

			spi@a98000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xa98000 0x00 0x4000>;
				interrupts = <0x00 0x326 0x04>;
				clocks = <0x3d 0xc6>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x5e 0x00 0x06 0x01 0x5e 0x01 0x06 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x74 0x75>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x234>;
			};

			serial@a98000 {
				compatible = "qcom,geni-uart";
				reg = <0x00 0xa98000 0x00 0x4000>;
				interrupts = <0x00 0x326 0x04>;
				clocks = <0x3d 0xc6>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				pinctrl-0 = <0x76>;
				pinctrl-names = "default";
				status = "okay";
				phandle = <0x235>;

				bluetooth {
					compatible = "qcom,wcn7850-bt";
					max-speed = <0x30d400>;
					vddaon-supply = <0x77>;
					vddwlcx-supply = <0x78>;
					vddwlmx-supply = <0x79>;
					vddrfacmn-supply = <0x7a>;
					vddrfa0p8-supply = <0x7b>;
					vddrfa1p2-supply = <0x7c>;
					vddrfa1p8-supply = <0x7d>;
				};
			};

			i2c@a9c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xa9c000 0x00 0x4000>;
				interrupts = <0x00 0x327 0x04>;
				clocks = <0x3d 0xc8>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x5e 0x00 0x07 0x03 0x5e 0x01 0x07 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x7e>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x236>;
			};

			spi@a9c000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xa9c000 0x00 0x4000>;
				interrupts = <0x00 0x327 0x04>;
				clocks = <0x3d 0xc8>;
				clock-names = "se";
				interconnects = <0x3e 0x02 0x07 0x3e 0x06 0x07 0x3f 0x03 0x03 0x40 0x1a 0x03 0x5d 0x01 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x5e 0x00 0x07 0x01 0x5e 0x01 0x07 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x7f 0x80>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x237>;
			};
		};

		dma-controller@b00000 {
			compatible = "qcom,x1e80100-gpi-dma", "qcom,sm6350-gpi-dma";
			reg = <0x00 0xb00000 0x00 0x60000>;
			interrupts = <0x00 0x24c 0x04 0x00 0x24d 0x04 0x00 0x24e 0x04 0x00 0x24f 0x04 0x00 0x250 0x04 0x00 0x251 0x04 0x00 0x252 0x04 0x00 0x253 0x04 0x00 0x254 0x04 0x00 0x255 0x04 0x00 0x256 0x04 0x00 0x257 0x04>;
			dma-channels = <0x0c>;
			dma-channel-mask = <0x3e>;
			#dma-cells = <0x03>;
			iommus = <0x3c 0x456 0x00>;
			status = "disabled";
			phandle = <0x81>;
		};

		geniqup@bc0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x00 0xbc0000 0x00 0x2000>;
			clocks = <0x3d 0xe0 0x3d 0xe1>;
			clock-names = "m-ahb", "s-ahb";
			iommus = <0x3c 0x443 0x00>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			status = "okay";
			phandle = <0x238>;

			i2c@b80000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xb80000 0x00 0x4000>;
				interrupts = <0x00 0x175 0x04>;
				clocks = <0x3d 0xa2>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x81 0x00 0x00 0x03 0x81 0x01 0x00 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x82>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "okay";
				clock-frequency = <0x61a80>;
				phandle = <0x239>;

				keyboard@5 {
					compatible = "hid-over-i2c";
					reg = <0x05>;
					hid-descr-addr = <0x20>;
					interrupts-extended = <0x60 0x43 0x08>;
					pinctrl-0 = <0x83>;
					pinctrl-names = "default";
					wakeup-source;
				};

				touchpad@2c {
					compatible = "hid-over-i2c";
					reg = <0x2c>;
					hid-descr-addr = <0x20>;
					interrupts-extended = <0x60 0x03 0x08>;
					pinctrl-0 = <0x84>;
					pinctrl-names = "default";
					wakeup-source;
				};
			};

			spi@b80000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xb80000 0x00 0x4000>;
				interrupts = <0x00 0x175 0x04>;
				clocks = <0x3d 0xa2>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x43>;
				dmas = <0x81 0x00 0x00 0x01 0x81 0x01 0x00 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x85 0x86>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x23a>;
			};

			i2c@b84000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xb84000 0x00 0x4000>;
				interrupts = <0x00 0x247 0x04>;
				clocks = <0x3d 0xa4>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x81 0x00 0x01 0x03 0x81 0x01 0x01 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x87>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x23b>;
			};

			spi@b84000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xb84000 0x00 0x4000>;
				interrupts = <0x00 0x247 0x04>;
				clocks = <0x3d 0xa4>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x43>;
				dmas = <0x81 0x00 0x01 0x01 0x81 0x01 0x01 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x88 0x89>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x23c>;
			};

			i2c@b88000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xb88000 0x00 0x4000>;
				interrupts = <0x00 0x248 0x04>;
				clocks = <0x3d 0xa6>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x81 0x00 0x02 0x03 0x81 0x01 0x02 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x8a>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x23d>;
			};

			serial@b88000 {
				compatible = "qcom,geni-uart";
				reg = <0x00 0xb88000 0x00 0x4000>;
				interrupts = <0x00 0x248 0x04>;
				clocks = <0x3d 0xa6>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				pinctrl-0 = <0x8b>;
				pinctrl-names = "default";
				status = "disabled";
				phandle = <0x23e>;
			};

			spi@b88000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xb88000 0x00 0x4000>;
				interrupts = <0x00 0x248 0x04>;
				clocks = <0x3d 0xa6>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x81 0x00 0x02 0x01 0x81 0x01 0x02 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x8c 0x8d>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x23f>;
			};

			i2c@b8c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xb8c000 0x00 0x4000>;
				interrupts = <0x00 0x249 0x04>;
				clocks = <0x3d 0xa9>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x81 0x00 0x03 0x03 0x81 0x01 0x03 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x8e>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "okay";
				clock-frequency = <0x61a80>;
				phandle = <0x240>;

				typec-mux@8 {
					compatible = "parade,ps8833", "parade,ps8830";
					reg = <0x08>;
					clocks = <0x02 0x0a>;
					vdd-supply = <0x8f>;
					vdd33-supply = <0x90>;
					vdd33-cap-supply = <0x90>;
					vddar-supply = <0x8f>;
					vddat-supply = <0x8f>;
					vddio-supply = <0x91>;
					reset-gpios = <0x92 0x0a 0x01>;
					pinctrl-0 = <0x93>;
					pinctrl-names = "default";
					retimer-switch;
					orientation-switch;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x94>;
								phandle = <0x1c9>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0x95>;
								phandle = <0xb5>;
							};
						};

						port@2 {
							reg = <0x02>;

							endpoint {
								remote-endpoint = <0x96>;
								phandle = <0x1ca>;
							};
						};
					};
				};
			};

			spi@b8c000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xb8c000 0x00 0x4000>;
				interrupts = <0x00 0x249 0x04>;
				clocks = <0x3d 0xa9>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x81 0x00 0x03 0x01 0x81 0x01 0x03 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x97 0x98>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x241>;
			};

			i2c@b90000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xb90000 0x00 0x4000>;
				interrupts = <0x00 0x24a 0x04>;
				clocks = <0x3d 0xac>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x81 0x00 0x04 0x03 0x81 0x01 0x04 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x99>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x242>;
			};

			spi@b90000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xb90000 0x00 0x4000>;
				interrupts = <0x00 0x24a 0x04>;
				clocks = <0x3d 0xac>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x81 0x00 0x04 0x01 0x81 0x01 0x04 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x9a 0x9b>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x243>;
			};

			i2c@b94000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xb94000 0x00 0x4000>;
				interrupts = <0x00 0x24b 0x04>;
				clocks = <0x3d 0xae>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x81 0x00 0x05 0x03 0x81 0x01 0x05 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0x9c>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "okay";
				clock-frequency = <0x61a80>;
				phandle = <0x244>;

				redriver@43 {
					compatible = "nxp,ptn3222";
					reg = <0x43>;
					#phy-cells = <0x00>;
					vdd3v3-supply = <0x9d>;
					vdd1v8-supply = <0x9e>;
					reset-gpios = <0x60 0x06 0x01>;
					pinctrl-0 = <0x9f>;
					pinctrl-names = "default";
					phandle = <0xf7>;
				};

				redriver@4f {
					compatible = "nxp,ptn3222";
					reg = <0x4f>;
					#phy-cells = <0x00>;
					vdd3v3-supply = <0x9d>;
					vdd1v8-supply = <0x9e>;
					reset-gpios = <0x60 0xb8 0x01>;
					pinctrl-0 = <0xa0>;
					pinctrl-names = "default";
					phandle = <0xf6>;
				};
			};

			spi@b94000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xb94000 0x00 0x4000>;
				interrupts = <0x00 0x24b 0x04>;
				clocks = <0x3d 0xae>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x81 0x00 0x05 0x01 0x81 0x01 0x05 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0xa1 0xa2>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x245>;
			};

			i2c@b98000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xb98000 0x00 0x4000>;
				interrupts = <0x00 0x1cd 0x04>;
				clocks = <0x3d 0xb0>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x81 0x00 0x06 0x03 0x81 0x01 0x06 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0xa3>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x246>;
			};

			spi@b98000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xb98000 0x00 0x4000>;
				interrupts = <0x00 0x1cd 0x04>;
				clocks = <0x3d 0xb0>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x81 0x00 0x06 0x01 0x81 0x01 0x06 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0xa4 0xa5>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x247>;
			};

			i2c@b9c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x00 0xb9c000 0x00 0x4000>;
				interrupts = <0x00 0x1ce 0x04>;
				clocks = <0x3d 0xb2>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				required-opps = <0x2f>;
				dmas = <0x81 0x00 0x07 0x03 0x81 0x01 0x07 0x03>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0xa6>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "okay";
				clock-frequency = <0x61a80>;
				phandle = <0x248>;

				typec-mux@8 {
					compatible = "parade,ps8833", "parade,ps8830";
					reg = <0x08>;
					clocks = <0x02 0x13>;
					vdd-supply = <0xa7>;
					vdd33-supply = <0xa8>;
					vdd33-cap-supply = <0xa8>;
					vddar-supply = <0xa7>;
					vddat-supply = <0xa7>;
					vddio-supply = <0xa9>;
					reset-gpios = <0x60 0xb0 0x01>;
					pinctrl-0 = <0xaa>;
					pinctrl-names = "default";
					retimer-switch;
					orientation-switch;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0xab>;
								phandle = <0x1cc>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0xac>;
								phandle = <0xba>;
							};
						};

						port@2 {
							reg = <0x02>;

							endpoint {
								remote-endpoint = <0xad>;
								phandle = <0x1cd>;
							};
						};
					};
				};
			};

			spi@b9c000 {
				compatible = "qcom,geni-spi";
				reg = <0x00 0xb9c000 0x00 0x4000>;
				interrupts = <0x00 0x1ce 0x04>;
				clocks = <0x3d 0xb2>;
				clock-names = "se";
				interconnects = <0x3e 0x01 0x07 0x3e 0x05 0x07 0x3f 0x03 0x03 0x40 0x19 0x03 0x21 0x00 0x07 0x22 0x01 0x07>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				power-domains = <0x3b 0x00>;
				operating-points-v2 = <0x4a>;
				dmas = <0x81 0x00 0x07 0x01 0x81 0x01 0x07 0x01>;
				dma-names = "tx", "rx";
				pinctrl-0 = <0xae 0xaf>;
				pinctrl-names = "default";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x249>;
			};
		};

		thermal-sensor@c271000 {
			compatible = "qcom,x1e80100-tsens", "qcom,tsens-v2";
			reg = <0x00 0xc271000 0x00 0x1000 0x00 0xc222000 0x00 0x1000>;
			interrupts-extended = <0xb0 0x1a 0x04 0x01 0x00 0x281 0x04>;
			interrupt-names = "uplow", "critical";
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x01>;
			phandle = <0x1ae>;
		};

		thermal-sensor@c272000 {
			compatible = "qcom,x1e80100-tsens", "qcom,tsens-v2";
			reg = <0x00 0xc272000 0x00 0x1000 0x00 0xc223000 0x00 0x1000>;
			interrupts-extended = <0xb0 0x1b 0x04 0x01 0x00 0x282 0x04>;
			interrupt-names = "uplow", "critical";
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x01>;
			phandle = <0x1af>;
		};

		thermal-sensor@c273000 {
			compatible = "qcom,x1e80100-tsens", "qcom,tsens-v2";
			reg = <0x00 0xc273000 0x00 0x1000 0x00 0xc224000 0x00 0x1000>;
			interrupts-extended = <0xb0 0x1c 0x04 0x01 0x00 0x283 0x04>;
			interrupt-names = "uplow", "critical";
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x01>;
			phandle = <0x1b0>;
		};

		thermal-sensor@c274000 {
			compatible = "qcom,x1e80100-tsens", "qcom,tsens-v2";
			reg = <0x00 0xc274000 0x00 0x1000 0x00 0xc225000 0x00 0x1000>;
			interrupts-extended = <0xb0 0x1d 0x04 0x01 0x00 0x302 0x04>;
			interrupt-names = "uplow", "critical";
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x01>;
			phandle = <0x1b1>;
		};

		phy@fd3000 {
			compatible = "qcom,x1e80100-snps-eusb2-phy", "qcom,sm8550-snps-eusb2-phy";
			reg = <0x00 0xfd3000 0x00 0x154>;
			#phy-cells = <0x00>;
			clocks = <0x23 0x05>;
			clock-names = "ref";
			resets = <0x3d 0x36>;
			status = "okay";
			vdd-supply = <0xb1>;
			vdda12-supply = <0xb2>;
			phys = <0xb3>;
			phandle = <0x102>;
		};

		phy@fd5000 {
			compatible = "qcom,x1e80100-qmp-usb3-dp-phy";
			reg = <0x00 0xfd5000 0x00 0x4000>;
			clocks = <0x3d 0x11c 0x02 0x00 0x3d 0x11e 0x3d 0x11f>;
			clock-names = "aux", "ref", "com_aux", "usb3_pipe";
			power-domains = <0x3d 0x18>;
			resets = <0x3d 0x44 0x3d 0x4f>;
			reset-names = "phy", "common";
			#clock-cells = <0x01>;
			#phy-cells = <0x01>;
			mode-switch;
			orientation-switch;
			status = "okay";
			vdda-phy-supply = <0xb2>;
			vdda-pll-supply = <0xb4>;
			phandle = <0x38>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xb5>;
						phandle = <0x95>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xb6>;
						phandle = <0x104>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xb7>;
						phandle = <0x11d>;
					};
				};
			};
		};

		phy@fd9000 {
			compatible = "qcom,x1e80100-snps-eusb2-phy", "qcom,sm8550-snps-eusb2-phy";
			reg = <0x00 0xfd9000 0x00 0x154>;
			#phy-cells = <0x00>;
			clocks = <0x23 0x05>;
			clock-names = "ref";
			resets = <0x3d 0x37>;
			status = "okay";
			vdd-supply = <0xb1>;
			vdda12-supply = <0xb2>;
			phys = <0xb8>;
			phandle = <0x105>;
		};

		phy@fda000 {
			compatible = "qcom,x1e80100-qmp-usb3-dp-phy";
			reg = <0x00 0xfda000 0x00 0x4000>;
			clocks = <0x3d 0x120 0x02 0x00 0x3d 0x122 0x3d 0x123>;
			clock-names = "aux", "ref", "com_aux", "usb3_pipe";
			power-domains = <0x3d 0x19>;
			resets = <0x3d 0x45 0x3d 0x50>;
			reset-names = "phy", "common";
			#clock-cells = <0x01>;
			#phy-cells = <0x01>;
			mode-switch;
			orientation-switch;
			status = "okay";
			vdda-phy-supply = <0xb2>;
			vdda-pll-supply = <0xb9>;
			phandle = <0x39>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xba>;
						phandle = <0xac>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xbb>;
						phandle = <0x107>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xbc>;
						phandle = <0x120>;
					};
				};
			};
		};

		phy@fde000 {
			compatible = "qcom,x1e80100-snps-eusb2-phy", "qcom,sm8550-snps-eusb2-phy";
			reg = <0x00 0xfde000 0x00 0x154>;
			#phy-cells = <0x00>;
			clocks = <0x23 0x05>;
			clock-names = "ref";
			resets = <0x3d 0x38>;
			status = "disabled";
			phandle = <0xfa>;
		};

		phy@fdf000 {
			compatible = "qcom,x1e80100-qmp-usb3-dp-phy";
			reg = <0x00 0xfdf000 0x00 0x4000>;
			clocks = <0x3d 0x124 0x02 0x00 0x3d 0x126 0x3d 0x127>;
			clock-names = "aux", "ref", "com_aux", "usb3_pipe";
			power-domains = <0x3d 0x1a>;
			resets = <0x3d 0x46 0x3d 0x51>;
			reset-names = "phy", "common";
			#clock-cells = <0x01>;
			#phy-cells = <0x01>;
			mode-switch;
			orientation-switch;
			status = "disabled";
			phandle = <0x3a>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x24a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xbd>;
						phandle = <0xfb>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xbe>;
						phandle = <0x123>;
					};
				};
			};
		};

		interconnect@1500000 {
			compatible = "qcom,x1e80100-cnoc-main";
			reg = <0x00 0x1500000 0x00 0x14400>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0xc0>;
		};

		interconnect@1600000 {
			compatible = "qcom,x1e80100-cnoc-cfg";
			reg = <0x00 0x1600000 0x00 0x6600>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x40>;
		};

		interconnect@1680000 {
			compatible = "qcom,x1e80100-system-noc";
			reg = <0x00 0x1680000 0x00 0x1c080>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x24b>;
		};

		interconnect@16c0000 {
			compatible = "qcom,x1e80100-pcie-south-anoc";
			reg = <0x00 0x16c0000 0x00 0xd080>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0xc3>;
		};

		interconnect@16d0000 {
			compatible = "qcom,x1e80100-pcie-center-anoc";
			reg = <0x00 0x16d0000 0x00 0x7000>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x24c>;
		};

		interconnect@16e0000 {
			compatible = "qcom,x1e80100-aggre1-noc";
			reg = <0x00 0x16e0000 0x00 0x14400>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x5d>;
		};

		interconnect@1700000 {
			compatible = "qcom,x1e80100-aggre2-noc";
			reg = <0x00 0x1700000 0x00 0x1c400>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x21>;
		};

		interconnect@1740000 {
			compatible = "qcom,x1e80100-pcie-north-anoc";
			reg = <0x00 0x1740000 0x00 0x9080>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0xbf>;
		};

		interconnect@1750000 {
			compatible = "qcom,x1e80100-usb-center-anoc";
			reg = <0x00 0x1750000 0x00 0x8800>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x24d>;
		};

		interconnect@1760000 {
			compatible = "qcom,x1e80100-usb-north-anoc";
			reg = <0x00 0x1760000 0x00 0x7080>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0xfc>;
		};

		interconnect@1770000 {
			compatible = "qcom,x1e80100-usb-south-anoc";
			reg = <0x00 0x1770000 0x00 0xf080>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0xf9>;
		};

		interconnect@1780000 {
			compatible = "qcom,x1e80100-mmss-noc";
			reg = <0x00 0x1780000 0x00 0x5b800>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x10d>;
		};

		pcie@1bd0000 {
			device_type = "pci";
			compatible = "qcom,pcie-x1e80100";
			reg = <0x00 0x1bd0000 0x00 0x3000 0x00 0x78000000 0x00 0xf20 0x00 0x78000f40 0x00 0xa8 0x00 0x78001000 0x00 0x1000 0x00 0x78100000 0x00 0x100000 0x00 0x1bd3000 0x00 0x1000>;
			reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x00 0x00 0x78200000 0x00 0x100000 0x2000000 0x00 0x78300000 0x00 0x78300000 0x00 0x3d00000 0x3000000 0x07 0x40000000 0x07 0x40000000 0x00 0x40000000>;
			bus-range = <0x00 0xff>;
			dma-coherent;
			linux,pci-domain = <0x03>;
			num-lanes = <0x08>;
			interrupts = <0x00 0x9e 0x04 0x00 0xa6 0x04 0x00 0x301 0x04 0x00 0x344 0x04 0x00 0x29f 0x04 0x00 0xc8 0x04 0x00 0xda 0x04 0x00 0xdb 0x04 0x00 0x79 0x04>;
			interrupt-names = "msi0", "msi1", "msi2", "msi3", "msi4", "msi5", "msi6", "msi7", "global";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x07>;
			interrupt-map = <0x00 0x00 0x00 0x01 0x01 0x00 0x00 0x00 0xdc 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x00 0x00 0xdd 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x00 0x00 0xed 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x00 0x00 0xee 0x04>;
			clocks = <0x3d 0x54 0x3d 0x56 0x3d 0x57 0x3d 0x5e 0x3d 0x5f 0x3d 0x15 0x3d 0x21>;
			clock-names = "aux", "cfg", "bus_master", "bus_slave", "slave_q2a", "noc_aggr", "cnoc_sf_axi";
			assigned-clocks = <0x3d 0x54>;
			assigned-clock-rates = <0x124f800>;
			interconnects = <0xbf 0x00 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0xc0 0x0b 0x03>;
			interconnect-names = "pcie-mem", "cpu-pcie";
			resets = <0x3d 0x13 0x3d 0x14>;
			reset-names = "pci", "link_down";
			power-domains = <0x3d 0x03>;
			phys = <0x34>;
			phy-names = "pciephy";
			eq-presets-8gts = <0x55555555 0x55555555 0x55555555 0x55555555>;
			eq-presets-16gts = <0x55555555 0x55555555>;
			operating-points-v2 = <0xc1>;
			status = "disabled";
			phandle = <0x24e>;

			opp-table {
				compatible = "operating-points-v2";
				phandle = <0xc1>;

				opp-2500000 {
					opp-hz = <0x00 0x2625a0>;
					required-opps = <0x2f>;
					opp-peak-kBps = <0x3d090 0x01>;
				};

				opp-5000000 {
					opp-hz = <0x00 0x4c4b40>;
					required-opps = <0x2f>;
					opp-peak-kBps = <0x7a120 0x01>;
				};

				opp-10000000 {
					opp-hz = <0x00 0x989680>;
					required-opps = <0x2f>;
					opp-peak-kBps = <0xf4240 0x01>;
				};

				opp-20000000 {
					opp-hz = <0x00 0x1312d00>;
					required-opps = <0x2f>;
					opp-peak-kBps = <0x1e8480 0x01>;
				};

				opp-40000000 {
					opp-hz = <0x00 0x2625a00>;
					required-opps = <0x2f>;
					opp-peak-kBps = <0x3d0900 0x01>;
				};

				opp-8000000 {
					opp-hz = <0x00 0x7a1200>;
					required-opps = <0x30>;
					opp-peak-kBps = <0xf05b4 0x01>;
				};

				opp-16000000 {
					opp-hz = <0x00 0xf42400>;
					required-opps = <0x30>;
					opp-peak-kBps = <0x1e0b68 0x01>;
				};

				opp-32000000 {
					opp-hz = <0x00 0x1e84800>;
					required-opps = <0x30>;
					opp-peak-kBps = <0x3c16d0 0x01>;
				};

				opp-64000000 {
					opp-hz = <0x00 0x3d09000>;
					required-opps = <0x30>;
					opp-peak-kBps = <0x782da0 0x01>;
				};

				opp-128000000 {
					opp-hz = <0x00 0x7a12000>;
					required-opps = <0x30>;
					opp-peak-kBps = <0xf05f28 0x01>;
				};
			};
		};

		phy@1be0000 {
			compatible = "qcom,x1e80100-qmp-gen4x8-pcie-phy";
			reg = <0x00 0x1be0000 0x00 0x10000>;
			clocks = <0x3d 0x58 0x3d 0x56 0x23 0x02 0x3d 0x59 0x3d 0x5b 0x3d 0x5d>;
			clock-names = "aux", "cfg_ahb", "ref", "rchng", "pipe", "pipediv2";
			resets = <0x3d 0x16 0x3d 0x15>;
			reset-names = "phy", "phy_nocsr";
			assigned-clocks = <0x3d 0x59>;
			assigned-clock-rates = <0x5f5e100>;
			power-domains = <0x3d 0x04>;
			#clock-cells = <0x00>;
			clock-output-names = "pcie3_pipe_clk";
			#phy-cells = <0x00>;
			status = "disabled";
			phandle = <0x34>;
		};

		pci@1bf8000 {
			device_type = "pci";
			compatible = "qcom,pcie-x1e80100";
			reg = <0x00 0x1bf8000 0x00 0x3000 0x00 0x70000000 0x00 0xf20 0x00 0x70000f40 0x00 0xa8 0x00 0x70001000 0x00 0x1000 0x00 0x70100000 0x00 0x100000 0x00 0x1bfb000 0x00 0x1000>;
			reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x00 0x00 0x70200000 0x00 0x100000 0x2000000 0x00 0x70300000 0x00 0x70300000 0x00 0x3d00000>;
			bus-range = <0x00 0xff>;
			dma-coherent;
			linux,pci-domain = <0x06>;
			num-lanes = <0x04>;
			msi-map = <0x00 0xc2 0xe0000 0x10000>;
			interrupts = <0x00 0x305 0x04 0x00 0x306 0x04 0x00 0x345 0x04 0x00 0x346 0x04 0x00 0x347 0x04 0x00 0x348 0x04 0x00 0x349 0x04 0x00 0x34a 0x04 0x00 0x2a0 0x04>;
			interrupt-names = "msi0", "msi1", "msi2", "msi3", "msi4", "msi5", "msi6", "msi7", "global";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x07>;
			interrupt-map = <0x00 0x00 0x00 0x01 0x01 0x00 0x00 0x00 0x34b 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x00 0x00 0x34c 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x00 0x00 0x34d 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x00 0x00 0x304 0x04>;
			clocks = <0x3d 0x76 0x3d 0x78 0x3d 0x79 0x3d 0x80 0x3d 0x81 0x3d 0x16 0x3d 0x22>;
			clock-names = "aux", "cfg", "bus_master", "bus_slave", "slave_q2a", "noc_aggr", "cnoc_sf_axi";
			assigned-clocks = <0x3d 0x76>;
			assigned-clock-rates = <0x124f800>;
			interconnects = <0xc3 0x03 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0xc0 0x0e 0x03>;
			interconnect-names = "pcie-mem", "cpu-pcie";
			resets = <0x3d 0x22 0x3d 0x23>;
			reset-names = "pci", "link_down";
			power-domains = <0x3d 0x0a>;
			required-opps = <0xc4>;
			phys = <0x37>;
			phy-names = "pciephy";
			eq-presets-8gts = <0x55555555 0x55555555>;
			eq-presets-16gts = <0x55555555>;
			status = "okay";
			perst-gpios = <0x60 0x98 0x01>;
			wake-gpios = <0x60 0x9a 0x01>;
			vddpe-3v3-supply = <0xc5>;
			pinctrl-0 = <0xc6>;
			pinctrl-names = "default";
			phandle = <0x24f>;
		};

		phy@1bfc000 {
			compatible = "qcom,x1e80100-qmp-gen4x4-pcie-phy";
			reg = <0x00 0x1bfc000 0x00 0x2000 0x00 0x1bfe000 0x00 0x2000>;
			clocks = <0x3d 0x7a 0x3d 0x78 0x23 0x0a 0x3d 0x7b 0x3d 0x7d 0x3d 0x7f>;
			clock-names = "aux", "cfg_ahb", "ref", "rchng", "pipe", "pipediv2";
			resets = <0x3d 0x25 0x3d 0x24>;
			reset-names = "phy", "phy_nocsr";
			assigned-clocks = <0x3d 0x7b>;
			assigned-clock-rates = <0x5f5e100>;
			power-domains = <0x3d 0x09>;
			qcom,4ln-config-sel = <0x23 0x1a000 0x00>;
			#clock-cells = <0x00>;
			clock-output-names = "pcie6a_pipe_clk";
			#phy-cells = <0x00>;
			status = "okay";
			vdda-phy-supply = <0xc7>;
			vdda-pll-supply = <0xb2>;
			phandle = <0x37>;
		};

		pci@1c00000 {
			device_type = "pci";
			compatible = "qcom,pcie-x1e80100";
			reg = <0x00 0x1c00000 0x00 0x3000 0x00 0x7e000000 0x00 0xf1d 0x00 0x7e000f40 0x00 0xa8 0x00 0x7e001000 0x00 0x1000 0x00 0x7e100000 0x00 0x100000 0x00 0x1c03000 0x00 0x1000>;
			reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x00 0x00 0x7e200000 0x00 0x100000 0x2000000 0x00 0x7e300000 0x00 0x7e300000 0x00 0x1d00000>;
			bus-range = <0x00 0xff>;
			dma-coherent;
			linux,pci-domain = <0x05>;
			num-lanes = <0x02>;
			interrupts = <0x00 0x5e 0x04 0x00 0x5f 0x04 0x00 0x60 0x04 0x00 0x59 0x04 0x00 0x56 0x04 0x00 0x52 0x04 0x00 0x4d 0x04 0x00 0x4e 0x04 0x00 0x9d 0x04>;
			interrupt-names = "msi0", "msi1", "msi2", "msi3", "msi4", "msi5", "msi6", "msi7", "global";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x07>;
			interrupt-map = <0x00 0x00 0x00 0x01 0x01 0x00 0x00 0x00 0x46 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x00 0x00 0x47 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x00 0x00 0x48 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x00 0x00 0x49 0x04>;
			clocks = <0x3d 0x6b 0x3d 0x6d 0x3d 0x6e 0x3d 0x74 0x3d 0x75 0x3d 0x15 0x3d 0x21>;
			clock-names = "aux", "cfg", "bus_master", "bus_slave", "slave_q2a", "noc_aggr", "cnoc_sf_axi";
			assigned-clocks = <0x3d 0x6b>;
			assigned-clock-rates = <0x124f800>;
			interconnects = <0xbf 0x02 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0xc0 0x0d 0x03>;
			interconnect-names = "pcie-mem", "cpu-pcie";
			resets = <0x3d 0x1d 0x3d 0x1e>;
			reset-names = "pci", "link_down";
			power-domains = <0x3d 0x07>;
			required-opps = <0xc4>;
			phys = <0x36>;
			phy-names = "pciephy";
			eq-presets-8gts = <0x55555555>;
			status = "disabled";
			phandle = <0x250>;
		};

		phy@1c06000 {
			compatible = "qcom,x1e80100-qmp-gen3x2-pcie-phy";
			reg = <0x00 0x1c06000 0x00 0x2000>;
			clocks = <0x3d 0x6b 0x3d 0x6d 0x23 0x01 0x3d 0x6f 0x3d 0x71 0x3d 0x73>;
			clock-names = "aux", "cfg_ahb", "ref", "rchng", "pipe", "pipediv2";
			resets = <0x3d 0x20 0x3d 0x1f>;
			reset-names = "phy", "phy_nocsr";
			assigned-clocks = <0x3d 0x6f>;
			assigned-clock-rates = <0x5f5e100>;
			power-domains = <0x3d 0x08>;
			#clock-cells = <0x00>;
			clock-output-names = "pcie5_pipe_clk";
			#phy-cells = <0x00>;
			status = "disabled";
			phandle = <0x36>;
		};

		pci@1c08000 {
			device_type = "pci";
			compatible = "qcom,pcie-x1e80100";
			reg = <0x00 0x1c08000 0x00 0x3000 0x00 0x7c000000 0x00 0xf1d 0x00 0x7c000f40 0x00 0xa8 0x00 0x7c001000 0x00 0x1000 0x00 0x7c100000 0x00 0x100000 0x00 0x1c0b000 0x00 0x1000>;
			reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x00 0x00 0x7c200000 0x00 0x100000 0x2000000 0x00 0x7c300000 0x00 0x7c300000 0x00 0x1d00000>;
			bus-range = <0x00 0xff>;
			dma-coherent;
			linux,pci-domain = <0x04>;
			num-lanes = <0x02>;
			msi-map = <0x00 0xc2 0xc0000 0x10000>;
			interrupts = <0x00 0x8d 0x04 0x00 0x8e 0x04 0x00 0x8f 0x04 0x00 0x90 0x04 0x00 0x91 0x04 0x00 0x92 0x04 0x00 0x93 0x04 0x00 0x94 0x04 0x00 0x9c 0x04>;
			interrupt-names = "msi0", "msi1", "msi2", "msi3", "msi4", "msi5", "msi6", "msi7", "global";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x07>;
			interrupt-map = <0x00 0x00 0x00 0x01 0x01 0x00 0x00 0x00 0x95 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x00 0x00 0x96 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x00 0x00 0x97 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x00 0x00 0x98 0x04>;
			clocks = <0x3d 0x60 0x3d 0x62 0x3d 0x63 0x3d 0x69 0x3d 0x6a 0x3d 0x15 0x3d 0x21>;
			clock-names = "aux", "cfg", "bus_master", "bus_slave", "slave_q2a", "noc_aggr", "cnoc_sf_axi";
			assigned-clocks = <0x3d 0x60>;
			assigned-clock-rates = <0x124f800>;
			interconnects = <0xbf 0x01 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0xc0 0x0c 0x03>;
			interconnect-names = "pcie-mem", "cpu-pcie";
			resets = <0x3d 0x18 0x3d 0x19>;
			reset-names = "pci", "link_down";
			power-domains = <0x3d 0x05>;
			required-opps = <0xc4>;
			phys = <0x35>;
			phy-names = "pciephy";
			eq-presets-8gts = <0x55555555>;
			status = "okay";
			perst-gpios = <0x60 0x92 0x01>;
			wake-gpios = <0x60 0x94 0x01>;
			pinctrl-0 = <0xc8>;
			pinctrl-names = "default";
			phandle = <0x251>;

			pcie@0 {
				device_type = "pci";
				reg = <0x00 0x00 0x00 0x00 0x00>;
				bus-range = <0x01 0xff>;
				#address-cells = <0x03>;
				#size-cells = <0x02>;
				ranges;
				phandle = <0x252>;

				wifi@0 {
					compatible = "pci17cb,1107";
					reg = <0x10000 0x00 0x00 0x00 0x00>;
					vddaon-supply = <0x77>;
					vddwlcx-supply = <0x78>;
					vddwlmx-supply = <0x79>;
					vddrfacmn-supply = <0x7a>;
					vddrfa0p8-supply = <0x7b>;
					vddrfa1p2-supply = <0x7c>;
					vddrfa1p8-supply = <0x7d>;
					vddpcie0p9-supply = <0xc9>;
					vddpcie1p8-supply = <0xca>;
				};
			};
		};

		phy@1c0e000 {
			compatible = "qcom,x1e80100-qmp-gen3x2-pcie-phy";
			reg = <0x00 0x1c0e000 0x00 0x2000>;
			clocks = <0x3d 0x60 0x3d 0x62 0x23 0x00 0x3d 0x64 0x3d 0x66 0x3d 0x68>;
			clock-names = "aux", "cfg_ahb", "ref", "rchng", "pipe", "pipediv2";
			resets = <0x3d 0x1b 0x3d 0x1a>;
			reset-names = "phy", "phy_nocsr";
			assigned-clocks = <0x3d 0x64>;
			assigned-clock-rates = <0x5f5e100>;
			power-domains = <0x3d 0x06>;
			#clock-cells = <0x00>;
			clock-output-names = "pcie4_pipe_clk";
			#phy-cells = <0x00>;
			status = "okay";
			vdda-phy-supply = <0xcb>;
			vdda-pll-supply = <0xcc>;
			phandle = <0x35>;
		};

		hwlock@1f40000 {
			compatible = "qcom,tcsr-mutex";
			reg = <0x00 0x1f40000 0x00 0x20000>;
			#hwlock-cells = <0x01>;
			phandle = <0x2e>;
		};

		clock-controller@1fc0000 {
			compatible = "qcom,x1e80100-tcsr", "syscon";
			reg = <0x00 0x1fc0000 0x00 0x30000>;
			clocks = <0x02 0x00>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x23>;
		};

		gpu@3d00000 {
			compatible = "qcom,adreno-43050c01", "qcom,adreno";
			reg = <0x00 0x3d00000 0x00 0x40000 0x00 0x3d9e000 0x00 0x1000 0x00 0x3d61000 0x00 0x800>;
			reg-names = "kgsl_3d0_reg_memory", "cx_mem", "cx_dbgc";
			interrupts = <0x00 0x12c 0x04>;
			iommus = <0xcd 0x00 0x00 0xcd 0x01 0x00>;
			operating-points-v2 = <0xce>;
			qcom,gmu = <0xcf>;
			#cooling-cells = <0x02>;
			interconnects = <0x3f 0x04 0x00 0x22 0x01 0x00>;
			interconnect-names = "gfx-mem";
			status = "okay";
			phandle = <0x1b3>;

			zap-shader {
				memory-region = <0xd0>;
				firmware-name = "qcom/x1e80100/dell/latitude-7455/qcdxkmsuc8380.mbn";
				phandle = <0x253>;
			};

			opp-table {
				compatible = "operating-points-v2-adreno", "operating-points-v2";
				phandle = <0xce>;

				opp-1250000000 {
					opp-hz = <0x00 0x4a817c80>;
					opp-level = <0x1c0>;
					opp-peak-kBps = <0xfbc520>;
					qcom,opp-acd-level = <0xa82a5ffd>;
				};

				opp-1175000000 {
					opp-hz = <0x00 0x460913c0>;
					opp-level = <0x1b0>;
					opp-peak-kBps = <0xdbb3e6>;
					qcom,opp-acd-level = <0xa82a5ffd>;
				};

				opp-1100000000 {
					opp-hz = <0x00 0x4190ab00>;
					opp-level = <0x1a0>;
					opp-peak-kBps = <0xdbb3e6>;
					qcom,opp-acd-level = <0xa82a5ffd>;
				};

				opp-1000000000 {
					opp-hz = <0x00 0x3b9aca00>;
					opp-level = <0x180>;
					opp-peak-kBps = <0xdbb3e6>;
					qcom,opp-acd-level = <0xa82b5ffd>;
				};

				opp-925000000 {
					opp-hz = <0x00 0x37226140>;
					opp-level = <0x140>;
					opp-peak-kBps = <0xdbb3e6>;
					qcom,opp-acd-level = <0xa82b5ffd>;
				};

				opp-800000000 {
					opp-hz = <0x00 0x2faf0800>;
					opp-level = <0x100>;
					opp-peak-kBps = <0xbdf5c3>;
					qcom,opp-acd-level = <0xa82c5ffd>;
				};

				opp-744000000 {
					opp-hz = <0x00 0x2c588a00>;
					opp-level = <0xe0>;
					opp-peak-kBps = <0xa3140c>;
					qcom,opp-acd-level = <0x882e5ffd>;
				};

				opp-687000000 {
					opp-hz = <0x00 0x28f2c9c0>;
					opp-level = <0xc0>;
					opp-peak-kBps = <0x7cb163>;
					qcom,opp-acd-level = <0x882e5ffd>;
				};

				opp-550000000 {
					opp-hz = <0x00 0x20c85580>;
					opp-level = <0x80>;
					opp-peak-kBps = <0x5caf6b>;
					qcom,opp-acd-level = <0xc0285ffd>;
				};

				opp-390000000 {
					opp-hz = <0x00 0x173eed80>;
					opp-level = <0x40>;
					opp-peak-kBps = <0x2dc6c0>;
					qcom,opp-acd-level = <0xc0285ffd>;
				};

				opp-300000000 {
					opp-hz = <0x00 0x11e1a300>;
					opp-level = <0x38>;
					opp-peak-kBps = <0x209a8f>;
					qcom,opp-acd-level = <0xc02b5ffd>;
				};
			};
		};

		gmu@3d6a000 {
			compatible = "qcom,adreno-gmu-x185.1", "qcom,adreno-gmu";
			reg = <0x00 0x3d6a000 0x00 0x35000 0x00 0x3d50000 0x00 0x10000 0x00 0xb280000 0x00 0x10000>;
			reg-names = "gmu", "rscc", "gmu_pdc";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "hfi", "gmu";
			clocks = <0xd1 0x00 0xd1 0x04 0xd1 0x06 0x3d 0x24 0x3d 0x37 0xd1 0x11 0xd1 0x07>;
			clock-names = "ahb", "gmu", "cxo", "axi", "memnoc", "hub", "demet";
			power-domains = <0xd1 0x00 0xd1 0x01>;
			power-domain-names = "cx", "gx";
			iommus = <0xcd 0x05 0x00>;
			qcom,qmp = <0xd2>;
			operating-points-v2 = <0xd3>;
			phandle = <0xcf>;

			opp-table {
				compatible = "operating-points-v2";
				phandle = <0xd3>;

				opp-550000000 {
					opp-hz = <0x00 0x20c85580>;
					opp-level = <0x80>;
				};

				opp-220000000 {
					opp-hz = <0x00 0xd1cef00>;
					opp-level = <0x40>;
				};
			};
		};

		clock-controller@3d90000 {
			compatible = "qcom,x1e80100-gpucc";
			reg = <0x00 0x3d90000 0x00 0xa000>;
			clocks = <0x32 0x3d 0x35 0x3d 0x36>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			#power-domain-cells = <0x01>;
			phandle = <0xd1>;
		};

		iommu@3da0000 {
			compatible = "qcom,x1e80100-smmu-500", "qcom,adreno-smmu", "qcom,smmu-500", "arm,mmu-500";
			reg = <0x00 0x3da0000 0x00 0x40000>;
			#iommu-cells = <0x02>;
			#global-interrupts = <0x01>;
			interrupts = <0x00 0x2a2 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04 0x00 0x2b0 0x04 0x00 0x1a6 0x04 0x00 0x1dc 0x04 0x00 0x23e 0x04 0x00 0x23f 0x04 0x00 0x240 0x04 0x00 0x241 0x04 0x00 0x294 0x04 0x00 0x296 0x04 0x00 0x299 0x04 0x00 0x29a 0x04 0x00 0x29b 0x04 0x00 0x29d 0x04 0x00 0x29e 0x04 0x00 0x2bc 0x04>;
			clocks = <0xd1 0x0e 0x3d 0x37 0x3d 0x38 0xd1 0x00>;
			clock-names = "hlos", "bus", "iface", "ahb";
			power-domains = <0xd1 0x00>;
			dma-coherent;
			phandle = <0xcd>;
		};

		interconnect@26400000 {
			compatible = "qcom,x1e80100-gem-noc";
			reg = <0x00 0x26400000 0x00 0x311200>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x3f>;
		};

		interconnect@320c0000 {
			compatible = "qcom,x1e80100-nsp-noc";
			reg = <0x00 0x320c0000 0x00 0xe080>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x1aa>;
		};

		remoteproc@6800000 {
			compatible = "qcom,x1e80100-adsp-pas";
			reg = <0x00 0x6800000 0x00 0x10000>;
			interrupts-extended = <0xb0 0x06 0x01 0xd4 0x00 0x01 0xd4 0x01 0x01 0xd4 0x02 0x01 0xd4 0x03 0x01>;
			interrupt-names = "wdog", "fatal", "ready", "handover", "stop-ack";
			clocks = <0x02 0x00>;
			clock-names = "xo";
			power-domains = <0x3b 0x04 0x3b 0x05>;
			power-domain-names = "lcx", "lmx";
			interconnects = <0xd5 0x00 0x07 0x22 0x01 0x07>;
			memory-region = <0xd6 0xd7>;
			qcom,qmp = <0xd2>;
			qcom,smem-states = <0xd8 0x00>;
			qcom,smem-state-names = "stop";
			status = "okay";
			firmware-name = "qcom/x1e80100/dell/latitude-7455/qcadsp8380.mbn", "qcom/x1e80100/dell/latitude-7455/adsp_dtbs.elf";
			phandle = <0x254>;

			glink-edge {
				interrupts-extended = <0x31 0x03 0x00 0x01>;
				mboxes = <0x31 0x03 0x00>;
				label = "lpass";
				qcom,remote-pid = <0x02>;

				fastrpc {
					compatible = "qcom,fastrpc";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					label = "adsp";
					qcom,non-secure-domain;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					compute-cb@3 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x03>;
						iommus = <0x3c 0x1003 0x80 0x3c 0x1063 0x00>;
						dma-coherent;
					};

					compute-cb@4 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x04>;
						iommus = <0x3c 0x1004 0x80 0x3c 0x1064 0x00>;
						dma-coherent;
					};

					compute-cb@5 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x05>;
						iommus = <0x3c 0x1005 0x80 0x3c 0x1065 0x00>;
						dma-coherent;
					};

					compute-cb@6 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x06>;
						iommus = <0x3c 0x1006 0x80 0x3c 0x1066 0x00>;
						dma-coherent;
					};

					compute-cb@7 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x07>;
						iommus = <0x3c 0x1007 0x80 0x3c 0x1067 0x00>;
						dma-coherent;
					};
				};

				gpr {
					compatible = "qcom,gpr";
					qcom,glink-channels = "adsp_apps";
					qcom,domain = <0x02>;
					qcom,intents = <0x200 0x14>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					service@1 {
						compatible = "qcom,q6apm";
						reg = <0x01>;
						#sound-dai-cells = <0x00>;
						qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
						phandle = <0x1d2>;

						bedais {
							compatible = "qcom,q6apm-lpass-dais";
							#sound-dai-cells = <0x01>;
							phandle = <0x1d1>;
						};

						dais {
							compatible = "qcom,q6apm-dais";
							iommus = <0x3c 0x1001 0x80 0x3c 0x1061 0x00>;
							phandle = <0x255>;
						};
					};

					service@2 {
						compatible = "qcom,q6prm";
						reg = <0x02>;
						qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
						phandle = <0x256>;

						clock-controller {
							compatible = "qcom,q6prm-lpass-clocks";
							#clock-cells = <0x02>;
							phandle = <0xd9>;
						};
					};
				};
			};
		};

		codec@6aa0000 {
			compatible = "qcom,x1e80100-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-macro";
			reg = <0x00 0x6aa0000 0x00 0x1000>;
			clocks = <0xd9 0x44 0x01 0xd9 0x66 0x01 0xd9 0x67 0x01 0xda>;
			clock-names = "mclk", "macro", "dcodec", "fsgen";
			#clock-cells = <0x00>;
			clock-output-names = "wsa2-mclk";
			#sound-dai-cells = <0x01>;
			sound-name-prefix = "WSA2";
			phandle = <0xdb>;
		};

		soundwire@6ab0000 {
			compatible = "qcom,soundwire-v2.0.0";
			reg = <0x00 0x6ab0000 0x00 0x10000>;
			clocks = <0xdb>;
			clock-names = "iface";
			interrupts = <0x00 0xab 0x04>;
			label = "WSA2";
			pinctrl-0 = <0xdc 0xdd>;
			pinctrl-names = "default";
			resets = <0xde 0x02>;
			reset-names = "swr_audio_cgcr";
			qcom,din-ports = <0x04>;
			qcom,dout-ports = <0x09>;
			qcom,ports-sinterval = [00 07 00 1f 00 3f 00 07 00 1f 00 3f 00 c8 00 ff 00 ff 00 0f 00 0f 00 ff 03 1f];
			qcom,ports-offset1 = [01 03 05 02 04 15 00 ff ff 06 0d ff 00];
			qcom,ports-offset2 = [ff 07 1f ff 07 1f ff ff ff ff ff ff ff];
			qcom,ports-hstart = [ff ff ff ff ff ff 08 ff ff ff ff ff 0f];
			qcom,ports-hstop = [ff ff ff ff ff ff 08 ff ff ff ff ff 0f];
			qcom,ports-word-length = [ff ff ff ff ff ff 08 ff ff ff ff ff 18];
			qcom,ports-block-pack-mode = [00 01 01 00 01 01 00 00 00 01 01 00 00];
			qcom,ports-block-group-count = [ff ff ff ff ff ff ff ff ff ff ff ff ff];
			qcom,ports-lane-control = [ff ff ff ff ff ff ff ff ff ff ff ff ff];
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			#sound-dai-cells = <0x01>;
			status = "okay";
			phandle = <0x1d9>;

			speaker@0,0 {
				compatible = "sdw20217020400";
				reg = <0x00 0x00>;
				reset-gpios = <0xdf 0x0d 0x01>;
				#sound-dai-cells = <0x00>;
				sound-name-prefix = "WooferRight";
				vdd-1p8-supply = <0xe0>;
				vdd-io-supply = <0xe1>;
				qcom,port-mapping = <0x01 0x02 0x03 0x07 0x0a 0x0d>;
				phandle = <0x1d7>;
			};

			speaker@0,1 {
				compatible = "sdw20217020400";
				reg = <0x00 0x01>;
				reset-gpios = <0xdf 0x0d 0x01>;
				#sound-dai-cells = <0x00>;
				sound-name-prefix = "TweeterRight";
				vdd-1p8-supply = <0xe0>;
				vdd-io-supply = <0xe1>;
				qcom,port-mapping = <0x04 0x05 0x06 0x07 0x0b 0x0d>;
				phandle = <0x1d8>;
			};
		};

		codec@6ac0000 {
			compatible = "qcom,x1e80100-lpass-rx-macro", "qcom,sm8550-lpass-rx-macro";
			reg = <0x00 0x6ac0000 0x00 0x1000>;
			clocks = <0xd9 0x40 0x01 0xd9 0x66 0x01 0xd9 0x67 0x01 0xda>;
			clock-names = "mclk", "macro", "dcodec", "fsgen";
			#clock-cells = <0x00>;
			clock-output-names = "mclk";
			#sound-dai-cells = <0x01>;
			phandle = <0xe2>;
		};

		soundwire@6ad0000 {
			compatible = "qcom,soundwire-v2.0.0";
			reg = <0x00 0x6ad0000 0x00 0x10000>;
			clocks = <0xe2>;
			clock-names = "iface";
			interrupts = <0x00 0x9b 0x04>;
			label = "RX";
			pinctrl-0 = <0xe3>;
			pinctrl-names = "default";
			resets = <0xde 0x00>;
			reset-names = "swr_audio_cgcr";
			qcom,din-ports = <0x01>;
			qcom,dout-ports = <0x0b>;
			qcom,ports-sinterval = <0x3001f 0x1f0007 0xff 0xff00ff 0xff00ff 0xff00ff>;
			qcom,ports-offset1 = <0xb01 0xffffff 0xffffffff>;
			qcom,ports-offset2 = <0xb00 0xffffff 0xffffffff>;
			qcom,ports-hstart = <0xff0300ff 0xffffffff 0xffffffff>;
			qcom,ports-hstop = <0xff060fff 0xffffffff 0xffffffff>;
			qcom,ports-word-length = <0x10704ff 0xffffffff 0xffffffff>;
			qcom,ports-block-pack-mode = <0xffff01ff 0xffffffff 0xffffffff>;
			qcom,ports-block-group-count = <0xffffffff 0xffffffff 0xffffffff>;
			qcom,ports-lane-control = <0x1000000 0xffffff 0xffffffff>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			#sound-dai-cells = <0x01>;
			status = "okay";
			phandle = <0x1d0>;

			codec@0,4 {
				compatible = "sdw20217010d00";
				reg = <0x00 0x04>;
				qcom,rx-port-mapping = <0x01 0x02 0x03 0x04 0x05>;
				phandle = <0x1c5>;
			};
		};

		codec@6ae0000 {
			compatible = "qcom,x1e80100-lpass-tx-macro", "qcom,sm8550-lpass-tx-macro";
			reg = <0x00 0x6ae0000 0x00 0x1000>;
			clocks = <0xd9 0x39 0x01 0xd9 0x66 0x01 0xd9 0x67 0x01 0xda>;
			clock-names = "mclk", "macro", "dcodec", "fsgen";
			#clock-cells = <0x00>;
			clock-output-names = "mclk";
			#sound-dai-cells = <0x01>;
			phandle = <0xe7>;
		};

		codec@6b00000 {
			compatible = "qcom,x1e80100-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-macro";
			reg = <0x00 0x6b00000 0x00 0x1000>;
			clocks = <0xd9 0x42 0x01 0xd9 0x66 0x01 0xd9 0x67 0x01 0xda>;
			clock-names = "mclk", "macro", "dcodec", "fsgen";
			#clock-cells = <0x00>;
			clock-output-names = "mclk";
			#sound-dai-cells = <0x01>;
			sound-name-prefix = "WSA";
			phandle = <0xe4>;
		};

		soundwire@6b10000 {
			compatible = "qcom,soundwire-v2.0.0";
			reg = <0x00 0x6b10000 0x00 0x10000>;
			clocks = <0xe4>;
			clock-names = "iface";
			interrupts = <0x00 0xaa 0x04>;
			label = "WSA";
			pinctrl-0 = <0xe5 0xe6>;
			pinctrl-names = "default";
			resets = <0xde 0x01>;
			reset-names = "swr_audio_cgcr";
			qcom,din-ports = <0x04>;
			qcom,dout-ports = <0x09>;
			qcom,ports-sinterval = [00 07 00 1f 00 3f 00 07 00 1f 00 3f 00 c8 00 ff 00 ff 00 0f 00 0f 00 ff 03 1f];
			qcom,ports-offset1 = [01 03 05 02 04 15 00 ff ff 06 0d ff 00];
			qcom,ports-offset2 = [ff 07 1f ff 07 1f ff ff ff ff ff ff ff];
			qcom,ports-hstart = [ff ff ff ff ff ff 08 ff ff ff ff ff 0f];
			qcom,ports-hstop = [ff ff ff ff ff ff 08 ff ff ff ff ff 0f];
			qcom,ports-word-length = [ff ff ff ff ff ff 08 ff ff ff ff ff 18];
			qcom,ports-block-pack-mode = [00 01 01 00 01 01 00 00 00 01 01 00 00];
			qcom,ports-block-group-count = [ff ff ff ff ff ff ff ff ff ff ff ff ff];
			qcom,ports-lane-control = [ff ff ff ff ff ff ff ff ff ff ff ff ff];
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			#sound-dai-cells = <0x01>;
			status = "okay";
			phandle = <0x1d6>;

			speaker@0,0 {
				compatible = "sdw20217020400";
				reg = <0x00 0x00>;
				reset-gpios = <0xdf 0x0c 0x01>;
				#sound-dai-cells = <0x00>;
				sound-name-prefix = "WooferLeft";
				vdd-1p8-supply = <0xe0>;
				vdd-io-supply = <0xe1>;
				qcom,port-mapping = <0x01 0x02 0x03 0x07 0x0a 0x0d>;
				phandle = <0x1d4>;
			};

			speaker@0,1 {
				compatible = "sdw20217020400";
				reg = <0x00 0x01>;
				reset-gpios = <0xdf 0x0c 0x01>;
				#sound-dai-cells = <0x00>;
				sound-name-prefix = "TweeterLeft";
				vdd-1p8-supply = <0xe0>;
				vdd-io-supply = <0xe1>;
				qcom,port-mapping = <0x04 0x05 0x06 0x07 0x0b 0x0d>;
				phandle = <0x1d5>;
			};
		};

		clock-controller@6b6c000 {
			compatible = "qcom,x1e80100-lpassaudiocc", "qcom,sc8280xp-lpassaudiocc";
			reg = <0x00 0x6b6c000 0x00 0x1000>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0xde>;
		};

		soundwire@6d30000 {
			compatible = "qcom,soundwire-v2.0.0";
			reg = <0x00 0x6d30000 0x00 0x10000>;
			clocks = <0xe7>;
			clock-names = "iface";
			interrupts = <0x00 0x1f0 0x04 0x00 0x208 0x04>;
			interrupt-names = "core", "wakeup";
			label = "TX";
			resets = <0xe8 0x00>;
			reset-names = "swr_audio_cgcr";
			pinctrl-0 = <0xe9>;
			pinctrl-names = "default";
			qcom,din-ports = <0x04>;
			qcom,dout-ports = <0x01>;
			qcom,ports-sinterval-low = [00 01 03 03 00];
			qcom,ports-offset1 = [00 01 02 00 00];
			qcom,ports-offset2 = [00 00 00 00 ff];
			qcom,ports-hstart = [ff ff ff ff ff];
			qcom,ports-hstop = [ff ff ff ff ff];
			qcom,ports-word-length = [ff ff ff ff ff];
			qcom,ports-block-pack-mode = [ff ff ff ff ff];
			qcom,ports-block-group-count = [ff ff ff ff ff];
			qcom,ports-lane-control = [ff 00 00 01 ff];
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			#sound-dai-cells = <0x01>;
			status = "okay";
			phandle = <0x1d3>;

			codec@0,3 {
				compatible = "sdw20217010d00";
				reg = <0x00 0x03>;
				qcom,tx-port-mapping = <0x02 0x02 0x03 0x04>;
				phandle = <0x1c6>;
			};
		};

		codec@6d44000 {
			compatible = "qcom,x1e80100-lpass-va-macro", "qcom,sm8550-lpass-va-macro";
			reg = <0x00 0x6d44000 0x00 0x1000>;
			clocks = <0xd9 0x39 0x01 0xd9 0x66 0x01 0xd9 0x67 0x01>;
			clock-names = "mclk", "macro", "dcodec";
			#clock-cells = <0x00>;
			clock-output-names = "fsgen";
			#sound-dai-cells = <0x01>;
			pinctrl-0 = <0xea>;
			pinctrl-names = "default";
			vdd-micb-supply = <0xeb>;
			qcom,dmic-sample-rate = "", "I>";
			phandle = <0xda>;
		};

		pinctrl@6e80000 {
			compatible = "qcom,x1e80100-lpass-lpi-pinctrl", "qcom,sm8550-lpass-lpi-pinctrl";
			reg = <0x00 0x6e80000 0x00 0x20000 0x00 0x7250000 0x00 0x10000>;
			clocks = <0xd9 0x66 0x01 0xd9 0x67 0x01>;
			clock-names = "core", "audio";
			gpio-controller;
			#gpio-cells = <0x02>;
			gpio-ranges = <0xdf 0x00 0x00 0x17>;
			phandle = <0xdf>;

			tx-swr-active-state {
				phandle = <0xe9>;

				clk-pins {
					pins = "gpio0";
					function = "swr_tx_clk";
					drive-strength = <0x02>;
					slew-rate = <0x01>;
					bias-disable;
				};

				data-pins {
					pins = "gpio1", "gpio2";
					function = "swr_tx_data";
					drive-strength = <0x02>;
					slew-rate = <0x01>;
					bias-bus-hold;
				};
			};

			rx-swr-active-state {
				phandle = <0xe3>;

				clk-pins {
					pins = "gpio3";
					function = "swr_rx_clk";
					drive-strength = <0x02>;
					slew-rate = <0x01>;
					bias-disable;
				};

				data-pins {
					pins = "gpio4", "gpio5";
					function = "swr_rx_data";
					drive-strength = <0x02>;
					slew-rate = <0x01>;
					bias-bus-hold;
				};
			};

			dmic01-default-state {
				phandle = <0xea>;

				clk-pins {
					pins = "gpio6";
					function = "dmic1_clk";
					drive-strength = <0x08>;
					output-high;
				};

				data-pins {
					pins = "gpio7";
					function = "dmic1_data";
					drive-strength = <0x08>;
					input-enable;
				};
			};

			dmic23-default-state {
				phandle = <0x257>;

				clk-pins {
					pins = "gpio8";
					function = "dmic2_clk";
					drive-strength = <0x08>;
					output-high;
				};

				data-pins {
					pins = "gpio9";
					function = "dmic2_data";
					drive-strength = <0x08>;
					input-enable;
				};
			};

			wsa-swr-active-state {
				phandle = <0xe5>;

				clk-pins {
					pins = "gpio10";
					function = "wsa_swr_clk";
					drive-strength = <0x02>;
					slew-rate = <0x01>;
					bias-disable;
				};

				data-pins {
					pins = "gpio11";
					function = "wsa_swr_data";
					drive-strength = <0x02>;
					slew-rate = <0x01>;
					bias-bus-hold;
				};
			};

			wsa2-swr-active-state {
				phandle = <0xdc>;

				clk-pins {
					pins = "gpio15";
					function = "wsa2_swr_clk";
					drive-strength = <0x02>;
					slew-rate = <0x01>;
					bias-disable;
				};

				data-pins {
					pins = "gpio16";
					function = "wsa2_swr_data";
					drive-strength = <0x02>;
					slew-rate = <0x01>;
					bias-bus-hold;
				};
			};

			spkr-01-sd-n-active-state {
				pins = "gpio12";
				function = "gpio";
				drive-strength = <0x10>;
				bias-disable;
				output-low;
				phandle = <0xe6>;
			};

			spkr-23-sd-n-active-state {
				pins = "gpio13";
				function = "gpio";
				drive-strength = <0x10>;
				bias-disable;
				output-low;
				phandle = <0xdd>;
			};
		};

		clock-controller@6ea0000 {
			compatible = "qcom,x1e80100-lpasscc", "qcom,sc8280xp-lpasscc";
			reg = <0x00 0x6ea0000 0x00 0x12000>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0xe8>;
		};

		interconnect@7e40000 {
			compatible = "qcom,x1e80100-lpass-ag-noc";
			reg = <0x00 0x7e40000 0x00 0xe080>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x258>;
		};

		interconnect@7400000 {
			compatible = "qcom,x1e80100-lpass-lpiaon-noc";
			reg = <0x00 0x7400000 0x00 0x19080>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0x259>;
		};

		interconnect@7430000 {
			compatible = "qcom,x1e80100-lpass-lpicx-noc";
			reg = <0x00 0x7430000 0x00 0x3a200>;
			qcom,bcm-voters = <0x27>;
			#interconnect-cells = <0x02>;
			phandle = <0xd5>;
		};

		mmc@8804000 {
			compatible = "qcom,x1e80100-sdhci", "qcom,sdhci-msm-v5";
			reg = <0x00 0x8804000 0x00 0x1000>;
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq", "pwr_irq";
			clocks = <0x3d 0xe6 0x3d 0xe7 0x02 0x00>;
			clock-names = "iface", "core", "xo";
			iommus = <0x3c 0x520 0x00>;
			qcom,dll-config = <0x7642c>;
			qcom,ddr-config = <0x80040868>;
			power-domains = <0x3b 0x00>;
			operating-points-v2 = <0xec>;
			interconnects = <0x21 0x06 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0x40 0x1c 0x03>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			bus-width = <0x04>;
			dma-coherent;
			status = "okay";
			cd-gpios = <0x60 0x47 0x01>;
			pinctrl-0 = <0xed 0xee>;
			pinctrl-1 = <0xef 0xee>;
			pinctrl-names = "default", "sleep";
			vmmc-supply = <0xf0>;
			vqmmc-supply = <0xf1>;
			no-sdio;
			no-mmc;
			phandle = <0x25a>;

			opp-table {
				compatible = "operating-points-v2";
				phandle = <0xec>;

				opp-19200000 {
					opp-hz = <0x00 0x124f800>;
					required-opps = <0xf2>;
				};

				opp-50000000 {
					opp-hz = <0x00 0x2faf080>;
					required-opps = <0x2f>;
				};

				opp-100000000 {
					opp-hz = <0x00 0x5f5e100>;
					required-opps = <0x30>;
				};

				opp-202000000 {
					opp-hz = <0x00 0xc0a4680>;
					required-opps = <0xf3>;
				};
			};
		};

		mmc@8844000 {
			compatible = "qcom,x1e80100-sdhci", "qcom,sdhci-msm-v5";
			reg = <0x00 0x8844000 0x00 0x1000>;
			interrupts = <0x00 0x105 0x04 0x00 0xe3 0x04>;
			interrupt-names = "hc_irq", "pwr_irq";
			clocks = <0x3d 0xe9 0x3d 0xea 0x02 0x00>;
			clock-names = "iface", "core", "xo";
			iommus = <0x3c 0x160 0x00>;
			qcom,dll-config = <0x7642c>;
			qcom,ddr-config = <0x80040868>;
			power-domains = <0x3b 0x00>;
			operating-points-v2 = <0xf4>;
			interconnects = <0x21 0x02 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0x40 0x1d 0x03>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			bus-width = <0x04>;
			dma-coherent;
			status = "disabled";
			phandle = <0x25b>;

			opp-table {
				compatible = "operating-points-v2";
				phandle = <0xf4>;

				opp-19200000 {
					opp-hz = <0x00 0x124f800>;
					required-opps = <0xf2>;
				};

				opp-50000000 {
					opp-hz = <0x00 0x2faf080>;
					required-opps = <0x2f>;
				};

				opp-100000000 {
					opp-hz = <0x00 0x5f5e100>;
					required-opps = <0x30>;
				};

				opp-202000000 {
					opp-hz = <0x00 0xc0a4680>;
					required-opps = <0xf3>;
				};
			};
		};

		phy@88e0000 {
			compatible = "qcom,x1e80100-snps-eusb2-phy", "qcom,sm8550-snps-eusb2-phy";
			reg = <0x00 0x88e0000 0x00 0x154>;
			#phy-cells = <0x00>;
			clocks = <0x23 0x09>;
			clock-names = "ref";
			resets = <0x3d 0x39>;
			status = "okay";
			vdd-supply = <0xf5>;
			vdda12-supply = <0xcc>;
			phys = <0xf6>;
			phandle = <0xfd>;
		};

		phy@88e1000 {
			compatible = "qcom,x1e80100-snps-eusb2-phy", "qcom,sm8550-snps-eusb2-phy";
			reg = <0x00 0x88e1000 0x00 0x154>;
			#phy-cells = <0x00>;
			clocks = <0x23 0x03>;
			clock-names = "ref";
			resets = <0x3d 0x34>;
			status = "okay";
			vdd-supply = <0xf5>;
			vdda12-supply = <0xcc>;
			phys = <0xf7>;
			phandle = <0xfe>;
		};

		phy@88e2000 {
			compatible = "qcom,x1e80100-snps-eusb2-phy", "qcom,sm8550-snps-eusb2-phy";
			reg = <0x00 0x88e2000 0x00 0x154>;
			#phy-cells = <0x00>;
			clocks = <0x23 0x04>;
			clock-names = "ref";
			resets = <0x3d 0x35>;
			status = "okay";
			vdd-supply = <0xf5>;
			vdda12-supply = <0xcc>;
			phandle = <0x100>;
		};

		phy@88e3000 {
			compatible = "qcom,x1e80100-qmp-usb3-uni-phy";
			reg = <0x00 0x88e3000 0x00 0x2000>;
			clocks = <0x3d 0x117 0x02 0x00 0x3d 0x119 0x3d 0x11a>;
			clock-names = "aux", "ref", "com_aux", "pipe";
			resets = <0x3d 0x47 0x3d 0x4c>;
			reset-names = "phy", "phy_phy";
			power-domains = <0x3d 0x13>;
			#clock-cells = <0x00>;
			clock-output-names = "usb_mp_phy0_pipe_clk";
			#phy-cells = <0x00>;
			status = "okay";
			vdda-phy-supply = <0xcc>;
			vdda-pll-supply = <0xf8>;
			phandle = <0xff>;
		};

		phy@88e5000 {
			compatible = "qcom,x1e80100-qmp-usb3-uni-phy";
			reg = <0x00 0x88e5000 0x00 0x2000>;
			clocks = <0x3d 0x117 0x02 0x00 0x3d 0x119 0x3d 0x11b>;
			clock-names = "aux", "ref", "com_aux", "pipe";
			resets = <0x3d 0x48 0x3d 0x4d>;
			reset-names = "phy", "phy_phy";
			power-domains = <0x3d 0x14>;
			#clock-cells = <0x00>;
			clock-output-names = "usb_mp_phy1_pipe_clk";
			#phy-cells = <0x00>;
			status = "okay";
			vdda-phy-supply = <0xcc>;
			vdda-pll-supply = <0xf8>;
			phandle = <0x101>;
		};

		usb@a0f8800 {
			compatible = "qcom,x1e80100-dwc3", "qcom,dwc3";
			reg = <0x00 0xa0f8800 0x00 0x400>;
			clocks = <0x3d 0x1b 0x3d 0x111 0x3d 0x07 0x3d 0x116 0x3d 0x113 0x3d 0x0b 0x3d 0x00 0x3d 0x01 0x3d 0xec>;
			clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi", "noc_aggr", "noc_aggr_north", "noc_aggr_south", "noc_sys";
			assigned-clocks = <0x3d 0x113 0x3d 0x111>;
			assigned-clock-rates = <0x124f800 0xbebc200>;
			interrupts-extended = <0x01 0x00 0x172 0x04 0xb0 0x3a 0x03 0xb0 0x39 0x03 0xb0 0x0a 0x04>;
			interrupt-names = "pwr_event", "dp_hs_phy_irq", "dm_hs_phy_irq", "ss_phy_irq";
			power-domains = <0x3d 0x12>;
			required-opps = <0xc4>;
			resets = <0x3d 0x41>;
			interconnects = <0xf9 0x02 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0x40 0x25 0x03>;
			interconnect-names = "usb-ddr", "apps-usb";
			wakeup-source;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			status = "disabled";
			phandle = <0x25c>;

			usb@a000000 {
				compatible = "snps,dwc3";
				reg = <0x00 0xa000000 0x00 0xcd00>;
				interrupts = <0x00 0x161 0x04>;
				iommus = <0x3c 0x14a0 0x00>;
				phys = <0xfa 0x3a 0x00>;
				phy-names = "usb2-phy", "usb3-phy";
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,usb3_lpm_capable;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				dma-coherent;
				phandle = <0x25d>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							phandle = <0x25e>;
						};
					};

					port@1 {
						reg = <0x01>;

						endpoint {
							remote-endpoint = <0xfb>;
							phandle = <0xbd>;
						};
					};
				};
			};
		};

		usb@a2f8800 {
			compatible = "qcom,x1e80100-dwc3", "qcom,dwc3";
			reg = <0x00 0xa2f8800 0x00 0x400>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			clocks = <0x3d 0x17 0x3d 0xf9 0x3d 0x03 0x3d 0xfe 0x3d 0xfb 0x3d 0x0b 0x3d 0x00 0x3d 0x01 0x3d 0xec>;
			clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi", "noc_aggr", "noc_aggr_north", "noc_aggr_south", "noc_sys";
			assigned-clocks = <0x3d 0xfb 0x3d 0xf9>;
			assigned-clock-rates = <0x124f800 0xbebc200>;
			interrupts-extended = <0x01 0x00 0xf5 0x04 0xb0 0x32 0x03 0xb0 0x31 0x03>;
			interrupt-names = "pwr_event", "dp_hs_phy_irq", "dm_hs_phy_irq";
			power-domains = <0x3d 0x0e>;
			required-opps = <0xc4>;
			resets = <0x3d 0x3d>;
			interconnects = <0xfc 0x00 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0x40 0x22 0x03>;
			interconnect-names = "usb-ddr", "apps-usb";
			wakeup-source;
			status = "okay";
			phandle = <0x25f>;

			usb@a200000 {
				compatible = "snps,dwc3";
				reg = <0x00 0xa200000 0x00 0xcd00>;
				interrupts = <0x00 0xf0 0x04>;
				iommus = <0x3c 0x14e0 0x00>;
				phys = <0xfd>;
				phy-names = "usb2-phy";
				maximum-speed = "high-speed";
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				dma-coherent;
				dr_mode = "host";
				phandle = <0x260>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							phandle = <0x261>;
						};
					};
				};
			};
		};

		usb@a4f8800 {
			compatible = "qcom,x1e80100-dwc3-mp", "qcom,dwc3";
			reg = <0x00 0xa4f8800 0x00 0x400>;
			clocks = <0x3d 0x18 0x3d 0xff 0x3d 0x04 0x3d 0x104 0x3d 0x101 0x3d 0x0b 0x3d 0x00 0x3d 0x01 0x3d 0xec>;
			clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi", "noc_aggr", "noc_aggr_north", "noc_aggr_south", "noc_sys";
			assigned-clocks = <0x3d 0x101 0x3d 0xff>;
			assigned-clock-rates = <0x124f800 0xbebc200>;
			interrupts-extended = <0x01 0x00 0x139 0x04 0x01 0x00 0x13a 0x04 0x01 0x00 0x135 0x04 0x01 0x00 0x138 0x04 0xb0 0x34 0x03 0xb0 0x33 0x03 0xb0 0x36 0x03 0xb0 0x35 0x03 0xb0 0x37 0x04 0xb0 0x38 0x04>;
			interrupt-names = "pwr_event_1", "pwr_event_2", "hs_phy_1", "hs_phy_2", "dp_hs_phy_1", "dm_hs_phy_1", "dp_hs_phy_2", "dm_hs_phy_2", "ss_phy_1", "ss_phy_2";
			power-domains = <0x3d 0x0f>;
			required-opps = <0xc4>;
			resets = <0x3d 0x3e>;
			interconnects = <0xfc 0x01 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0x40 0x26 0x03>;
			interconnect-names = "usb-ddr", "apps-usb";
			wakeup-source;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			status = "okay";
			phandle = <0x262>;

			usb@a400000 {
				compatible = "snps,dwc3";
				reg = <0x00 0xa400000 0x00 0xcd00>;
				interrupts = <0x00 0x133 0x04>;
				iommus = <0x3c 0x1400 0x00>;
				phys = <0xfe 0xff 0x100 0x101>;
				phy-names = "usb2-0", "usb3-0", "usb2-1", "usb3-1";
				dr_mode = "host";
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,usb3_lpm_capable;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				dma-coherent;
				phandle = <0x263>;
			};
		};

		usb@a6f8800 {
			compatible = "qcom,x1e80100-dwc3", "qcom,dwc3";
			reg = <0x00 0xa6f8800 0x00 0x400>;
			clocks = <0x3d 0x19 0x3d 0x105 0x3d 0x05 0x3d 0x10a 0x3d 0x107 0x3d 0x0b 0x3d 0x1d 0x3d 0x1e 0x3d 0xec>;
			clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi", "noc_aggr", "noc_aggr_north", "noc_aggr_south", "noc_sys";
			assigned-clocks = <0x3d 0x107 0x3d 0x105>;
			assigned-clock-rates = <0x124f800 0xbebc200>;
			interrupts-extended = <0x01 0x00 0x173 0x04 0xb0 0x3d 0x03 0xb0 0x0f 0x03 0xb0 0x11 0x04>;
			interrupt-names = "pwr_event", "dp_hs_phy_irq", "dm_hs_phy_irq", "ss_phy_irq";
			power-domains = <0x3d 0x10>;
			required-opps = <0xc4>;
			resets = <0x3d 0x3f>;
			wakeup-source;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			status = "okay";
			phandle = <0x264>;

			usb@a600000 {
				compatible = "snps,dwc3";
				reg = <0x00 0xa600000 0x00 0xcd00>;
				interrupts = <0x00 0x163 0x04>;
				iommus = <0x3c 0x1420 0x00>;
				phys = <0x102 0x38 0x00>;
				phy-names = "usb2-phy", "usb3-phy";
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,usb3_lpm_capable;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				dma-coherent;
				dr_mode = "host";
				phandle = <0x265>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0x103>;
							phandle = <0x1c8>;
						};
					};

					port@1 {
						reg = <0x01>;

						endpoint {
							remote-endpoint = <0x104>;
							phandle = <0xb6>;
						};
					};
				};
			};
		};

		usb@a8f8800 {
			compatible = "qcom,x1e80100-dwc3", "qcom,dwc3";
			reg = <0x00 0xa8f8800 0x00 0x400>;
			clocks = <0x3d 0x1a 0x3d 0x10b 0x3d 0x06 0x3d 0x110 0x3d 0x10d 0x3d 0x0b 0x3d 0x00 0x3d 0x01 0x3d 0xec>;
			clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi", "noc_aggr", "noc_aggr_north", "noc_aggr_south", "noc_sys";
			assigned-clocks = <0x3d 0x10d 0x3d 0x10b>;
			assigned-clock-rates = <0x124f800 0xbebc200>;
			interrupts-extended = <0x01 0x00 0x174 0x04 0xb0 0x3c 0x03 0xb0 0x0b 0x03 0xb0 0x2f 0x04>;
			interrupt-names = "pwr_event", "dp_hs_phy_irq", "dm_hs_phy_irq", "ss_phy_irq";
			power-domains = <0x3d 0x11>;
			required-opps = <0xc4>;
			resets = <0x3d 0x40>;
			interconnects = <0xf9 0x01 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0x40 0x24 0x03>;
			interconnect-names = "usb-ddr", "apps-usb";
			wakeup-source;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			status = "okay";
			phandle = <0x266>;

			usb@a800000 {
				compatible = "snps,dwc3";
				reg = <0x00 0xa800000 0x00 0xcd00>;
				interrupts = <0x00 0x165 0x04>;
				iommus = <0x3c 0x1460 0x00>;
				phys = <0x105 0x39 0x00>;
				phy-names = "usb2-phy", "usb3-phy";
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,usb3_lpm_capable;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				dma-coherent;
				dr_mode = "host";
				phandle = <0x267>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0x106>;
							phandle = <0x1cb>;
						};
					};

					port@1 {
						reg = <0x01>;

						endpoint {
							remote-endpoint = <0x107>;
							phandle = <0xbb>;
						};
					};
				};
			};
		};

		cci@ac15000 {
			compatible = "qcom,x1e80100-cci", "qcom,msm8996-cci";
			reg = <0x00 0xac15000 0x00 0x1000>;
			interrupts = <0x00 0x1cc 0x01>;
			clocks = <0x108 0x05 0x108 0x0e 0x108 0x09>;
			clock-names = "camnoc_axi", "cpas_ahb", "cci";
			power-domains = <0x108 0x05>;
			pinctrl-0 = <0x109>;
			pinctrl-1 = <0x10a>;
			pinctrl-names = "default", "sleep";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";
			phandle = <0x268>;

			i2c-bus@0 {
				reg = <0x00>;
				clock-frequency = <0xf4240>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x269>;
			};

			i2c-bus@1 {
				reg = <0x01>;
				clock-frequency = <0xf4240>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x26a>;
			};
		};

		cci@ac16000 {
			compatible = "qcom,x1e80100-cci", "qcom,msm8996-cci";
			reg = <0x00 0xac16000 0x00 0x1000>;
			interrupts = <0x00 0x10f 0x01>;
			clocks = <0x108 0x05 0x108 0x0e 0x108 0x0b>;
			clock-names = "camnoc_axi", "cpas_ahb", "cci";
			power-domains = <0x108 0x05>;
			pinctrl-0 = <0x10b>;
			pinctrl-1 = <0x10c>;
			pinctrl-names = "default", "sleep";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";
			phandle = <0x26b>;

			i2c-bus@0 {
				reg = <0x00>;
				clock-frequency = <0xf4240>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x26c>;
			};

			i2c-bus@1 {
				reg = <0x01>;
				clock-frequency = <0xf4240>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x26d>;
			};
		};

		isp@acb6000 {
			compatible = "qcom,x1e80100-camss";
			reg = <0x00 0xacb6000 0x00 0x1000 0x00 0xacb7000 0x00 0x2000 0x00 0xacb9000 0x00 0x2000 0x00 0xacbb000 0x00 0x2000 0x00 0xacc6000 0x00 0x1000 0x00 0xacca000 0x00 0x1000 0x00 0xacf6000 0x00 0x1000 0x00 0xacf7000 0x00 0x1000 0x00 0xacf8000 0x00 0x1000 0x00 0xac62000 0x00 0x4000 0x00 0xac71000 0x00 0x4000 0x00 0xacc7000 0x00 0x2000 0x00 0xaccb000 0x00 0x2000>;
			reg-names = "csid_wrapper", "csid0", "csid1", "csid2", "csid_lite0", "csid_lite1", "csitpg0", "csitpg1", "csitpg2", "vfe0", "vfe1", "vfe_lite0", "vfe_lite1";
			clocks = <0x108 0x04 0x108 0x05 0x108 0x0d 0x108 0x0e 0x108 0x10 0x108 0x11 0x108 0x12 0x108 0x13 0x108 0x16 0x108 0x23 0x108 0x25 0x3d 0x11 0x3d 0x12 0x108 0x31 0x108 0x34 0x108 0x35 0x108 0x38 0x108 0x3a 0x108 0x39 0x108 0x3c 0x108 0x3d>;
			clock-names = "camnoc_nrt_axi", "camnoc_rt_axi", "core_ahb", "cpas_ahb", "cpas_fast_ahb", "cpas_vfe0", "cpas_vfe1", "cpas_vfe_lite", "cphy_rx_clk_src", "csid", "csid_csiphy_rx", "gcc_axi_hf", "gcc_axi_sf", "vfe0", "vfe0_fast_ahb", "vfe1", "vfe1_fast_ahb", "vfe_lite", "vfe_lite_ahb", "vfe_lite_cphy_rx", "vfe_lite_csid";
			interrupts = <0x00 0x1d0 0x01 0x00 0x1d2 0x01 0x00 0x1af 0x01 0x00 0x1d4 0x01 0x00 0x167 0x01 0x00 0x1d1 0x01 0x00 0x1d3 0x01 0x00 0x1d5 0x01 0x00 0x168 0x01>;
			interrupt-names = "csid0", "csid1", "csid2", "csid_lite0", "csid_lite1", "vfe0", "vfe1", "vfe_lite0", "vfe_lite1";
			interconnects = <0x3f 0x03 0x03 0x40 0x05 0x03 0x10d 0x01 0x07 0x22 0x01 0x07 0x10d 0x03 0x07 0x22 0x01 0x07 0x10d 0x02 0x07 0x22 0x01 0x07>;
			interconnect-names = "ahb", "hf_mnoc", "sf_mnoc", "sf_icp_mnoc";
			iommus = <0x3c 0x800 0x60 0x3c 0x860 0x60 0x3c 0x1800 0x60 0x3c 0x1860 0x60 0x3c 0x18e0 0x00 0x3c 0x1900 0x00 0x3c 0x1980 0x20 0x3c 0x19a0 0x20>;
			phys = <0x10e 0x10f 0x110 0x111>;
			phy-names = "csiphy0", "csiphy1", "csiphy2", "csiphy4";
			power-domains = <0x108 0x01 0x108 0x02 0x108 0x05>;
			power-domain-names = "ife0", "ife1", "top";
			status = "disabled";
			phandle = <0x26e>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
				};

				port@1 {
					reg = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
				};

				port@2 {
					reg = <0x02>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
				};

				port@3 {
					reg = <0x03>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
				};
			};
		};

		csiphy@ace4000 {
			compatible = "qcom,x1e80100-mipi-csi2-combo-phy";
			reg = <0x00 0xace4000 0x00 0x2000>;
			clocks = <0x108 0x05 0x108 0x0e 0x108 0x26 0x108 0x17>;
			clock-names = "camnoc_axi", "cpas_ahb", "csiphy", "csiphy_timer";
			interrupts = <0x00 0x1dd 0x01>;
			power-domains = <0x108 0x05>;
			#phy-cells = <0x00>;
			status = "disabled";
			phandle = <0x10e>;
		};

		csiphy@ace6000 {
			compatible = "qcom,x1e80100-mipi-csi2-combo-phy";
			reg = <0x00 0xace6000 0x00 0x2000>;
			clocks = <0x108 0x05 0x108 0x0e 0x108 0x27 0x108 0x19>;
			clock-names = "camnoc_axi", "cpas_ahb", "csiphy", "csiphy_timer";
			interrupts = <0x00 0x1de 0x01>;
			power-domains = <0x108 0x05>;
			#phy-cells = <0x00>;
			status = "disabled";
			phandle = <0x10f>;
		};

		csiphy@ace8000 {
			compatible = "qcom,x1e80100-mipi-csi2-combo-phy";
			reg = <0x00 0xace8000 0x00 0x2000>;
			clocks = <0x108 0x05 0x108 0x0e 0x108 0x28 0x108 0x1b>;
			clock-names = "camnoc_axi", "cpas_ahb", "csiphy", "csiphy_timer";
			interrupts = <0x00 0x1df 0x01>;
			power-domains = <0x108 0x05>;
			#phy-cells = <0x00>;
			status = "disabled";
			phandle = <0x110>;
		};

		csiphy@acec000 {
			compatible = "qcom,x1e80100-mipi-csi2-combo-phy";
			reg = <0x00 0xacec000 0x00 0x2000>;
			clocks = <0x108 0x05 0x108 0x0e 0x108 0x2a 0x108 0x1f>;
			clock-names = "camnoc_axi", "cpas_ahb", "csiphy", "csiphy_timer";
			interrupts = <0x00 0x7a 0x01>;
			power-domains = <0x108 0x05>;
			#phy-cells = <0x00>;
			status = "disabled";
			phandle = <0x111>;
		};

		clock-controller@ade0000 {
			compatible = "qcom,x1e80100-camcc";
			reg = <0x00 0xade0000 0x00 0x20000>;
			clocks = <0x3d 0x10 0x32 0x112 0x33>;
			power-domains = <0x3b 0x0a 0x3b 0x06>;
			required-opps = <0x2f 0x2f>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			#power-domain-cells = <0x01>;
			phandle = <0x108>;
		};

		display-subsystem@ae00000 {
			compatible = "qcom,x1e80100-mdss";
			reg = <0x00 0xae00000 0x00 0x1000>;
			reg-names = "mdss";
			interrupts = <0x00 0x53 0x04>;
			clocks = <0x113 0x02 0x3d 0x26 0x113 0x3a>;
			resets = <0x113 0x00>;
			interconnects = <0x10d 0x05 0x07 0x3f 0x0d 0x07 0x22 0x00 0x07 0x22 0x01 0x07 0x3f 0x03 0x03 0x40 0x08 0x03>;
			interconnect-names = "mdp0-mem", "mdp1-mem", "cpu-cfg";
			power-domains = <0x113 0x00>;
			iommus = <0x3c 0x1c00 0x02>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			status = "okay";
			phandle = <0x114>;

			display-controller@ae01000 {
				compatible = "qcom,x1e80100-dpu";
				reg = <0x00 0xae01000 0x00 0x8f000 0x00 0xaeb0000 0x00 0x2008>;
				reg-names = "mdp", "vbif";
				interrupts-extended = <0x114 0x00>;
				clocks = <0x3d 0x26 0x113 0x02 0x113 0x3d 0x113 0x3a 0x113 0x46>;
				clock-names = "nrt_bus", "iface", "lut", "core", "vsync";
				operating-points-v2 = <0x115>;
				power-domains = <0x3b 0x06>;
				phandle = <0x26f>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0x116>;
							phandle = <0x11c>;
						};
					};

					port@4 {
						reg = <0x04>;

						endpoint {
							remote-endpoint = <0x117>;
							phandle = <0x11f>;
						};
					};

					port@5 {
						reg = <0x05>;

						endpoint {
							remote-endpoint = <0x118>;
							phandle = <0x126>;
						};
					};

					port@6 {
						reg = <0x06>;

						endpoint {
							remote-endpoint = <0x119>;
							phandle = <0x122>;
						};
					};
				};

				opp-table {
					compatible = "operating-points-v2";
					phandle = <0x115>;

					opp-200000000 {
						opp-hz = <0x00 0xbebc200>;
						required-opps = <0x2f>;
					};

					opp-325000000 {
						opp-hz = <0x00 0x135f1b40>;
						required-opps = <0x30>;
					};

					opp-375000000 {
						opp-hz = <0x00 0x165a0bc0>;
						required-opps = <0xf3>;
					};

					opp-514000000 {
						opp-hz = <0x00 0x1ea30480>;
						required-opps = <0xc4>;
					};

					opp-575000000 {
						opp-hz = <0x00 0x2245cdc0>;
						required-opps = <0x11a>;
					};
				};
			};

			displayport-controller@ae90000 {
				compatible = "qcom,x1e80100-dp";
				reg = <0x00 0xae90000 0x00 0x200 0x00 0xae90200 0x00 0x200 0x00 0xae90400 0x00 0x600 0x00 0xae91000 0x00 0x400 0x00 0xae91400 0x00 0x400>;
				interrupts-extended = <0x114 0x0c>;
				clocks = <0x113 0x02 0x113 0x0c 0x113 0x0e 0x113 0x11 0x113 0x12>;
				clock-names = "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", "stream_pixel";
				assigned-clocks = <0x113 0x0f 0x113 0x13>;
				assigned-clock-parents = <0x38 0x01 0x38 0x02>;
				operating-points-v2 = <0x11b>;
				power-domains = <0x3b 0x06>;
				phys = <0x38 0x01>;
				phy-names = "dp";
				#sound-dai-cells = <0x00>;
				status = "okay";
				phandle = <0x270>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0x11c>;
							phandle = <0x116>;
						};
					};

					port@1 {
						reg = <0x01>;

						endpoint {
							data-lanes = <0x00 0x01 0x02 0x03>;
							remote-endpoint = <0x11d>;
							link-frequencies = <0x00 0x608f3d00 0x00 0xa0eebb00 0x01 0x41dd7600 0x01 0xe2cc3100>;
							phandle = <0xb7>;
						};
					};
				};

				opp-table {
					compatible = "operating-points-v2";
					phandle = <0x11b>;

					opp-160000000 {
						opp-hz = <0x00 0x9896800>;
						required-opps = <0x2f>;
					};

					opp-270000000 {
						opp-hz = <0x00 0x1017df80>;
						required-opps = <0x30>;
					};

					opp-540000000 {
						opp-hz = <0x00 0x202fbf00>;
						required-opps = <0xf3>;
					};

					opp-810000000 {
						opp-hz = <0x00 0x30479e80>;
						required-opps = <0xc4>;
					};
				};
			};

			displayport-controller@ae98000 {
				compatible = "qcom,x1e80100-dp";
				reg = <0x00 0xae98000 0x00 0x200 0x00 0xae98200 0x00 0x200 0x00 0xae98400 0x00 0x600 0x00 0xae99000 0x00 0x400 0x00 0xae99400 0x00 0x400>;
				interrupts-extended = <0x114 0x0d>;
				clocks = <0x113 0x02 0x113 0x17 0x113 0x19 0x113 0x1c 0x113 0x1d>;
				clock-names = "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", "stream_pixel";
				assigned-clocks = <0x113 0x1a 0x113 0x1e>;
				assigned-clock-parents = <0x39 0x01 0x39 0x02>;
				operating-points-v2 = <0x11e>;
				power-domains = <0x3b 0x06>;
				phys = <0x39 0x01>;
				phy-names = "dp";
				#sound-dai-cells = <0x00>;
				status = "okay";
				phandle = <0x271>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0x11f>;
							phandle = <0x117>;
						};
					};

					port@1 {
						reg = <0x01>;

						endpoint {
							data-lanes = <0x00 0x01 0x02 0x03>;
							remote-endpoint = <0x120>;
							link-frequencies = <0x00 0x608f3d00 0x00 0xa0eebb00 0x01 0x41dd7600 0x01 0xe2cc3100>;
							phandle = <0xbc>;
						};
					};
				};

				opp-table {
					compatible = "operating-points-v2";
					phandle = <0x11e>;

					opp-160000000 {
						opp-hz = <0x00 0x9896800>;
						required-opps = <0x2f>;
					};

					opp-270000000 {
						opp-hz = <0x00 0x1017df80>;
						required-opps = <0x30>;
					};

					opp-540000000 {
						opp-hz = <0x00 0x202fbf00>;
						required-opps = <0xf3>;
					};

					opp-810000000 {
						opp-hz = <0x00 0x30479e80>;
						required-opps = <0xc4>;
					};
				};
			};

			displayport-controller@ae9a000 {
				compatible = "qcom,x1e80100-dp";
				reg = <0x00 0xae9a000 0x00 0x200 0x00 0xae9a200 0x00 0x200 0x00 0xae9a400 0x00 0x600 0x00 0xae9b000 0x00 0x400 0x00 0xae9b400 0x00 0x400>;
				interrupts-extended = <0x114 0x0e>;
				clocks = <0x113 0x02 0x113 0x22 0x113 0x24 0x113 0x27 0x113 0x28>;
				clock-names = "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", "stream_pixel";
				assigned-clocks = <0x113 0x25 0x113 0x29>;
				assigned-clock-parents = <0x3a 0x01 0x3a 0x02>;
				operating-points-v2 = <0x121>;
				power-domains = <0x3b 0x06>;
				phys = <0x3a 0x01>;
				phy-names = "dp";
				#sound-dai-cells = <0x00>;
				status = "disabled";
				phandle = <0x272>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0x122>;
							phandle = <0x119>;
						};
					};

					port@1 {
						reg = <0x01>;

						endpoint {
							data-lanes = <0x00 0x01 0x02 0x03>;
							remote-endpoint = <0x123>;
							phandle = <0xbe>;
						};
					};
				};

				opp-table {
					compatible = "operating-points-v2";
					phandle = <0x121>;

					opp-160000000 {
						opp-hz = <0x00 0x9896800>;
						required-opps = <0x2f>;
					};

					opp-270000000 {
						opp-hz = <0x00 0x1017df80>;
						required-opps = <0x30>;
					};

					opp-540000000 {
						opp-hz = <0x00 0x202fbf00>;
						required-opps = <0xf3>;
					};

					opp-810000000 {
						opp-hz = <0x00 0x30479e80>;
						required-opps = <0xc4>;
					};
				};
			};

			displayport-controller@aea0000 {
				compatible = "qcom,x1e80100-dp";
				reg = <0x00 0xaea0000 0x00 0x200 0x00 0xaea0200 0x00 0x200 0x00 0xaea0400 0x00 0x600 0x00 0xaea1000 0x00 0x400 0x00 0xaea1400 0x00 0x400>;
				interrupts-extended = <0x114 0x0f>;
				clocks = <0x113 0x02 0x113 0x2d 0x113 0x2f 0x113 0x32 0x113 0x33>;
				clock-names = "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", "stream_pixel";
				assigned-clocks = <0x113 0x30 0x113 0x34>;
				assigned-clock-parents = <0x124 0x00 0x124 0x01>;
				operating-points-v2 = <0x125>;
				power-domains = <0x3b 0x06>;
				phys = <0x124>;
				phy-names = "dp";
				status = "okay";
				phandle = <0x273>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0x126>;
							phandle = <0x118>;
						};
					};

					port@1 {
						reg = <0x01>;

						endpoint {
							data-lanes = <0x00 0x01 0x02 0x03>;
							link-frequencies = <0x00 0x608f3d00 0x00 0xa0eebb00 0x01 0x41dd7600 0x01 0xe2cc3100>;
							remote-endpoint = <0x127>;
							phandle = <0x12a>;
						};
					};
				};

				opp-table {
					compatible = "operating-points-v2";
					phandle = <0x125>;

					opp-160000000 {
						opp-hz = <0x00 0x9896800>;
						required-opps = <0x2f>;
					};

					opp-270000000 {
						opp-hz = <0x00 0x1017df80>;
						required-opps = <0x30>;
					};

					opp-540000000 {
						opp-hz = <0x00 0x202fbf00>;
						required-opps = <0xf3>;
					};

					opp-810000000 {
						opp-hz = <0x00 0x30479e80>;
						required-opps = <0xc4>;
					};
				};

				aux-bus {

					panel {
						compatible = "edp-panel";
						enable-gpios = <0x60 0x4a 0x00>;
						power-supply = <0x128>;
						pinctrl-0 = <0x129>;
						pinctrl-names = "default";

						port {

							endpoint {
								remote-endpoint = <0x12a>;
								phandle = <0x127>;
							};
						};
					};
				};
			};
		};

		phy@aec2a00 {
			compatible = "qcom,x1e80100-dp-phy";
			reg = <0x00 0xaec2a00 0x00 0x19c 0x00 0xaec2200 0x00 0xec 0x00 0xaec2600 0x00 0xec 0x00 0xaec2000 0x00 0x1c8>;
			clocks = <0x113 0x22 0x113 0x02>;
			clock-names = "aux", "cfg_ahb";
			power-domains = <0x3b 0x08>;
			#clock-cells = <0x01>;
			#phy-cells = <0x00>;
			status = "disabled";
			phandle = <0x274>;
		};

		phy@aec5a00 {
			compatible = "qcom,x1e80100-dp-phy";
			reg = <0x00 0xaec5a00 0x00 0x19c 0x00 0xaec5200 0x00 0xec 0x00 0xaec5600 0x00 0xec 0x00 0xaec5000 0x00 0x1c8>;
			clocks = <0x113 0x2d 0x113 0x02>;
			clock-names = "aux", "cfg_ahb";
			power-domains = <0x3b 0x08>;
			#clock-cells = <0x01>;
			#phy-cells = <0x00>;
			status = "okay";
			vdda-phy-supply = <0xb1>;
			vdda-pll-supply = <0xb2>;
			phandle = <0x124>;
		};

		clock-controller@af00000 {
			compatible = "qcom,x1e80100-dispcc";
			reg = <0x00 0xaf00000 0x00 0x20000>;
			clocks = <0x32 0x112 0x3d 0x25 0x33 0x00 0x00 0x00 0x00 0x38 0x01 0x38 0x02 0x39 0x01 0x39 0x02 0x3a 0x01 0x3a 0x02 0x124 0x00 0x124 0x01>;
			power-domains = <0x3b 0x06>;
			required-opps = <0x2f>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			#power-domain-cells = <0x01>;
			phandle = <0x113>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,x1e80100-pdc", "qcom,pdc";
			reg = <0x00 0xb220000 0x00 0x30000 0x00 0x174000f0 0x00 0x64>;
			qcom,pdc-ranges = <0x00 0x1e0 0x2a 0x2a 0xfb 0x05 0x2f 0x20a 0x34 0x63 0x261 0x20 0x83 0x2cd 0x0c 0x8f 0x330 0x13>;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x01>;
			interrupt-controller;
			phandle = <0xb0>;
		};

		power-management@c300000 {
			compatible = "qcom,x1e80100-aoss-qmp", "qcom,aoss-qmp";
			reg = <0x00 0xc300000 0x00 0x400>;
			interrupt-parent = <0x31>;
			interrupts-extended = <0x31 0x00 0x00 0x01>;
			mboxes = <0x31 0x00 0x00>;
			#clock-cells = <0x00>;
			phandle = <0xd2>;
		};

		sram@c3f0000 {
			compatible = "qcom,rpmh-stats";
			reg = <0x00 0xc3f0000 0x00 0x400>;
		};

		arbiter@c400000 {
			compatible = "qcom,x1e80100-spmi-pmic-arb";
			reg = <0x00 0xc400000 0x00 0x3000 0x00 0xc500000 0x00 0x400000 0x00 0xc440000 0x00 0x80000>;
			reg-names = "core", "chnls", "obsrvr";
			qcom,ee = <0x00>;
			qcom,channel = <0x00>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			phandle = <0x275>;

			spmi@c42d000 {
				reg = <0x00 0xc42d000 0x00 0x4000 0x00 0xc4c0000 0x00 0x10000>;
				reg-names = "cnfg", "intr";
				interrupt-names = "periph_irq";
				interrupts-extended = <0xb0 0x01 0x04>;
				interrupt-controller;
				#interrupt-cells = <0x04>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				phandle = <0x276>;

				pmic@0 {
					compatible = "qcom,pm8550", "qcom,spmi-pmic";
					reg = <0x00 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x277>;

					pon@1300 {
						compatible = "qcom,pmk8350-pon";
						reg = <0x1300 0x800>;
						reg-names = "hlos", "pbs";
						phandle = <0x278>;

						pwrkey {
							compatible = "qcom,pmk8350-pwrkey";
							interrupts = <0x00 0x13 0x07 0x03>;
							linux,code = <0x74>;
							phandle = <0x279>;
						};

						resin {
							compatible = "qcom,pmk8350-resin";
							interrupts = <0x00 0x13 0x06 0x03>;
							status = "disabled";
							phandle = <0x27a>;
						};
					};

					rtc@6100 {
						compatible = "qcom,pmk8350-rtc";
						reg = <0x6100 0x6200>;
						reg-names = "rtc", "alarm";
						interrupts = <0x00 0x62 0x01 0x01>;
						qcom,no-alarm;
						qcom,uefi-rtc-info;
						phandle = <0x27b>;
					};

					nvram@7100 {
						compatible = "qcom,spmi-sdam";
						reg = <0x7100>;
						#address-cells = <0x01>;
						#size-cells = <0x01>;
						ranges = <0x00 0x7100 0x100>;
						phandle = <0x27c>;

						reboot-reason@48 {
							reg = <0x48 0x01>;
							bits = <0x01 0x07>;
							phandle = <0x27d>;
						};
					};

					gpio@8800 {
						compatible = "qcom,pmk8550-gpio", "qcom,spmi-gpio";
						reg = <0xb800>;
						gpio-controller;
						gpio-ranges = <0x12b 0x00 0x00 0x06>;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						phandle = <0x12b>;
					};

					pwm {
						compatible = "qcom,pmk8550-pwm";
						#pwm-cells = <0x02>;
						status = "disabled";
						phandle = <0x27e>;
					};
				};

				pmic@1 {
					compatible = "qcom,pm8550", "qcom,spmi-pmic";
					reg = <0x01 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x27f>;

					temp-alarm@a00 {
						compatible = "qcom,spmi-temp-alarm";
						reg = <0xa00>;
						interrupts = <0x01 0x0a 0x00 0x03>;
						#thermal-sensor-cells = <0x00>;
						phandle = <0x1bb>;
					};

					gpio@8800 {
						compatible = "qcom,pm8550-gpio", "qcom,spmi-gpio";
						reg = <0x8800>;
						gpio-controller;
						gpio-ranges = <0x92 0x00 0x00 0x0c>;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						phandle = <0x92>;

						rtmr0-reset-n-active-state {
							pins = "gpio10";
							function = "normal";
							power-source = <0x01>;
							bias-disable;
							input-disable;
							output-enable;
							phandle = <0x93>;
						};

						usb0-3p3-reg-en-state {
							pins = "gpio11";
							function = "normal";
							power-source = <0x01>;
							bias-disable;
							input-disable;
							output-enable;
							phandle = <0x1df>;
						};
					};

					led-controller@ee00 {
						compatible = "qcom,pm8550-flash-led", "qcom,spmi-flash-led";
						reg = <0xee00>;
						status = "disabled";
						phandle = <0x280>;
					};

					pwm {
						compatible = "qcom,pm8550-pwm", "qcom,pm8350c-pwm";
						#pwm-cells = <0x02>;
						status = "disabled";
						phandle = <0x281>;
					};
				};

				pmic@2 {
					compatible = "qcom,pm8550", "qcom,spmi-pmic";
					reg = <0x02 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x282>;

					temp-alarm@a00 {
						compatible = "qcom,spmi-temp-alarm";
						reg = <0xa00>;
						interrupts = <0x02 0x0a 0x00 0x03>;
						#thermal-sensor-cells = <0x00>;
						phandle = <0x1bc>;
					};

					gpio@8800 {
						compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
						reg = <0x8800>;
						gpio-controller;
						gpio-ranges = <0x12c 0x00 0x00 0x08>;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						phandle = <0x12c>;
					};
				};

				pmic@3 {
					compatible = "qcom,pmc8380", "qcom,spmi-pmic";
					reg = <0x03 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x283>;

					temp-alarm@a00 {
						compatible = "qcom,spmi-temp-alarm";
						reg = <0xa00>;
						interrupts = <0x03 0x0a 0x00 0x03>;
						#thermal-sensor-cells = <0x00>;
						phandle = <0x1bd>;
					};

					gpio@8800 {
						compatible = "qcom,pmc8380-gpio", "qcom,spmi-gpio";
						reg = <0x8800>;
						gpio-controller;
						gpio-ranges = <0x12d 0x00 0x00 0x0a>;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						phandle = <0x12d>;
					};
				};

				pmic@4 {
					compatible = "qcom,pmc8380", "qcom,spmi-pmic";
					reg = <0x04 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x284>;

					temp-alarm@a00 {
						compatible = "qcom,spmi-temp-alarm";
						reg = <0xa00>;
						interrupts = <0x04 0x0a 0x00 0x03>;
						#thermal-sensor-cells = <0x00>;
						phandle = <0x1be>;
					};

					gpio@8800 {
						compatible = "qcom,pmc8380-gpio", "qcom,spmi-gpio";
						reg = <0x8800>;
						gpio-controller;
						gpio-ranges = <0x12e 0x00 0x00 0x0a>;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						phandle = <0x12e>;
					};
				};

				pmic@5 {
					compatible = "qcom,pmc8380", "qcom,spmi-pmic";
					reg = <0x05 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x285>;

					temp-alarm@a00 {
						compatible = "qcom,spmi-temp-alarm";
						reg = <0xa00>;
						interrupts = <0x05 0x0a 0x00 0x03>;
						#thermal-sensor-cells = <0x00>;
						phandle = <0x1bf>;
					};

					gpio@8800 {
						compatible = "qcom,pmc8380-gpio", "qcom,spmi-gpio";
						reg = <0x8800>;
						gpio-controller;
						gpio-ranges = <0x12f 0x00 0x00 0x0a>;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						phandle = <0x12f>;

						usb0-pwr-1p15-reg-en-state {
							pins = "gpio8";
							function = "normal";
							power-source = <0x01>;
							bias-disable;
							input-disable;
							output-enable;
							phandle = <0x1dd>;
						};
					};
				};

				pmic@6 {
					compatible = "qcom,pmc8380", "qcom,spmi-pmic";
					reg = <0x06 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x286>;

					temp-alarm@a00 {
						compatible = "qcom,spmi-temp-alarm";
						reg = <0xa00>;
						interrupts = <0x06 0x0a 0x00 0x03>;
						#thermal-sensor-cells = <0x00>;
						phandle = <0x1c0>;
					};

					gpio@8800 {
						compatible = "qcom,pmc8380-gpio", "qcom,spmi-gpio";
						reg = <0x8800>;
						gpio-controller;
						gpio-ranges = <0x130 0x00 0x00 0x0a>;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						phandle = <0x130>;
					};
				};

				pmic@8 {
					compatible = "qcom,pm8550", "qcom,spmi-pmic";
					reg = <0x08 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x287>;

					temp-alarm@a00 {
						compatible = "qcom,spmi-temp-alarm";
						reg = <0xa00>;
						interrupts = <0x08 0x0a 0x00 0x03>;
						#thermal-sensor-cells = <0x00>;
						phandle = <0x1c1>;
					};

					gpio@8800 {
						compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
						reg = <0x8800>;
						gpio-controller;
						gpio-ranges = <0x131 0x00 0x00 0x08>;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						phandle = <0x131>;
					};
				};

				pmic@9 {
					compatible = "qcom,pm8550", "qcom,spmi-pmic";
					reg = <0x09 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x288>;

					temp-alarm@a00 {
						compatible = "qcom,spmi-temp-alarm";
						reg = <0xa00>;
						interrupts = <0x09 0x0a 0x00 0x03>;
						#thermal-sensor-cells = <0x00>;
						phandle = <0x1c2>;
					};

					gpio@8800 {
						compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
						reg = <0x8800>;
						gpio-controller;
						gpio-ranges = <0x132 0x00 0x00 0x08>;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						phandle = <0x132>;

						usb0-1p8-reg-en-state {
							pins = "gpio8";
							function = "normal";
							power-source = <0x01>;
							bias-disable;
							input-disable;
							output-enable;
							phandle = <0x1de>;
						};
					};
				};

				pmic@c {
					compatible = "qcom,pm8010", "qcom,spmi-pmic";
					reg = <0x0c 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					status = "disabled";
					phandle = <0x289>;

					temp-alarm@2400 {
						compatible = "qcom,spmi-temp-alarm";
						reg = <0x2400>;
						interrupts = <0x0c 0x24 0x00 0x03>;
						#thermal-sensor-cells = <0x00>;
						phandle = <0x1c3>;
					};
				};
			};

			spmi@c432000 {
				reg = <0x00 0xc432000 0x00 0x4000 0x00 0xc4d0000 0x00 0x10000>;
				reg-names = "cnfg", "intr";
				interrupt-names = "periph_irq";
				interrupts-extended = <0xb0 0x03 0x04>;
				interrupt-controller;
				#interrupt-cells = <0x04>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				phandle = <0x28a>;

				pmic@7 {
					compatible = "qcom,smb2360", "qcom,spmi-pmic";
					reg = <0x07 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					status = "okay";
					phandle = <0x28b>;

					phy@fd00 {
						compatible = "qcom,smb2360-eusb2-repeater";
						reg = <0xfd00>;
						#phy-cells = <0x00>;
						vdd18-supply = <0x133>;
						vdd3-supply = <0x134>;
						phandle = <0xb3>;
					};
				};

				pmic@a {
					compatible = "qcom,smb2360", "qcom,spmi-pmic";
					reg = <0x0a 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					status = "okay";
					phandle = <0x28c>;

					phy@fd00 {
						compatible = "qcom,smb2360-eusb2-repeater";
						reg = <0xfd00>;
						#phy-cells = <0x00>;
						vdd18-supply = <0x133>;
						vdd3-supply = <0x135>;
						phandle = <0xb8>;
					};
				};

				pmic@b {
					compatible = "qcom,smb2360", "qcom,spmi-pmic";
					reg = <0x0b 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					status = "disabled";
					phandle = <0x28d>;

					phy@fd00 {
						compatible = "qcom,smb2360-eusb2-repeater";
						reg = <0xfd00>;
						#phy-cells = <0x00>;
						phandle = <0x28e>;
					};
				};

				pmic@c {
					compatible = "qcom,smb2360", "qcom,spmi-pmic";
					reg = <0x0c 0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					status = "disabled";
					phandle = <0x28f>;

					phy@fd00 {
						compatible = "qcom,smb2360-eusb2-repeater";
						reg = <0xfd00>;
						#phy-cells = <0x00>;
						phandle = <0x290>;
					};
				};
			};
		};

		pinctrl@f100000 {
			compatible = "qcom,x1e80100-tlmm";
			reg = <0x00 0xf100000 0x00 0xf00000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			gpio-ranges = <0x60 0x00 0x00 0xef>;
			wakeup-parent = <0xb0>;
			gpio-reserved-ranges = <0x2c 0x04 0x4c 0x04 0xee 0x01>;
			phandle = <0x60>;

			cci0-default-state {
				phandle = <0x109>;

				cci0-i2c0-default-pins {
					pins = "gpio101", "gpio102";
					function = "cci_i2c";
					drive-strength = <0x02>;
					bias-pull-up;
					phandle = <0x291>;
				};

				cci0-i2c1-default-pins {
					pins = "gpio103", "gpio104";
					function = "cci_i2c";
					drive-strength = <0x02>;
					bias-pull-up;
					phandle = <0x292>;
				};
			};

			cci0-sleep-state {
				phandle = <0x10a>;

				cci0-i2c0-sleep-pins {
					pins = "gpio101", "gpio102";
					function = "cci_i2c";
					drive-strength = <0x02>;
					bias-pull-down;
					phandle = <0x293>;
				};

				cci0-i2c1-sleep-pins {
					pins = "gpio103", "gpio104";
					function = "cci_i2c";
					drive-strength = <0x02>;
					bias-pull-down;
					phandle = <0x294>;
				};
			};

			cci1-default-state {
				phandle = <0x10b>;

				cci1-i2c0-default-pins {
					pins = "gpio105", "gpio106";
					function = "cci_i2c";
					drive-strength = <0x02>;
					bias-pull-up;
					phandle = <0x295>;
				};

				cci1-i2c1-default-pins {
					pins = "gpio235", "gpio236";
					function = "aon_cci";
					drive-strength = <0x02>;
					bias-pull-up;
					phandle = <0x296>;
				};
			};

			cci1-sleep-state {
				phandle = <0x10c>;

				cci1-i2c0-sleep-pins {
					pins = "gpio105", "gpio106";
					function = "cci_i2c";
					drive-strength = <0x02>;
					bias-pull-down;
					phandle = <0x297>;
				};

				cci1-i2c1-sleep-pins {
					pins = "gpio235", "gpio236";
					function = "aon_cci";
					drive-strength = <0x02>;
					bias-pull-down;
					phandle = <0x298>;
				};
			};

			qup-i2c0-data-clk-state {
				pins = "gpio0", "gpio1";
				function = "qup0_se0";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x82>;
			};

			qup-i2c1-data-clk-state {
				pins = "gpio4", "gpio5";
				function = "qup0_se1";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x87>;
			};

			qup-i2c2-data-clk-state {
				pins = "gpio8", "gpio9";
				function = "qup0_se2";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x8a>;
			};

			qup-i2c3-data-clk-state {
				pins = "gpio12", "gpio13";
				function = "qup0_se3";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x8e>;
			};

			qup-i2c4-data-clk-state {
				pins = "gpio16", "gpio17";
				function = "qup0_se4";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x99>;
			};

			qup-i2c5-data-clk-state {
				pins = "gpio20", "gpio21";
				function = "qup0_se5";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x9c>;
			};

			qup-i2c6-data-clk-state {
				pins = "gpio24", "gpio25";
				function = "qup0_se6";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0xa3>;
			};

			qup-i2c7-data-clk-state {
				pins = "gpio14", "gpio15";
				function = "qup0_se7";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0xa6>;
			};

			qup-i2c8-data-clk-state {
				pins = "gpio32", "gpio33";
				function = "qup1_se0";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x5f>;
			};

			qup-i2c9-data-clk-state {
				pins = "gpio36", "gpio37";
				function = "qup1_se1";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x64>;
			};

			qup-i2c10-data-clk-state {
				pins = "gpio40", "gpio41";
				function = "qup1_se2";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x67>;
			};

			qup-i2c11-data-clk-state {
				pins = "gpio44", "gpio45";
				function = "qup1_se3";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x6a>;
			};

			qup-i2c12-data-clk-state {
				pins = "gpio48", "gpio49";
				function = "qup1_se4";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x6d>;
			};

			qup-i2c13-data-clk-state {
				pins = "gpio52", "gpio53";
				function = "qup1_se5";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x70>;
			};

			qup-i2c14-data-clk-state {
				pins = "gpio56", "gpio57";
				function = "qup1_se6";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x73>;
			};

			qup-i2c15-data-clk-state {
				pins = "gpio54", "gpio55";
				function = "qup1_se7";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x7e>;
			};

			qup-i2c16-data-clk-state {
				pins = "gpio64", "gpio65";
				function = "qup2_se0";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x42>;
			};

			qup-i2c17-data-clk-state {
				pins = "gpio68", "gpio69";
				function = "qup2_se1";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x46>;
			};

			qup-i2c18-data-clk-state {
				pins = "gpio72", "gpio73";
				function = "qup2_se2";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x49>;
			};

			qup-i2c19-data-clk-state {
				pins = "gpio76", "gpio77";
				function = "qup2_se3";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x4d>;
			};

			qup-i2c20-data-clk-state {
				pins = "gpio80", "gpio81";
				function = "qup2_se4";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x50>;
			};

			qup-i2c21-data-clk-state {
				pins = "gpio84", "gpio85";
				function = "qup2_se5";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x53>;
			};

			qup-i2c22-data-clk-state {
				pins = "gpio88", "gpio89";
				function = "qup2_se6";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x57>;
			};

			qup-i2c23-data-clk-state {
				pins = "gpio86", "gpio87";
				function = "qup2_se7";
				drive-strength = <0x02>;
				bias-pull-up = <0x898>;
				phandle = <0x5a>;
			};

			qup-spi0-cs-state {
				pins = "gpio3";
				function = "qup0_se0";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x86>;
			};

			qup-spi0-data-clk-state {
				pins = "gpio0", "gpio1", "gpio2";
				function = "qup0_se0";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x85>;
			};

			qup-spi1-cs-state {
				pins = "gpio7";
				function = "qup0_se1";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x89>;
			};

			qup-spi1-data-clk-state {
				pins = "gpio4", "gpio5", "gpio6";
				function = "qup0_se1";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x88>;
			};

			qup-spi2-cs-state {
				pins = "gpio11";
				function = "qup0_se2";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x8d>;
			};

			qup-spi2-data-clk-state {
				pins = "gpio8", "gpio9", "gpio10";
				function = "qup0_se2";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x8c>;
			};

			qup-spi3-cs-state {
				pins = "gpio15";
				function = "qup0_se3";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x98>;
			};

			qup-spi3-data-clk-state {
				pins = "gpio12", "gpio13", "gpio14";
				function = "qup0_se3";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x97>;
			};

			qup-spi4-cs-state {
				pins = "gpio19";
				function = "qup0_se4";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x9b>;
			};

			qup-spi4-data-clk-state {
				pins = "gpio16", "gpio17", "gpio18";
				function = "qup0_se4";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x9a>;
			};

			qup-spi5-cs-state {
				pins = "gpio23";
				function = "qup0_se5";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0xa2>;
			};

			qup-spi5-data-clk-state {
				pins = "gpio20", "gpio21", "gpio22";
				function = "qup0_se5";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0xa1>;
			};

			qup-spi6-cs-state {
				pins = "gpio27";
				function = "qup0_se6";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0xa5>;
			};

			qup-spi6-data-clk-state {
				pins = "gpio24", "gpio25", "gpio26";
				function = "qup0_se6";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0xa4>;
			};

			qup-spi7-cs-state {
				pins = "gpio13";
				function = "qup0_se7";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0xaf>;
			};

			qup-spi7-data-clk-state {
				pins = "gpio14", "gpio15", "gpio12";
				function = "qup0_se7";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0xae>;
			};

			qup-spi8-cs-state {
				pins = "gpio35";
				function = "qup1_se0";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x63>;
			};

			qup-spi8-data-clk-state {
				pins = "gpio32", "gpio33", "gpio34";
				function = "qup1_se0";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x62>;
			};

			qup-spi9-cs-state {
				pins = "gpio39";
				function = "qup1_se1";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x66>;
			};

			qup-spi9-data-clk-state {
				pins = "gpio36", "gpio37", "gpio38";
				function = "qup1_se1";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x65>;
			};

			qup-spi10-cs-state {
				pins = "gpio43";
				function = "qup1_se2";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x69>;
			};

			qup-spi10-data-clk-state {
				pins = "gpio40", "gpio41", "gpio42";
				function = "qup1_se2";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x68>;
			};

			qup-spi11-cs-state {
				pins = "gpio47";
				function = "qup1_se3";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x6c>;
			};

			qup-spi11-data-clk-state {
				pins = "gpio44", "gpio45", "gpio46";
				function = "qup1_se3";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x6b>;
			};

			qup-spi12-cs-state {
				pins = "gpio51";
				function = "qup1_se4";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x6f>;
			};

			qup-spi12-data-clk-state {
				pins = "gpio48", "gpio49", "gpio50";
				function = "qup1_se4";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x6e>;
			};

			qup-spi13-cs-state {
				pins = "gpio55";
				function = "qup1_se5";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x72>;
			};

			qup-spi13-data-clk-state {
				pins = "gpio52", "gpio53", "gpio54";
				function = "qup1_se5";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x71>;
			};

			qup-spi14-cs-state {
				pins = "gpio59";
				function = "qup1_se6";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x75>;
			};

			qup-spi14-data-clk-state {
				pins = "gpio56", "gpio57", "gpio58";
				function = "qup1_se6";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x74>;
			};

			qup-spi15-cs-state {
				pins = "gpio53";
				function = "qup1_se7";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x80>;
			};

			qup-spi15-data-clk-state {
				pins = "gpio54", "gpio55", "gpio52";
				function = "qup1_se7";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x7f>;
			};

			qup-spi16-cs-state {
				pins = "gpio67";
				function = "qup2_se0";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x45>;
			};

			qup-spi16-data-clk-state {
				pins = "gpio64", "gpio65", "gpio66";
				function = "qup2_se0";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x44>;
			};

			qup-spi17-cs-state {
				pins = "gpio71";
				function = "qup2_se1";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x48>;
			};

			qup-spi17-data-clk-state {
				pins = "gpio68", "gpio69", "gpio70";
				function = "qup2_se1";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x47>;
			};

			qup-spi18-cs-state {
				pins = "gpio75";
				function = "qup2_se2";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x4c>;
			};

			qup-spi18-data-clk-state {
				pins = "gpio72", "gpio73", "gpio74";
				function = "qup2_se2";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x4b>;
			};

			qup-spi19-cs-state {
				pins = "gpio79";
				function = "qup2_se3";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x4f>;
			};

			qup-spi19-data-clk-state {
				pins = "gpio76", "gpio77", "gpio78";
				function = "qup2_se3";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x4e>;
			};

			qup-spi20-cs-state {
				pins = "gpio83";
				function = "qup2_se4";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x52>;
			};

			qup-spi20-data-clk-state {
				pins = "gpio80", "gpio81", "gpio82";
				function = "qup2_se4";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x51>;
			};

			qup-spi21-cs-state {
				pins = "gpio87";
				function = "qup2_se5";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x55>;
			};

			qup-spi21-data-clk-state {
				pins = "gpio84", "gpio85", "gpio86";
				function = "qup2_se5";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x54>;
			};

			qup-spi22-cs-state {
				pins = "gpio91";
				function = "qup2_se6";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x59>;
			};

			qup-spi22-data-clk-state {
				pins = "gpio88", "gpio89", "gpio90";
				function = "qup2_se6";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x58>;
			};

			qup-spi23-cs-state {
				pins = "gpio85";
				function = "qup2_se7";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x5c>;
			};

			qup-spi23-data-clk-state {
				pins = "gpio86", "gpio87", "gpio84";
				function = "qup2_se7";
				drive-strength = <0x06>;
				bias-disable;
				phandle = <0x5b>;
			};

			qup-uart2-default-state {
				phandle = <0x8b>;

				cts-pins {
					pins = "gpio8";
					function = "qup0_se2";
					drive-strength = <0x02>;
					bias-disable;
				};

				rts-pins {
					pins = "gpio9";
					function = "qup0_se2";
					drive-strength = <0x02>;
					bias-disable;
				};

				tx-pins {
					pins = "gpio10";
					function = "qup0_se2";
					drive-strength = <0x02>;
					bias-disable;
				};

				rx-pins {
					pins = "gpio11";
					function = "qup0_se2";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qup-uart14-default-state {
				phandle = <0x76>;

				cts-pins {
					pins = "gpio56";
					function = "qup1_se6";
					bias-bus-hold;
				};

				rts-pins {
					pins = "gpio57";
					function = "qup1_se6";
					drive-strength = <0x02>;
					bias-disable;
				};

				tx-pins {
					pins = "gpio58";
					function = "qup1_se6";
					drive-strength = <0x02>;
					bias-disable;
				};

				rx-pins {
					pins = "gpio59";
					function = "qup1_se6";
					bias-pull-up;
				};
			};

			qup-uart21-default-state {
				phandle = <0x56>;

				tx-pins {
					pins = "gpio86";
					function = "qup2_se5";
					drive-strength = <0x02>;
					bias-disable;
				};

				rx-pins {
					pins = "gpio87";
					function = "qup2_se5";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			sdc2-default-state {
				phandle = <0xed>;

				clk-pins {
					pins = "sdc2_clk";
					drive-strength = <0x10>;
					bias-disable;
				};

				cmd-pins {
					pins = "sdc2_cmd";
					drive-strength = <0x0a>;
					bias-pull-up;
				};

				data-pins {
					pins = "sdc2_data";
					drive-strength = <0x0a>;
					bias-pull-up;
				};
			};

			sdc2-sleep-state {
				phandle = <0xef>;

				clk-pins {
					pins = "sdc2_clk";
					drive-strength = <0x02>;
					bias-disable;
				};

				cmd-pins {
					pins = "sdc2_cmd";
					drive-strength = <0x02>;
					bias-pull-up;
				};

				data-pins {
					pins = "sdc2_data";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			cam-rgb-default-state {
				phandle = <0x299>;

				mclk-pins {
					pins = "gpio100";
					function = "cam_aon";
					drive-strength = <0x10>;
					bias-disable;
				};

				reset-n-pins {
					pins = "gpio237";
					function = "gpio";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cam-indicator-en-state {
				pins = "gpio110";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0x1ce>;
			};

			cam-ldo-en-state {
				pins = "gpio91";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0x1da>;
			};

			edp-bl-en-state {
				pins = "gpio74";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0x129>;
			};

			edp-reg-en-state {
				pins = "gpio70";
				function = "gpio";
				drive-strength = <0x10>;
				bias-disable;
				phandle = <0x1db>;
			};

			eusb3-reset-n-state {
				pins = "gpio6";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				output-low;
				phandle = <0x9f>;
			};

			eusb5-reset-n-state {
				pins = "gpio184";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				output-low;
				phandle = <0xa0>;
			};

			hall-int-n-state {
				pins = "gpio92";
				function = "gpio";
				bias-disable;
				phandle = <0x1c7>;
			};

			kybd-default-state {
				pins = "gpio67";
				function = "gpio";
				bias-pull-up;
				phandle = <0x83>;
			};

			nvme-reg-en-state {
				pins = "gpio18";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0x1dc>;
			};

			pcie4-default-state {
				phandle = <0xc8>;

				clkreq-n-pins {
					pins = "gpio147";
					function = "pcie4_clk";
					drive-strength = <0x02>;
					bias-pull-up;
				};

				perst-n-pins {
					pins = "gpio146";
					function = "gpio";
					drive-strength = <0x02>;
					bias-disable;
				};

				wake-n-pins {
					pins = "gpio148";
					function = "gpio";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			pcie6a-default-state {
				phandle = <0xc6>;

				clkreq-n-pins {
					pins = "gpio153";
					function = "pcie6a_clk";
					drive-strength = <0x02>;
					bias-pull-up;
				};

				perst-n-pins {
					pins = "gpio152";
					function = "gpio";
					drive-strength = <0x02>;
					bias-disable;
				};

				wake-n-pins {
					pins = "gpio154";
					function = "gpio";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			rtmr1-reset-n-active-state {
				pins = "gpio176";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0xaa>;
			};

			sdc2-card-det-state {
				pins = "gpio71";
				function = "gpio";
				drive-strength = <0x02>;
				bias-pull-up;
				phandle = <0xee>;
			};

			tpad-default-state {
				phandle = <0x84>;

				disable-pins {
					pins = "gpio38";
					function = "gpio";
					output-high;
				};

				int-n-pins {
					pins = "gpio3";
					function = "gpio";
					bias-pull-up;
				};

				reset-n-pins {
					pins = "gpio52";
					function = "gpio";
					bias-disable;
				};
			};

			ts0-default-state {
				phandle = <0x61>;

				disable-pins {
					pins = "gpio75";
					function = "gpio";
					output-high;
				};

				int-n-pins {
					pins = "gpio51";
					function = "gpio";
					bias-pull-up;
				};

				reset-n-pins {
					pins = "gpio48";
					function = "gpio";
					output-low;
					drive-strength = <0x02>;
				};
			};

			usb1-pwr-1p15-reg-en-state {
				pins = "gpio188";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0x1e0>;
			};

			usb1-pwr-1p8-reg-en-state {
				pins = "gpio175";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0x1e1>;
			};

			usb1-pwr-3p3-reg-en-state {
				pins = "gpio186";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0x1e2>;
			};

			wcd-reset-n-active-state {
				pins = "gpio191";
				function = "gpio";
				drive-strength = <0x10>;
				bias-disable;
				output-low;
				phandle = <0x1c4>;
			};

			wcn-sw-en-state {
				pins = "gpio214";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0x1e3>;
			};

			wcn-wlan-bt-en-state {
				pins = "gpio116", "gpio117";
				function = "gpio";
				drive-strength = <0x02>;
				bias-disable;
				phandle = <0x1e7>;
			};
		};

		stm@10002000 {
			compatible = "arm,coresight-stm", "arm,primecell";
			reg = <0x00 0x10002000 0x00 0x1000 0x00 0x16280000 0x00 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x13d>;
					};
				};
			};
		};

		tpdm@10003000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10003000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;
			status = "disabled";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x137>;
						phandle = <0x138>;
					};
				};
			};
		};

		tpda@10004000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x00 0x10004000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x138>;
						phandle = <0x137>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x13b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x13c>;
					};
				};
			};
		};

		tpdm@1000f000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x1000f000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x139>;
					};
				};
			};
		};

		funnel@10041000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10041000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x13a>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x13d>;
						phandle = <0x136>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13e>;
						phandle = <0x143>;
					};
				};
			};
		};

		funnel@10042000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10042000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x13f>;
						phandle = <0x189>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x140>;
						phandle = <0x153>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x141>;
						phandle = <0x17b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x142>;
						phandle = <0x144>;
					};
				};
			};
		};

		funnel@10045000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10045000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x13e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x144>;
						phandle = <0x142>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x145>;
						phandle = <0x156>;
					};
				};
			};
		};

		tpdm@10800000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10800000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x17f>;
					};
				};
			};
		};

		tpdm@1082c000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x1082c000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,dsb-element-bits = <0x20>;
			qcom,dsb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x147>;
						phandle = <0x174>;
					};
				};
			};
		};

		tpdm@10841000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10841000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x172>;
					};
				};
			};
		};

		tpdm@10844000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10844000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,dsb-element-bits = <0x20>;
			qcom,dsb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0x14a>;
					};
				};
			};
		};

		funnel@10846000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10846000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x14a>;
						phandle = <0x149>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x171>;
					};
				};
			};
		};

		cti@1098b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x00 0x1098b000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
		};

		tpdm@109d0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x109d0000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,dsb-element-bits = <0x20>;
			qcom,dsb-msrs-num = <0x20>;
			status = "disabled";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x173>;
					};
				};
			};
		};

		tpdm@10ac0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10ac0000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,dsb-element-bits = <0x20>;
			qcom,dsb-msrs-num = <0x20>;
			status = "disabled";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14d>;
						phandle = <0x14f>;
					};
				};
			};
		};

		tpdm@10ac1000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10ac1000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14e>;
						phandle = <0x150>;
					};
				};
			};
		};

		tpda@10ac4000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x00 0x10ac4000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x14f>;
						phandle = <0x14d>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x150>;
						phandle = <0x14e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x152>;
					};
				};
			};
		};

		funnel@10ac5000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10ac5000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x152>;
						phandle = <0x151>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x140>;
					};
				};
			};
		};

		funnel@10b04000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10b04000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x154>;
						phandle = <0x16b>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x155>;
						phandle = <0x161>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x156>;
						phandle = <0x145>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x157>;
						phandle = <0x158>;
					};
				};
			};
		};

		tmc@10b05000 {
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x00 0x10b05000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			phandle = <0x29a>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x158>;
						phandle = <0x157>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x15a>;
					};
				};
			};
		};

		replicator@10b06000 {
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			reg = <0x00 0x10b06000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x159>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15b>;
						phandle = <0x20>;
					};
				};
			};
		};

		tpda@10b08000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x00 0x10b08000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15c>;
						phandle = <0x162>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x15d>;
						phandle = <0x163>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x15e>;
						phandle = <0x164>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x15f>;
						phandle = <0x165>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x160>;
						phandle = <0x166>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x161>;
						phandle = <0x155>;
					};
				};
			};
		};

		tpdm@10b09000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10b09000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x162>;
						phandle = <0x15c>;
					};
				};
			};
		};

		tpdm@10b0a000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10b0a000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x163>;
						phandle = <0x15d>;
					};
				};
			};
		};

		tpdm@10b0b000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10b0b000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x164>;
						phandle = <0x15e>;
					};
				};
			};
		};

		tpdm@10b0c000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10b0c000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x165>;
						phandle = <0x15f>;
					};
				};
			};
		};

		tpdm@10b0d000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10b0d000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,dsb-element-bits = <0x20>;
			qcom,dsb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x166>;
						phandle = <0x160>;
					};
				};
			};
		};

		tpdm@10b20000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10b20000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,dsb-element-bits = <0x20>;
			qcom,dsb-msrs-num = <0x20>;
			status = "disabled";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x167>;
						phandle = <0x168>;
					};
				};
			};
		};

		tpda@10b23000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x00 0x10b23000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			status = "disabled";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x168>;
						phandle = <0x167>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x169>;
						phandle = <0x16a>;
					};
				};
			};
		};

		funnel@10b24000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10b24000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			status = "disabled";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x16a>;
						phandle = <0x169>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16b>;
						phandle = <0x154>;
					};
				};
			};
		};

		tpdm@10c08000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10c08000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,dsb-element-bits = <0x20>;
			qcom,dsb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16c>;
						phandle = <0x16d>;
					};
				};
			};
		};

		funnel@10c0b000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10c0b000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x16d>;
						phandle = <0x16c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16e>;
						phandle = <0x17e>;
					};
				};
			};
		};

		tpdm@10c28000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10c28000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,dsb-element-bits = <0x20>;
			qcom,dsb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16f>;
						phandle = <0x175>;
					};
				};
			};
		};

		tpdm@10c29000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10c29000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x170>;
						phandle = <0x176>;
					};
				};
			};
		};

		tpda@10c2b000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x00 0x10c2b000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x171>;
						phandle = <0x14b>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x172>;
						phandle = <0x148>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x173>;
						phandle = <0x14c>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x174>;
						phandle = <0x147>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x175>;
						phandle = <0x16f>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x176>;
						phandle = <0x170>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x177>;
						phandle = <0x178>;
					};
				};
			};
		};

		funnel@10c2c000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10c2c000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x178>;
						phandle = <0x177>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x179>;
						phandle = <0x184>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x17a>;
						phandle = <0x18b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17b>;
						phandle = <0x141>;
					};
				};
			};
		};

		tpdm@10c38000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10c38000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17c>;
						phandle = <0x180>;
					};
				};
			};
		};

		tpdm@10c39000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10c39000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17d>;
						phandle = <0x181>;
					};
				};
			};
		};

		tpda@10c3c000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x00 0x10c3c000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x17e>;
						phandle = <0x16e>;
					};
				};

				port@f {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0x17f>;
						phandle = <0x146>;
					};
				};

				port@10 {
					reg = <0x10>;

					endpoint {
						remote-endpoint = <0x180>;
						phandle = <0x17c>;
					};
				};

				port@11 {
					reg = <0x11>;

					endpoint {
						remote-endpoint = <0x181>;
						phandle = <0x17d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x182>;
						phandle = <0x183>;
					};
				};
			};
		};

		funnel@10c3d000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10c3d000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x183>;
						phandle = <0x182>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x184>;
						phandle = <0x179>;
					};
				};
			};
		};

		tpdm@10cc1000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10cc1000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x40>;
			qcom,cmb-msrs-num = <0x20>;
			qcom,dsb-element-bits = <0x20>;
			qcom,dsb-msrs-num = <0x20>;
			status = "disabled";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x185>;
						phandle = <0x186>;
					};
				};
			};
		};

		tpda@10cc4000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x00 0x10cc4000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x186>;
						phandle = <0x185>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x187>;
						phandle = <0x188>;
					};
				};
			};
		};

		funnel@10cc5000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10cc5000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x188>;
						phandle = <0x187>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x189>;
						phandle = <0x13f>;
					};
				};
			};
		};

		funnel@10d04000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10d04000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x18a>;
						phandle = <0x19e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18b>;
						phandle = <0x17a>;
					};
				};
			};
		};

		tpdm@10d08000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10d08000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18c>;
						phandle = <0x194>;
					};
				};
			};
		};

		tpdm@10d09000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10d09000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18d>;
						phandle = <0x195>;
					};
				};
			};
		};

		tpdm@10d0a000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10d0a000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18e>;
						phandle = <0x196>;
					};
				};
			};
		};

		tpdm@10d0b000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10d0b000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18f>;
						phandle = <0x197>;
					};
				};
			};
		};

		tpdm@10d0c000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10d0c000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x190>;
						phandle = <0x198>;
					};
				};
			};
		};

		tpdm@10d0d000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10d0d000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x191>;
						phandle = <0x199>;
					};
				};
			};
		};

		tpdm@10d0e000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10d0e000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x192>;
						phandle = <0x19a>;
					};
				};
			};
		};

		tpdm@10d0f000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x00 0x10d0f000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";
			qcom,cmb-element-bits = <0x20>;
			qcom,cmb-msrs-num = <0x20>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x193>;
						phandle = <0x19b>;
					};
				};
			};
		};

		tpda@10d12000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x00 0x10d12000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x194>;
						phandle = <0x18c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x195>;
						phandle = <0x18d>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x196>;
						phandle = <0x18e>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x197>;
						phandle = <0x18f>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x198>;
						phandle = <0x190>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x199>;
						phandle = <0x191>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x19a>;
						phandle = <0x192>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x19b>;
						phandle = <0x193>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19c>;
						phandle = <0x19d>;
					};
				};
			};
		};

		funnel@10d13000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x00 0x10d13000 0x00 0x1000>;
			clocks = <0xd2>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x19d>;
						phandle = <0x19c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19e>;
						phandle = <0x18a>;
					};
				};
			};
		};

		iommu@15000000 {
			compatible = "qcom,x1e80100-smmu-500", "qcom,smmu-500", "arm,mmu-500";
			reg = <0x00 0x15000000 0x00 0x100000>;
			interrupts = <0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x19c 0x04 0x00 0x1a5 0x04 0x00 0x2c3 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04 0x00 0x2b2 0x04 0x00 0x2b3 0x04 0x00 0x2b4 0x04 0x00 0x2b5 0x04 0x00 0x2b6 0x04 0x00 0x2b7 0x04 0x00 0x2b8 0x04 0x00 0x2b9 0x04>;
			#iommu-cells = <0x02>;
			#global-interrupts = <0x01>;
			dma-coherent;
			phandle = <0x3c>;
		};

		iommu@15400000 {
			compatible = "arm,smmu-v3";
			reg = <0x00 0x15400000 0x00 0x80000>;
			#iommu-cells = <0x01>;
			interrupts = <0x00 0x8a 0x01 0x00 0x86 0x01 0x00 0x88 0x01>;
			interrupt-names = "eventq", "gerror", "cmdq-sync";
			dma-coherent;
			status = "reserved";
			phandle = <0x29b>;
		};

		interrupt-controller@17000000 {
			compatible = "arm,gic-v3";
			reg = <0x00 0x17000000 0x00 0x10000 0x00 0x17080000 0x00 0x300000>;
			interrupts = <0x01 0x09 0x04>;
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x40000>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			phandle = <0x01>;

			msi-controller@17040000 {
				compatible = "arm,gic-v3-its";
				reg = <0x00 0x17040000 0x00 0x40000>;
				msi-controller;
				#msi-cells = <0x01>;
				phandle = <0xc2>;
			};
		};

		mailbox@17430000 {
			compatible = "qcom,x1e80100-cpucp-mbox";
			reg = <0x00 0x17430000 0x00 0x10000 0x00 0x18830000 0x00 0x10000>;
			interrupts = <0x00 0x1c 0x04>;
			#mbox-cells = <0x01>;
			phandle = <0x24>;
		};

		rsc@17500000 {
			compatible = "qcom,rpmh-rsc";
			reg = <0x00 0x17500000 0x00 0x10000 0x00 0x17510000 0x00 0x10000 0x00 0x17520000 0x00 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x03 0x00 0x02 0x01 0x02 0x03 0x00>;
			label = "apps_rsc";
			power-domains = <0x2d>;
			phandle = <0x29c>;

			bcm-voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x27>;
			};

			clock-controller {
				compatible = "qcom,x1e80100-rpmh-clk";
				clocks = <0x19f>;
				clock-names = "xo";
				#clock-cells = <0x01>;
				phandle = <0x02>;
			};

			power-controller {
				compatible = "qcom,x1e80100-rpmhpd";
				operating-points-v2 = <0x1a0>;
				#power-domain-cells = <0x01>;
				phandle = <0x3b>;

				opp-table {
					compatible = "operating-points-v2";
					phandle = <0x1a0>;

					opp-16 {
						opp-level = <0x10>;
						phandle = <0x29d>;
					};

					opp-48 {
						opp-level = <0x30>;
						phandle = <0xf2>;
					};

					opp-52 {
						opp-level = <0x34>;
						phandle = <0x29e>;
					};

					opp-56 {
						opp-level = <0x38>;
						phandle = <0x29f>;
					};

					opp-60 {
						opp-level = <0x3c>;
						phandle = <0x2a0>;
					};

					opp-64 {
						opp-level = <0x40>;
						phandle = <0x2f>;
					};

					opp-80 {
						opp-level = <0x50>;
						phandle = <0x2a1>;
					};

					opp-128 {
						opp-level = <0x80>;
						phandle = <0x30>;
					};

					opp-144 {
						opp-level = <0x90>;
						phandle = <0x2a2>;
					};

					opp-192 {
						opp-level = <0xc0>;
						phandle = <0xf3>;
					};

					opp-256 {
						opp-level = <0x100>;
						phandle = <0xc4>;
					};

					opp-320 {
						opp-level = <0x140>;
						phandle = <0x11a>;
					};

					opp-336 {
						opp-level = <0x150>;
						phandle = <0x2a3>;
					};

					opp-384 {
						opp-level = <0x180>;
						phandle = <0x2a4>;
					};

					opp-416 {
						opp-level = <0x1a0>;
						phandle = <0x2a5>;
					};
				};
			};

			regulators-0 {
				compatible = "qcom,pm8550-rpmh-regulators";
				qcom,pmic-id = "b";
				vdd-bob1-supply = <0x1a1>;
				vdd-bob2-supply = <0x1a1>;
				vdd-l1-l4-l10-supply = <0x1a2>;
				vdd-l2-l13-l14-supply = <0x1a3>;
				vdd-l5-l16-supply = <0x1a3>;
				vdd-l6-l7-supply = <0x1a4>;
				vdd-l8-l9-supply = <0x1a3>;
				vdd-l12-supply = <0x1a5>;
				vdd-l15-supply = <0x1a2>;
				vdd-l17-supply = <0x1a4>;

				bob1 {
					regulator-name = "vreg_bob1";
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					regulator-initial-mode = <0x03>;
					phandle = <0x1a3>;
				};

				bob2 {
					regulator-name = "vreg_bob2";
					regulator-min-microvolt = <0x263540>;
					regulator-max-microvolt = <0x2de600>;
					regulator-initial-mode = <0x03>;
					phandle = <0x1a4>;
				};

				ldo1 {
					regulator-name = "vreg_l1b_1p8";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-initial-mode = <0x03>;
					phandle = <0xeb>;
				};

				ldo2 {
					regulator-name = "vreg_l2b_3p0";
					regulator-min-microvolt = <0x2ee000>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-initial-mode = <0x03>;
					phandle = <0x134>;
				};

				ldo4 {
					regulator-name = "vreg_l4b_1p8";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-initial-mode = <0x03>;
					phandle = <0x9e>;
				};

				ldo6 {
					regulator-name = "vreg_l6b_1p8";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-initial-mode = <0x03>;
					phandle = <0xf1>;
				};

				ldo7 {
					regulator-name = "vreg_l7b_2p8";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-initial-mode = <0x03>;
					phandle = <0x2a6>;
				};

				ldo8 {
					regulator-name = "vreg_l8b_3p0";
					regulator-min-microvolt = <0x2ee000>;
					regulator-max-microvolt = <0x2ee000>;
					regulator-initial-mode = <0x03>;
					phandle = <0x2a7>;
				};

				ldo9 {
					regulator-name = "vreg_l9b_2p9";
					regulator-min-microvolt = <0x2d2a80>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-initial-mode = <0x03>;
					phandle = <0xf0>;
				};

				ldo12 {
					regulator-name = "vreg_l12b_1p2";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-initial-mode = <0x03>;
					phandle = <0xe1>;
				};

				ldo13 {
					regulator-name = "vreg_l13b_3p0";
					regulator-min-microvolt = <0x2ee000>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-initial-mode = <0x03>;
					phandle = <0x9d>;
				};

				ldo14 {
					regulator-name = "vreg_l14b_3p0";
					regulator-min-microvolt = <0x2ee000>;
					regulator-max-microvolt = <0x2ee000>;
					regulator-initial-mode = <0x03>;
					phandle = <0x135>;
				};

				ldo15 {
					regulator-name = "vreg_l15b_1p8";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-initial-mode = <0x03>;
					phandle = <0xe0>;
				};
			};

			regulators-1 {
				compatible = "qcom,pm8550ve-rpmh-regulators";
				qcom,pmic-id = "c";
				vdd-l1-supply = <0x1a5>;
				vdd-l2-supply = <0x1a6>;
				vdd-l3-supply = <0x1a6>;
				vdd-s4-supply = <0x1a1>;

				smps4 {
					regulator-name = "vreg_s4c_1p8";
					regulator-min-microvolt = <0x1c5200>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-initial-mode = <0x03>;
					phandle = <0x1a2>;
				};

				ldo1 {
					regulator-name = "vreg_l1c_1p2";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-initial-mode = <0x03>;
					phandle = <0x2a8>;
				};

				ldo2 {
					regulator-name = "vreg_l2c_0p8";
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-initial-mode = <0x03>;
					phandle = <0x2a9>;
				};

				ldo3 {
					regulator-name = "vreg_l3c_0p8";
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-initial-mode = <0x03>;
					phandle = <0xf8>;
				};
			};

			regulators-2 {
				compatible = "qcom,pmc8380-rpmh-regulators";
				qcom,pmic-id = "d";
				vdd-l1-supply = <0x1a6>;
				vdd-l2-supply = <0x1a6>;
				vdd-l3-supply = <0x1a2>;
				vdd-s1-supply = <0x1a1>;

				ldo1 {
					regulator-name = "vreg_l1d_0p8";
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-initial-mode = <0x03>;
					phandle = <0xc7>;
				};

				ldo2 {
					regulator-name = "vreg_l2d_0p9";
					regulator-min-microvolt = <0xdea80>;
					regulator-max-microvolt = <0xdea80>;
					regulator-initial-mode = <0x03>;
					phandle = <0xb9>;
				};

				ldo3 {
					regulator-name = "vreg_l3d_1p8";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-initial-mode = <0x03>;
					phandle = <0x133>;
				};
			};

			regulators-3 {
				compatible = "qcom,pmc8380-rpmh-regulators";
				qcom,pmic-id = "e";
				vdd-l2-supply = <0x1a6>;
				vdd-l3-supply = <0x1a5>;

				ldo2 {
					regulator-name = "vreg_l2e_0p8";
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-initial-mode = <0x03>;
					phandle = <0xf5>;
				};

				ldo3 {
					regulator-name = "vreg_l3e_1p2";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-initial-mode = <0x03>;
					phandle = <0xcc>;
				};
			};

			regulators-4 {
				compatible = "qcom,pmc8380-rpmh-regulators";
				qcom,pmic-id = "f";
				vdd-l1-supply = <0x1a5>;
				vdd-l2-supply = <0x1a5>;
				vdd-l3-supply = <0x1a5>;
				vdd-s1-supply = <0x1a1>;

				smps1 {
					regulator-name = "vreg_s1f_0p7";
					regulator-min-microvolt = <0xaae60>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-initial-mode = <0x03>;
					phandle = <0x1a6>;
				};
			};

			regulators-6 {
				compatible = "qcom,pm8550ve-rpmh-regulators";
				qcom,pmic-id = "i";
				vdd-l1-supply = <0x1a2>;
				vdd-l2-supply = <0x1a5>;
				vdd-l3-supply = <0x1a6>;
				vdd-s1-supply = <0x1a1>;
				vdd-s2-supply = <0x1a1>;

				ldo1 {
					regulator-name = "vreg_l1i_1p8";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-initial-mode = <0x03>;
					phandle = <0x2aa>;
				};

				ldo2 {
					regulator-name = "vreg_l2i_1p2";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-initial-mode = <0x03>;
					phandle = <0x2ab>;
				};

				ldo3 {
					regulator-name = "vreg_l3i_0p8";
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-initial-mode = <0x03>;
					phandle = <0xcb>;
				};
			};

			regulators-7 {
				compatible = "qcom,pm8550ve-rpmh-regulators";
				qcom,pmic-id = "j";
				vdd-l1-supply = <0x1a6>;
				vdd-l2-supply = <0x1a5>;
				vdd-l3-supply = <0x1a6>;
				vdd-s5-supply = <0x1a1>;

				smps5 {
					regulator-name = "vreg_s5j_1p2";
					regulator-min-microvolt = <0x132a40>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-initial-mode = <0x03>;
					phandle = <0x1a5>;
				};

				ldo1 {
					regulator-name = "vreg_l1j_0p8";
					regulator-min-microvolt = <0xdea80>;
					regulator-max-microvolt = <0xdea80>;
					regulator-initial-mode = <0x03>;
					phandle = <0xb4>;
				};

				ldo2 {
					regulator-name = "vreg_l2j_1p2";
					regulator-min-microvolt = <0x132a40>;
					regulator-max-microvolt = <0x132a40>;
					regulator-initial-mode = <0x03>;
					phandle = <0xb2>;
				};

				ldo3 {
					regulator-name = "vreg_l3j_0p8";
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-initial-mode = <0x03>;
					phandle = <0xb1>;
				};
			};
		};

		timer@17800000 {
			compatible = "arm,armv7-timer-mem";
			reg = <0x00 0x17800000 0x00 0x1000>;
			#address-cells = <0x02>;
			#size-cells = <0x01>;
			ranges = <0x00 0x00 0x00 0x00 0x20000000>;

			frame@17801000 {
				reg = <0x00 0x17801000 0x1000 0x00 0x17802000 0x1000>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				frame-number = <0x00>;
			};

			frame@17803000 {
				reg = <0x00 0x17803000 0x1000>;
				interrupts = <0x00 0x09 0x04>;
				frame-number = <0x01>;
				status = "disabled";
			};

			frame@17805000 {
				reg = <0x00 0x17805000 0x1000>;
				interrupts = <0x00 0x0a 0x04>;
				frame-number = <0x02>;
				status = "disabled";
			};

			frame@17807000 {
				reg = <0x00 0x17807000 0x1000>;
				interrupts = <0x00 0x0b 0x04>;
				frame-number = <0x03>;
				status = "disabled";
			};

			frame@17809000 {
				reg = <0x00 0x17809000 0x1000>;
				interrupts = <0x00 0x0c 0x04>;
				frame-number = <0x04>;
				status = "disabled";
			};

			frame@1780b000 {
				reg = <0x00 0x1780b000 0x1000>;
				interrupts = <0x00 0x0d 0x04>;
				frame-number = <0x05>;
				status = "disabled";
			};

			frame@1780d000 {
				reg = <0x00 0x1780d000 0x1000>;
				interrupts = <0x00 0x0e 0x04>;
				frame-number = <0x06>;
				status = "disabled";
			};
		};

		sram@18b4e000 {
			compatible = "mmio-sram";
			reg = <0x00 0x18b4e000 0x00 0x400>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x00 0x18b4e000 0x400>;
			phandle = <0x2ac>;

			scp-sram-section@0 {
				compatible = "arm,scmi-shmem";
				reg = <0x00 0x200>;
				phandle = <0x25>;
			};

			scp-sram-section@200 {
				compatible = "arm,scmi-shmem";
				reg = <0x200 0x200>;
				phandle = <0x26>;
			};
		};

		watchdog@1c840000 {
			compatible = "arm,sbsa-gwdt";
			reg = <0x00 0x1c840000 0x00 0x1000 0x00 0x1c850000 0x00 0x1000>;
			interrupts = <0x00 0x00 0x04>;
			phandle = <0x2ad>;
		};

		pmu@24091000 {
			compatible = "qcom,x1e80100-llcc-bwmon", "qcom,sc7280-llcc-bwmon";
			reg = <0x00 0x24091000 0x00 0x1000>;
			interrupts = <0x00 0x51 0x04>;
			interconnects = <0x22 0x00 0x03 0x22 0x01 0x03>;
			operating-points-v2 = <0x1a7>;

			opp-table {
				compatible = "operating-points-v2";
				phandle = <0x1a7>;

				opp-0 {
					opp-peak-kBps = "", "\f5";
				};

				opp-1 {
					opp-peak-kBps = <0x2162e0>;
				};

				opp-2 {
					opp-peak-kBps = <0x2ee000>;
				};

				opp-3 {
					opp-peak-kBps = <0x5eec00>;
				};

				opp-4 {
					opp-peak-kBps = "", "hL";
				};

				opp-5 {
					opp-peak-kBps = <0x7fbc00>;
				};

				opp-6 {
					opp-peak-kBps = <0xa6fe00>;
				};

				opp-7 {
					opp-peak-kBps = <0xc28800>;
				};

				opp-8 {
					opp-peak-kBps = <0xe10000>;
				};

				opp-9 {
					opp-peak-kBps = <0x101d000>;
				};
			};
		};

		pmu@240b3400 {
			compatible = "qcom,x1e80100-cpu-bwmon", "qcom,sdm845-bwmon";
			reg = <0x00 0x240b3400 0x00 0x600>;
			interrupts = <0x00 0x245 0x04>;
			interconnects = <0x3f 0x03 0x03 0x3f 0x0d 0x03>;
			operating-points-v2 = <0x1a8>;
			phandle = <0x2ae>;
		};

		pmu@240b5400 {
			compatible = "qcom,x1e80100-cpu-bwmon", "qcom,sdm845-bwmon";
			reg = <0x00 0x240b5400 0x00 0x600>;
			interrupts = <0x00 0x245 0x04>;
			interconnects = <0x3f 0x03 0x03 0x3f 0x0d 0x03>;
			operating-points-v2 = <0x1a8>;
			phandle = <0x2af>;

			opp-table {
				compatible = "operating-points-v2";
				phandle = <0x1a8>;

				opp-0 {
					opp-peak-kBps = "", "I>";
				};

				opp-1 {
					opp-peak-kBps = <0x71e440>;
				};

				opp-2 {
					opp-peak-kBps = <0x927c00>;
				};

				opp-3 {
					opp-peak-kBps = <0xc4c700>;
				};

				opp-4 {
					opp-peak-kBps = <0xe3c880>;
				};

				opp-5 {
					opp-peak-kBps = <0x1046040>;
				};
			};
		};

		pmu@240b6400 {
			compatible = "qcom,x1e80100-cpu-bwmon", "qcom,sdm845-bwmon";
			reg = <0x00 0x240b6400 0x00 0x600>;
			interrupts = <0x00 0x245 0x04>;
			interconnects = <0x3f 0x03 0x03 0x3f 0x0d 0x03>;
			operating-points-v2 = <0x1a8>;
		};

		system-cache-controller@25000000 {
			compatible = "qcom,x1e80100-llcc";
			reg = <0x00 0x25000000 0x00 0x200000 0x00 0x25200000 0x00 0x200000 0x00 0x25400000 0x00 0x200000 0x00 0x25600000 0x00 0x200000 0x00 0x25800000 0x00 0x200000 0x00 0x25a00000 0x00 0x200000 0x00 0x25c00000 0x00 0x200000 0x00 0x25e00000 0x00 0x200000 0x00 0x26000000 0x00 0x200000 0x00 0x26200000 0x00 0x200000>;
			reg-names = "llcc0_base", "llcc1_base", "llcc2_base", "llcc3_base", "llcc4_base", "llcc5_base", "llcc6_base", "llcc7_base", "llcc_broadcast_base", "llcc_broadcast_and_base";
			interrupts = <0x00 0x10a 0x04>;
		};

		remoteproc@32300000 {
			compatible = "qcom,x1e80100-cdsp-pas";
			reg = <0x00 0x32300000 0x00 0x10000>;
			interrupts-extended = <0x01 0x00 0x242 0x01 0x1a9 0x00 0x01 0x1a9 0x01 0x01 0x1a9 0x02 0x01 0x1a9 0x03 0x01>;
			interrupt-names = "wdog", "fatal", "ready", "handover", "stop-ack";
			clocks = <0x02 0x00>;
			clock-names = "xo";
			power-domains = <0x3b 0x00 0x3b 0x0a 0x3b 0x0d>;
			power-domain-names = "cx", "mxc", "nsp";
			interconnects = <0x1aa 0x00 0x07 0x22 0x01 0x07>;
			memory-region = <0x1ab 0x1ac>;
			qcom,qmp = <0xd2>;
			qcom,smem-states = <0x1ad 0x00>;
			qcom,smem-state-names = "stop";
			status = "okay";
			firmware-name = "qcom/x1e80100/dell/latitude-7455/qccdsp8380.mbn", "qcom/x1e80100/dell/latitude-7455/cdsp_dtbs.elf";
			phandle = <0x2b0>;

			glink-edge {
				interrupts-extended = <0x31 0x06 0x00 0x01>;
				mboxes = <0x31 0x06 0x00>;
				label = "cdsp";
				qcom,remote-pid = <0x05>;

				fastrpc {
					compatible = "qcom,fastrpc";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					label = "cdsp";
					qcom,non-secure-domain;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					compute-cb@1 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x01>;
						iommus = <0x3c 0xc01 0x20>;
						dma-coherent;
					};

					compute-cb@2 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x02>;
						iommus = <0x3c 0xc02 0x20>;
						dma-coherent;
					};

					compute-cb@3 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x03>;
						iommus = <0x3c 0xc03 0x20>;
						dma-coherent;
					};

					compute-cb@4 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x04>;
						iommus = <0x3c 0xc04 0x20>;
						dma-coherent;
					};

					compute-cb@5 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x05>;
						iommus = <0x3c 0xc05 0x20>;
						dma-coherent;
					};

					compute-cb@6 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x06>;
						iommus = <0x3c 0xc06 0x20>;
						dma-coherent;
					};

					compute-cb@7 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x07>;
						iommus = <0x3c 0xc07 0x20>;
						dma-coherent;
					};

					compute-cb@8 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x08>;
						iommus = <0x3c 0xc08 0x20>;
						dma-coherent;
					};

					compute-cb@10 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x0a>;
						iommus = <0x3c 0xc0c 0x20>;
						dma-coherent;
					};

					compute-cb@11 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x0b>;
						iommus = <0x3c 0xc0d 0x20>;
						dma-coherent;
					};

					compute-cb@12 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x0c>;
						iommus = <0x3c 0xc0e 0x20>;
						dma-coherent;
					};

					compute-cb@13 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <0x0d>;
						iommus = <0x3c 0xc0f 0x20>;
						dma-coherent;
					};
				};
			};
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <0x01 0x0d 0x08 0x01 0x0e 0x08 0x01 0x0b 0x08 0x01 0x0a 0x08>;
	};

	thermal-zones {
		phandle = <0x2b1>;

		aoss0-thermal {
			thermal-sensors = <0x1ae 0x00>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				aoss0-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu0-0-top-thermal {
			thermal-sensors = <0x1ae 0x01>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu0-0-btm-thermal {
			thermal-sensors = <0x1ae 0x02>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu0-1-top-thermal {
			thermal-sensors = <0x1ae 0x03>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu0-1-btm-thermal {
			thermal-sensors = <0x1ae 0x04>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu0-2-top-thermal {
			thermal-sensors = <0x1ae 0x05>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu0-2-btm-thermal {
			thermal-sensors = <0x1ae 0x06>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu0-3-top-thermal {
			thermal-sensors = <0x1ae 0x07>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu0-3-btm-thermal {
			thermal-sensors = <0x1ae 0x08>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpuss0-top-thermal {
			thermal-sensors = <0x1ae 0x09>;

			trips {

				cpuss2-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpuss0-btm-thermal {
			thermal-sensors = <0x1ae 0x0a>;

			trips {

				cpuss2-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		mem-thermal {
			thermal-sensors = <0x1ae 0x0b>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				mem-critical {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
				};
			};
		};

		video-thermal {
			thermal-sensors = <0x1ae 0x0c>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				video-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		aoss1-thermal {
			thermal-sensors = <0x1af 0x00>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				aoss0-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu1-0-top-thermal {
			thermal-sensors = <0x1af 0x01>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu1-0-btm-thermal {
			thermal-sensors = <0x1af 0x02>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu1-1-top-thermal {
			thermal-sensors = <0x1af 0x03>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu1-1-btm-thermal {
			thermal-sensors = <0x1af 0x04>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu1-2-top-thermal {
			thermal-sensors = <0x1af 0x05>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu1-2-btm-thermal {
			thermal-sensors = <0x1af 0x06>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu1-3-top-thermal {
			thermal-sensors = <0x1af 0x07>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu1-3-btm-thermal {
			thermal-sensors = <0x1af 0x08>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpuss1-top-thermal {
			thermal-sensors = <0x1af 0x09>;

			trips {

				cpuss2-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpuss1-btm-thermal {
			thermal-sensors = <0x1af 0x0a>;

			trips {

				cpuss2-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		aoss2-thermal {
			thermal-sensors = <0x1b0 0x00>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				aoss0-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu2-0-top-thermal {
			thermal-sensors = <0x1b0 0x01>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu2-0-btm-thermal {
			thermal-sensors = <0x1b0 0x02>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu2-1-top-thermal {
			thermal-sensors = <0x1b0 0x03>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu2-1-btm-thermal {
			thermal-sensors = <0x1b0 0x04>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu2-2-top-thermal {
			thermal-sensors = <0x1b0 0x05>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu2-2-btm-thermal {
			thermal-sensors = <0x1b0 0x06>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu2-3-top-thermal {
			thermal-sensors = <0x1b0 0x07>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpu2-3-btm-thermal {
			thermal-sensors = <0x1b0 0x08>;

			trips {

				cpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpuss2-top-thermal {
			thermal-sensors = <0x1b0 0x09>;

			trips {

				cpuss2-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		cpuss2-btm-thermal {
			thermal-sensors = <0x1b0 0x0a>;

			trips {

				cpuss2-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		aoss3-thermal {
			thermal-sensors = <0x1b1 0x00>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				aoss0-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		nsp0-thermal {
			thermal-sensors = <0x1b1 0x01>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				nsp0-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		nsp1-thermal {
			thermal-sensors = <0x1b1 0x02>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				nsp1-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		nsp2-thermal {
			thermal-sensors = <0x1b1 0x03>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				nsp2-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		nsp3-thermal {
			thermal-sensors = <0x1b1 0x04>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				nsp3-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		gpuss-0-thermal {
			polling-delay-passive = <0xc8>;
			thermal-sensors = <0x1b1 0x05>;

			cooling-maps {

				map0 {
					trip = <0x1b2>;
					cooling-device = <0x1b3 0xffffffff 0xffffffff>;
				};
			};

			trips {

				trip-point0 {
					temperature = <0x17318>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1b2>;
				};

				gpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		gpuss-1-thermal {
			polling-delay-passive = <0xc8>;
			thermal-sensors = <0x1b1 0x06>;

			cooling-maps {

				map0 {
					trip = <0x1b4>;
					cooling-device = <0x1b3 0xffffffff 0xffffffff>;
				};
			};

			trips {

				trip-point0 {
					temperature = <0x17318>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1b4>;
				};

				gpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		gpuss-2-thermal {
			polling-delay-passive = <0xc8>;
			thermal-sensors = <0x1b1 0x07>;

			cooling-maps {

				map0 {
					trip = <0x1b5>;
					cooling-device = <0x1b3 0xffffffff 0xffffffff>;
				};
			};

			trips {

				trip-point0 {
					temperature = <0x17318>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1b5>;
				};

				gpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		gpuss-3-thermal {
			polling-delay-passive = <0xc8>;
			thermal-sensors = <0x1b1 0x08>;

			cooling-maps {

				map0 {
					trip = <0x1b6>;
					cooling-device = <0x1b3 0xffffffff 0xffffffff>;
				};
			};

			trips {

				trip-point0 {
					temperature = <0x17318>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1b6>;
				};

				gpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		gpuss-4-thermal {
			polling-delay-passive = <0xc8>;
			thermal-sensors = <0x1b1 0x09>;

			cooling-maps {

				map0 {
					trip = <0x1b7>;
					cooling-device = <0x1b3 0xffffffff 0xffffffff>;
				};
			};

			trips {

				trip-point0 {
					temperature = <0x17318>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1b7>;
				};

				gpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		gpuss-5-thermal {
			polling-delay-passive = <0xc8>;
			thermal-sensors = <0x1b1 0x0a>;

			cooling-maps {

				map0 {
					trip = <0x1b8>;
					cooling-device = <0x1b3 0xffffffff 0xffffffff>;
				};
			};

			trips {

				trip-point0 {
					temperature = <0x17318>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1b8>;
				};

				gpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		gpuss-6-thermal {
			polling-delay-passive = <0xc8>;
			thermal-sensors = <0x1b1 0x0b>;

			cooling-maps {

				map0 {
					trip = <0x1b9>;
					cooling-device = <0x1b3 0xffffffff 0xffffffff>;
				};
			};

			trips {

				trip-point0 {
					temperature = <0x17318>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1b9>;
				};

				gpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		gpuss-7-thermal {
			polling-delay-passive = <0xc8>;
			thermal-sensors = <0x1b1 0x0c>;

			cooling-maps {

				map0 {
					trip = <0x1ba>;
					cooling-device = <0x1b3 0xffffffff 0xffffffff>;
				};
			};

			trips {

				trip-point0 {
					temperature = <0x17318>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1ba>;
				};

				gpu-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		camera0-thermal {
			thermal-sensors = <0x1b1 0x0d>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				camera0-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		camera1-thermal {
			thermal-sensors = <0x1b1 0x0e>;

			trips {

				trip-point0 {
					temperature = <0x15f90>;
					hysteresis = <0x7d0>;
					type = "hot";
				};

				camera0-critical {
					temperature = <0x1c138>;
					hysteresis = <0x3e8>;
					type = "critical";
				};
			};
		};

		pm8550-thermal {
			polling-delay-passive = <0x64>;
			thermal-sensors = <0x1bb>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "hot";
				};
			};
		};

		pm8550ve-2-thermal {
			polling-delay-passive = <0x64>;
			thermal-sensors = <0x1bc>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "hot";
				};
			};
		};

		pmc8380-3-thermal {
			polling-delay-passive = <0x64>;
			thermal-sensors = <0x1bd>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "hot";
				};
			};
		};

		pmc8380-4-thermal {
			polling-delay-passive = <0x64>;
			thermal-sensors = <0x1be>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "hot";
				};
			};
		};

		pmc8380-5-thermal {
			polling-delay-passive = <0x64>;
			thermal-sensors = <0x1bf>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "hot";
				};
			};
		};

		pmc8380-6-thermal {
			polling-delay-passive = <0x64>;
			thermal-sensors = <0x1c0>;
			phandle = <0x2b2>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "hot";
				};
			};
		};

		pm8550ve-8-thermal {
			polling-delay-passive = <0x64>;
			thermal-sensors = <0x1c1>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "hot";
				};
			};
		};

		pm8550ve-9-thermal {
			polling-delay-passive = <0x64>;
			thermal-sensors = <0x1c2>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "hot";
				};
			};
		};

		pm8010-thermal {
			polling-delay-passive = <0x64>;
			thermal-sensors = <0x1c3>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "hot";
				};
			};
		};
	};

	aliases {
		serial0 = "/soc@0/geniqup@ac0000/serial@a98000";
	};

	audio-codec {
		compatible = "qcom,wcd9385-codec";
		pinctrl-0 = <0x1c4>;
		pinctrl-names = "default";
		qcom,micbias1-microvolt = <0x1b7740>;
		qcom,micbias2-microvolt = <0x1b7740>;
		qcom,micbias3-microvolt = <0x1b7740>;
		qcom,micbias4-microvolt = <0x1b7740>;
		qcom,mbhc-buttons-vthreshold-microvolt = <0x124f8 0x249f0 0x39dc8 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120>;
		qcom,mbhc-headset-vthreshold-microvolt = <0x19f0a0>;
		qcom,mbhc-headphone-vthreshold-microvolt = <0x9c40>;
		qcom,rx-device = <0x1c5>;
		qcom,tx-device = <0x1c6>;
		reset-gpios = <0x60 0xbf 0x01>;
		vdd-buck-supply = <0xe0>;
		vdd-rxtx-supply = <0xe0>;
		vdd-io-supply = <0xe0>;
		vdd-mic-bias-supply = <0x1a3>;
		#sound-dai-cells = <0x01>;
		phandle = <0x1cf>;
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-0 = <0x1c7>;
		pinctrl-names = "default";

		switch-lid {
			gpios = <0x60 0x5c 0x01>;
			linux,input-type = <0x05>;
			linux,code = <0x00>;
			wakeup-source;
			wakeup-event-action = <0x02>;
		};
	};

	pmic-glink {
		compatible = "qcom,x1e80100-pmic-glink", "qcom,sm8550-pmic-glink", "qcom,pmic-glink";
		orientation-gpios = <0x60 0x79 0x00 0x60 0x7b 0x00>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		connector@0 {
			compatible = "usb-c-connector";
			reg = <0x00>;
			power-role = "dual";
			data-role = "dual";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c8>;
						phandle = <0x103>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x94>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1ca>;
						phandle = <0x96>;
					};
				};
			};
		};

		connector@1 {
			compatible = "usb-c-connector";
			reg = <0x01>;
			power-role = "dual";
			data-role = "dual";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x106>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1cc>;
						phandle = <0xab>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1cd>;
						phandle = <0xad>;
					};
				};
			};
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-0 = <0x1ce>;
		pinctrl-names = "default";

		led-camera-indicator {
			label = "white:camera-indicator";
			function = "indicator";
			color = <0x00>;
			gpios = <0x60 0x6e 0x00>;
			linux,default-trigger = "none";
			default-state = "off";
			panic-indicator;
		};
	};

	sound {
		compatible = "qcom,x1e80100-sndcard";
		audio-routing = "WooferLeft IN", "WSA WSA_SPK1 OUT", "TweeterLeft IN", "WSA WSA_SPK2 OUT", "WooferRight IN", "WSA2 WSA_SPK1 OUT", "TweeterRight IN", "WSA2 WSA_SPK2 OUT", "IN1_HPHL", "HPHL_OUT", "IN2_HPHR", "HPHR_OUT", "AMIC2", "MIC BIAS2", "VA DMIC0", "MIC BIAS1", "VA DMIC1", "MIC BIAS1", "VA DMIC0", "VA MIC BIAS1", "VA DMIC1", "VA MIC BIAS1", "TX SWR_INPUT1", "ADC2_OUTPUT";
		model = "X1E80100-Dell-Latitude-7455";
		phandle = <0x2b3>;

		wcd-playback-dai-link {
			link-name = "WCD Playback";

			codec {
				sound-dai = <0x1cf 0x00 0x1d0 0x00 0xe2 0x00>;
			};

			cpu {
				sound-dai = <0x1d1 0x71>;
			};

			platform {
				sound-dai = <0x1d2>;
			};
		};

		wcd-capture-dai-link {
			link-name = "WCD Capture";

			codec {
				sound-dai = <0x1cf 0x01 0x1d3 0x01 0xe7 0x00>;
			};

			cpu {
				sound-dai = <0x1d1 0x78>;
			};

			platform {
				sound-dai = <0x1d2>;
			};
		};

		wsa-dai-link {
			link-name = "WSA Playback";

			codec {
				sound-dai = <0x1d4 0x1d5 0x1d6 0x00 0xe4 0x00 0x1d7 0x1d8 0x1d9 0x00 0xdb 0x00>;
			};

			cpu {
				sound-dai = <0x1d1 0x69>;
			};

			platform {
				sound-dai = <0x1d2>;
			};
		};

		va-dai-link {
			link-name = "VA Capture";

			codec {
				sound-dai = <0xda 0x00>;
			};

			cpu {
				sound-dai = <0x1d1 0x6e>;
			};

			platform {
				sound-dai = <0x1d2>;
			};
		};
	};

	regulator-cam-1p8 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_CAM_1P8";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		gpio = <0x60 0x5b 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1da>;
		pinctrl-names = "default";
		phandle = <0x2b4>;
	};

	regulator-edp-3p3 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_EDP_3P3";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		gpio = <0x60 0x46 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1db>;
		pinctrl-names = "default";
		regulator-boot-on;
		phandle = <0x128>;
	};

	regulator-nvme {
		compatible = "regulator-fixed";
		regulator-name = "VREG_NVME_3P3";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		gpio = <0x60 0x12 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1dc>;
		pinctrl-names = "default";
		regulator-boot-on;
		phandle = <0xc5>;
	};

	regulator-rtmr0-1p15 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_RTMR0_1P15";
		regulator-min-microvolt = <0x118c30>;
		regulator-max-microvolt = <0x118c30>;
		gpio = <0x12f 0x08 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1dd>;
		pinctrl-names = "default";
		regulator-boot-on;
		phandle = <0x8f>;
	};

	regulator-rtmr0-1p8 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_RTMR0_1P8";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		gpio = <0x132 0x08 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1de>;
		pinctrl-names = "default";
		regulator-boot-on;
		phandle = <0x91>;
	};

	regulator-rtmr0-3p3 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_RTMR0_3P3";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		gpio = <0x92 0x0b 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1df>;
		pinctrl-names = "default";
		regulator-boot-on;
		phandle = <0x90>;
	};

	regulator-rtmr1-1p15 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_RTMR1_1P15";
		regulator-min-microvolt = <0x118c30>;
		regulator-max-microvolt = <0x118c30>;
		gpio = <0x60 0xbc 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1e0>;
		pinctrl-names = "default";
		regulator-boot-on;
		phandle = <0xa7>;
	};

	regulator-rtmr1-1p8 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_RTMR1_1P8";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		gpio = <0x60 0xaf 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1e1>;
		pinctrl-names = "default";
		regulator-boot-on;
		phandle = <0xa9>;
	};

	regulator-rtmr1-3p3 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_RTMR1_3P3";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		gpio = <0x60 0xba 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1e2>;
		pinctrl-names = "default";
		regulator-boot-on;
		phandle = <0xa8>;
	};

	regulator-vph-pwr {
		compatible = "regulator-fixed";
		regulator-name = "vph_pwr";
		regulator-min-microvolt = <0x387520>;
		regulator-max-microvolt = <0x387520>;
		regulator-always-on;
		regulator-boot-on;
		phandle = <0x1a1>;
	};

	regulator-wcn-3p3 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_WCN_3P3";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		gpio = <0x60 0xd6 0x00>;
		enable-active-high;
		pinctrl-0 = <0x1e3>;
		pinctrl-names = "default";
		regulator-boot-on;
		phandle = <0x1e4>;
	};

	regulator-wcn-0p95 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_WCN_0P95";
		regulator-min-microvolt = <0xe7ef0>;
		regulator-max-microvolt = <0xe7ef0>;
		vin-supply = <0x1e4>;
		phandle = <0x1e5>;
	};

	regulator-wcn-1p9 {
		compatible = "regulator-fixed";
		regulator-name = "VREG_WCN_1P9";
		regulator-min-microvolt = <0x1cfde0>;
		regulator-max-microvolt = <0x1cfde0>;
		vin-supply = <0x1e4>;
		phandle = <0x1e6>;
	};

	wcn7850-pmu {
		compatible = "qcom,wcn7850-pmu";
		vdd-supply = <0x1e5>;
		vddio-supply = <0xe0>;
		vddaon-supply = <0x1e5>;
		vdddig-supply = <0x1e5>;
		vddrfa1p2-supply = <0x1e6>;
		vddrfa1p8-supply = <0x1e6>;
		wlan-enable-gpios = <0x60 0x75 0x00>;
		bt-enable-gpios = <0x60 0x74 0x00>;
		pinctrl-0 = <0x1e7>;
		pinctrl-names = "default";

		regulators {

			ldo0 {
				regulator-name = "vreg_pmu_rfa_cmn";
				phandle = <0x7a>;
			};

			ldo1 {
				regulator-name = "vreg_pmu_aon_0p59";
				phandle = <0x77>;
			};

			ldo2 {
				regulator-name = "vreg_pmu_wlcx_0p8";
				phandle = <0x78>;
			};

			ldo3 {
				regulator-name = "vreg_pmu_wlmx_0p85";
				phandle = <0x79>;
			};

			ldo4 {
				regulator-name = "vreg_pmu_btcmx_0p85";
				phandle = <0x2b5>;
			};

			ldo5 {
				regulator-name = "vreg_pmu_rfa_0p8";
				phandle = <0x7b>;
			};

			ldo6 {
				regulator-name = "vreg_pmu_rfa_1p2";
				phandle = <0x7c>;
			};

			ldo7 {
				regulator-name = "vreg_pmu_rfa_1p8";
				phandle = <0x7d>;
			};

			ldo8 {
				regulator-name = "vreg_pmu_pcie_0p9";
				phandle = <0xc9>;
			};

			ldo9 {
				regulator-name = "vreg_pmu_pcie_1p8";
				phandle = <0xca>;
			};
		};
	};

	__symbols__ {
		xo_board = "/clocks/xo-board";
		sleep_clk = "/clocks/sleep-clk";
		bi_tcxo_div2 = "/clocks/bi-tcxo-div2-clk";
		bi_tcxo_ao_div2 = "/clocks/bi-tcxo-ao-div2-clk";
		cpu0 = "/cpus/cpu@0";
		l2_0 = "/cpus/cpu@0/l2-cache";
		cpu1 = "/cpus/cpu@100";
		cpu2 = "/cpus/cpu@200";
		cpu3 = "/cpus/cpu@300";
		cpu4 = "/cpus/cpu@10000";
		l2_1 = "/cpus/cpu@10000/l2-cache";
		cpu5 = "/cpus/cpu@10100";
		cpu6 = "/cpus/cpu@10200";
		cpu7 = "/cpus/cpu@10300";
		cpu8 = "/cpus/cpu@20000";
		l2_2 = "/cpus/cpu@20000/l2-cache";
		cpu9 = "/cpus/cpu@20100";
		cpu10 = "/cpus/cpu@20200";
		cpu11 = "/cpus/cpu@20300";
		cpu_map_cluster2 = "/cpus/cpu-map/cluster2";
		cluster_c4 = "/cpus/idle-states/cpu-sleep-0";
		cluster_cl4 = "/cpus/domain-idle-states/cluster-sleep-0";
		cluster_cl5 = "/cpus/domain-idle-states/cluster-sleep-1";
		eud_in = "/dummy-sink/in-ports/port/endpoint";
		scm = "/firmware/scm";
		scmi_dvfs = "/firmware/scmi/protocol@13";
		clk_virt = "/interconnect-0";
		mc_virt = "/interconnect-1";
		cpu_pd0 = "/psci/power-domain-cpu0";
		cpu_pd1 = "/psci/power-domain-cpu1";
		cpu_pd2 = "/psci/power-domain-cpu2";
		cpu_pd3 = "/psci/power-domain-cpu3";
		cpu_pd4 = "/psci/power-domain-cpu4";
		cpu_pd5 = "/psci/power-domain-cpu5";
		cpu_pd6 = "/psci/power-domain-cpu6";
		cpu_pd7 = "/psci/power-domain-cpu7";
		cpu_pd8 = "/psci/power-domain-cpu8";
		cpu_pd9 = "/psci/power-domain-cpu9";
		cpu_pd10 = "/psci/power-domain-cpu10";
		cpu_pd11 = "/psci/power-domain-cpu11";
		cluster_pd0 = "/psci/power-domain-cpu-cluster0";
		cluster_pd1 = "/psci/power-domain-cpu-cluster1";
		cluster_pd2 = "/psci/power-domain-cpu-cluster2";
		system_pd = "/psci/power-domain-system";
		gunyah_hyp_mem = "/reserved-memory/gunyah-hyp@80000000";
		hyp_elf_package_mem = "/reserved-memory/hyp-elf-package@80800000";
		ncc_mem = "/reserved-memory/ncc@80a00000";
		cpucp_log_mem = "/reserved-memory/cpucp-log@80e00000";
		cpucp_mem = "/reserved-memory/cpucp@80e40000";
		tags_mem = "/reserved-memory/tags-region@81400000";
		xbl_dtlog_mem = "/reserved-memory/xbl-dtlog@81a00000";
		xbl_ramdump_mem = "/reserved-memory/xbl-ramdump@81a40000";
		aop_image_mem = "/reserved-memory/aop-image@81c00000";
		aop_cmd_db_mem = "/reserved-memory/aop-cmd-db@81c60000";
		aop_config_mem = "/reserved-memory/aop-config@81c80000";
		tme_crash_dump_mem = "/reserved-memory/tme-crash-dump@81ca0000";
		tme_log_mem = "/reserved-memory/tme-log@81ce0000";
		uefi_log_mem = "/reserved-memory/uefi-log@81ce4000";
		secdata_apss_mem = "/reserved-memory/secdata-apss@81cff000";
		pdp_ns_shared_mem = "/reserved-memory/pdp-ns-shared@81e00000";
		gpu_prr_mem = "/reserved-memory/gpu-prr@81f00000";
		tpm_control_mem = "/reserved-memory/tpm-control@81f10000";
		usb_ucsi_shared_mem = "/reserved-memory/usb-ucsi-shared@81f20000";
		pld_pep_mem = "/reserved-memory/pld-pep@81f30000";
		pld_gmu_mem = "/reserved-memory/pld-gmu@81f36000";
		pld_pdp_mem = "/reserved-memory/pld-pdp@81f37000";
		tz_stat_mem = "/reserved-memory/tz-stat@82700000";
		xbl_tmp_buffer_mem = "/reserved-memory/xbl-tmp-buffer@82800000";
		adsp_rpc_remote_heap_mem = "/reserved-memory/adsp-rpc-remote-heap@84b00000";
		spu_secure_shared_memory_mem = "/reserved-memory/spu-secure-shared-memory@85300000";
		adsp_boot_dtb_mem = "/reserved-memory/adsp-boot-dtb@866c0000";
		spss_region_mem = "/reserved-memory/spss-region@86700000";
		adsp_boot_mem = "/reserved-memory/adsp-boot@86b00000";
		video_mem = "/reserved-memory/video@87700000";
		adspslpi_mem = "/reserved-memory/adspslpi@87e00000";
		q6_adsp_dtb_mem = "/reserved-memory/q6-adsp-dtb@8b800000";
		cdsp_mem = "/reserved-memory/cdsp@8b900000";
		q6_cdsp_dtb_mem = "/reserved-memory/q6-cdsp-dtb@8d900000";
		gpu_microcode_mem = "/reserved-memory/gpu-microcode@8d9fe000";
		cvp_mem = "/reserved-memory/cvp@8da00000";
		camera_mem = "/reserved-memory/camera@8e100000";
		av1_encoder_mem = "/reserved-memory/av1-encoder@8e900000";
		wpss_mem = "/reserved-memory/wpss@8fa00000";
		q6_wpss_dtb_mem = "/reserved-memory/q6-wpss-dtb@91300000";
		xbl_sc_mem = "/reserved-memory/xbl-sc@d8000000";
		qtee_mem = "/reserved-memory/qtee@d80e0000";
		ta_mem = "/reserved-memory/ta@d8600000";
		tags_mem1 = "/reserved-memory/tags@e1000000";
		llcc_lpi_mem = "/reserved-memory/llcc-lpi@ff800000";
		smem_mem = "/reserved-memory/smem@ffe00000";
		qup_opp_table_100mhz = "/opp-table-qup100mhz";
		qup_opp_table_120mhz = "/opp-table-qup120mhz";
		smp2p_adsp_out = "/smp2p-adsp/master-kernel";
		smp2p_adsp_in = "/smp2p-adsp/slave-kernel";
		smp2p_cdsp_out = "/smp2p-cdsp/master-kernel";
		smp2p_cdsp_in = "/smp2p-cdsp/slave-kernel";
		soc = "/soc@0";
		gcc = "/soc@0/clock-controller@100000";
		ipcc = "/soc@0/mailbox@408000";
		gpi_dma2 = "/soc@0/dma-controller@800000";
		qupv3_2 = "/soc@0/geniqup@8c0000";
		i2c16 = "/soc@0/geniqup@8c0000/i2c@880000";
		spi16 = "/soc@0/geniqup@8c0000/spi@880000";
		i2c17 = "/soc@0/geniqup@8c0000/i2c@884000";
		spi17 = "/soc@0/geniqup@8c0000/spi@884000";
		i2c18 = "/soc@0/geniqup@8c0000/i2c@888000";
		spi18 = "/soc@0/geniqup@8c0000/spi@888000";
		i2c19 = "/soc@0/geniqup@8c0000/i2c@88c000";
		spi19 = "/soc@0/geniqup@8c0000/spi@88c000";
		i2c20 = "/soc@0/geniqup@8c0000/i2c@890000";
		spi20 = "/soc@0/geniqup@8c0000/spi@890000";
		i2c21 = "/soc@0/geniqup@8c0000/i2c@894000";
		spi21 = "/soc@0/geniqup@8c0000/spi@894000";
		uart21 = "/soc@0/geniqup@8c0000/serial@894000";
		i2c22 = "/soc@0/geniqup@8c0000/i2c@898000";
		spi22 = "/soc@0/geniqup@8c0000/spi@898000";
		i2c23 = "/soc@0/geniqup@8c0000/i2c@89c000";
		spi23 = "/soc@0/geniqup@8c0000/spi@89c000";
		gpi_dma1 = "/soc@0/dma-controller@a00000";
		qupv3_1 = "/soc@0/geniqup@ac0000";
		i2c8 = "/soc@0/geniqup@ac0000/i2c@a80000";
		spi8 = "/soc@0/geniqup@ac0000/spi@a80000";
		i2c9 = "/soc@0/geniqup@ac0000/i2c@a84000";
		spi9 = "/soc@0/geniqup@ac0000/spi@a84000";
		i2c10 = "/soc@0/geniqup@ac0000/i2c@a88000";
		spi10 = "/soc@0/geniqup@ac0000/spi@a88000";
		i2c11 = "/soc@0/geniqup@ac0000/i2c@a8c000";
		spi11 = "/soc@0/geniqup@ac0000/spi@a8c000";
		i2c12 = "/soc@0/geniqup@ac0000/i2c@a90000";
		spi12 = "/soc@0/geniqup@ac0000/spi@a90000";
		i2c13 = "/soc@0/geniqup@ac0000/i2c@a94000";
		spi13 = "/soc@0/geniqup@ac0000/spi@a94000";
		i2c14 = "/soc@0/geniqup@ac0000/i2c@a98000";
		spi14 = "/soc@0/geniqup@ac0000/spi@a98000";
		uart14 = "/soc@0/geniqup@ac0000/serial@a98000";
		i2c15 = "/soc@0/geniqup@ac0000/i2c@a9c000";
		spi15 = "/soc@0/geniqup@ac0000/spi@a9c000";
		gpi_dma0 = "/soc@0/dma-controller@b00000";
		qupv3_0 = "/soc@0/geniqup@bc0000";
		i2c0 = "/soc@0/geniqup@bc0000/i2c@b80000";
		spi0 = "/soc@0/geniqup@bc0000/spi@b80000";
		i2c1 = "/soc@0/geniqup@bc0000/i2c@b84000";
		spi1 = "/soc@0/geniqup@bc0000/spi@b84000";
		i2c2 = "/soc@0/geniqup@bc0000/i2c@b88000";
		uart2 = "/soc@0/geniqup@bc0000/serial@b88000";
		spi2 = "/soc@0/geniqup@bc0000/spi@b88000";
		i2c3 = "/soc@0/geniqup@bc0000/i2c@b8c000";
		retimer_ss0_ss_out = "/soc@0/geniqup@bc0000/i2c@b8c000/typec-mux@8/ports/port@0/endpoint";
		retimer_ss0_ss_in = "/soc@0/geniqup@bc0000/i2c@b8c000/typec-mux@8/ports/port@1/endpoint";
		retimer_ss0_con_sbu_out = "/soc@0/geniqup@bc0000/i2c@b8c000/typec-mux@8/ports/port@2/endpoint";
		spi3 = "/soc@0/geniqup@bc0000/spi@b8c000";
		i2c4 = "/soc@0/geniqup@bc0000/i2c@b90000";
		spi4 = "/soc@0/geniqup@bc0000/spi@b90000";
		i2c5 = "/soc@0/geniqup@bc0000/i2c@b94000";
		eusb3_typea_repeater = "/soc@0/geniqup@bc0000/i2c@b94000/redriver@43";
		eusb5_frp_repeater = "/soc@0/geniqup@bc0000/i2c@b94000/redriver@4f";
		spi5 = "/soc@0/geniqup@bc0000/spi@b94000";
		i2c6 = "/soc@0/geniqup@bc0000/i2c@b98000";
		spi6 = "/soc@0/geniqup@bc0000/spi@b98000";
		i2c7 = "/soc@0/geniqup@bc0000/i2c@b9c000";
		retimer_ss1_ss_out = "/soc@0/geniqup@bc0000/i2c@b9c000/typec-mux@8/ports/port@0/endpoint";
		retimer_ss1_ss_in = "/soc@0/geniqup@bc0000/i2c@b9c000/typec-mux@8/ports/port@1/endpoint";
		retimer_ss1_con_sbu_out = "/soc@0/geniqup@bc0000/i2c@b9c000/typec-mux@8/ports/port@2/endpoint";
		spi7 = "/soc@0/geniqup@bc0000/spi@b9c000";
		tsens0 = "/soc@0/thermal-sensor@c271000";
		tsens1 = "/soc@0/thermal-sensor@c272000";
		tsens2 = "/soc@0/thermal-sensor@c273000";
		tsens3 = "/soc@0/thermal-sensor@c274000";
		usb_1_ss0_hsphy = "/soc@0/phy@fd3000";
		usb_1_ss0_qmpphy = "/soc@0/phy@fd5000";
		usb_1_ss0_qmpphy_out = "/soc@0/phy@fd5000/ports/port@0/endpoint";
		usb_1_ss0_qmpphy_usb_ss_in = "/soc@0/phy@fd5000/ports/port@1/endpoint";
		usb_1_ss0_qmpphy_dp_in = "/soc@0/phy@fd5000/ports/port@2/endpoint";
		usb_1_ss1_hsphy = "/soc@0/phy@fd9000";
		usb_1_ss1_qmpphy = "/soc@0/phy@fda000";
		usb_1_ss1_qmpphy_out = "/soc@0/phy@fda000/ports/port@0/endpoint";
		usb_1_ss1_qmpphy_usb_ss_in = "/soc@0/phy@fda000/ports/port@1/endpoint";
		usb_1_ss1_qmpphy_dp_in = "/soc@0/phy@fda000/ports/port@2/endpoint";
		usb_1_ss2_hsphy = "/soc@0/phy@fde000";
		usb_1_ss2_qmpphy = "/soc@0/phy@fdf000";
		usb_1_ss2_qmpphy_out = "/soc@0/phy@fdf000/ports/port@0/endpoint";
		usb_1_ss2_qmpphy_usb_ss_in = "/soc@0/phy@fdf000/ports/port@1/endpoint";
		usb_1_ss2_qmpphy_dp_in = "/soc@0/phy@fdf000/ports/port@2/endpoint";
		cnoc_main = "/soc@0/interconnect@1500000";
		config_noc = "/soc@0/interconnect@1600000";
		system_noc = "/soc@0/interconnect@1680000";
		pcie_south_anoc = "/soc@0/interconnect@16c0000";
		pcie_center_anoc = "/soc@0/interconnect@16d0000";
		aggre1_noc = "/soc@0/interconnect@16e0000";
		aggre2_noc = "/soc@0/interconnect@1700000";
		pcie_north_anoc = "/soc@0/interconnect@1740000";
		usb_center_anoc = "/soc@0/interconnect@1750000";
		usb_north_anoc = "/soc@0/interconnect@1760000";
		usb_south_anoc = "/soc@0/interconnect@1770000";
		mmss_noc = "/soc@0/interconnect@1780000";
		pcie3 = "/soc@0/pcie@1bd0000";
		pcie3_opp_table = "/soc@0/pcie@1bd0000/opp-table";
		pcie3_phy = "/soc@0/phy@1be0000";
		pcie6a = "/soc@0/pci@1bf8000";
		pcie6a_phy = "/soc@0/phy@1bfc000";
		pcie5 = "/soc@0/pci@1c00000";
		pcie5_phy = "/soc@0/phy@1c06000";
		pcie4 = "/soc@0/pci@1c08000";
		pcie4_port0 = "/soc@0/pci@1c08000/pcie@0";
		pcie4_phy = "/soc@0/phy@1c0e000";
		tcsr_mutex = "/soc@0/hwlock@1f40000";
		tcsr = "/soc@0/clock-controller@1fc0000";
		gpu = "/soc@0/gpu@3d00000";
		gpu_zap_shader = "/soc@0/gpu@3d00000/zap-shader";
		gpu_opp_table = "/soc@0/gpu@3d00000/opp-table";
		gmu = "/soc@0/gmu@3d6a000";
		gmu_opp_table = "/soc@0/gmu@3d6a000/opp-table";
		gpucc = "/soc@0/clock-controller@3d90000";
		adreno_smmu = "/soc@0/iommu@3da0000";
		gem_noc = "/soc@0/interconnect@26400000";
		nsp_noc = "/soc@0/interconnect@320c0000";
		remoteproc_adsp = "/soc@0/remoteproc@6800000";
		q6apm = "/soc@0/remoteproc@6800000/glink-edge/gpr/service@1";
		q6apmbedai = "/soc@0/remoteproc@6800000/glink-edge/gpr/service@1/bedais";
		q6apmdai = "/soc@0/remoteproc@6800000/glink-edge/gpr/service@1/dais";
		q6prm = "/soc@0/remoteproc@6800000/glink-edge/gpr/service@2";
		q6prmcc = "/soc@0/remoteproc@6800000/glink-edge/gpr/service@2/clock-controller";
		lpass_wsa2macro = "/soc@0/codec@6aa0000";
		swr3 = "/soc@0/soundwire@6ab0000";
		right_woofer = "/soc@0/soundwire@6ab0000/speaker@0,0";
		right_tweeter = "/soc@0/soundwire@6ab0000/speaker@0,1";
		lpass_rxmacro = "/soc@0/codec@6ac0000";
		swr1 = "/soc@0/soundwire@6ad0000";
		wcd_rx = "/soc@0/soundwire@6ad0000/codec@0,4";
		lpass_txmacro = "/soc@0/codec@6ae0000";
		lpass_wsamacro = "/soc@0/codec@6b00000";
		swr0 = "/soc@0/soundwire@6b10000";
		left_woofer = "/soc@0/soundwire@6b10000/speaker@0,0";
		left_tweeter = "/soc@0/soundwire@6b10000/speaker@0,1";
		lpass_audiocc = "/soc@0/clock-controller@6b6c000";
		swr2 = "/soc@0/soundwire@6d30000";
		wcd_tx = "/soc@0/soundwire@6d30000/codec@0,3";
		lpass_vamacro = "/soc@0/codec@6d44000";
		lpass_tlmm = "/soc@0/pinctrl@6e80000";
		tx_swr_active = "/soc@0/pinctrl@6e80000/tx-swr-active-state";
		rx_swr_active = "/soc@0/pinctrl@6e80000/rx-swr-active-state";
		dmic01_default = "/soc@0/pinctrl@6e80000/dmic01-default-state";
		dmic23_default = "/soc@0/pinctrl@6e80000/dmic23-default-state";
		wsa_swr_active = "/soc@0/pinctrl@6e80000/wsa-swr-active-state";
		wsa2_swr_active = "/soc@0/pinctrl@6e80000/wsa2-swr-active-state";
		spkr_01_sd_n_active = "/soc@0/pinctrl@6e80000/spkr-01-sd-n-active-state";
		spkr_23_sd_n_active = "/soc@0/pinctrl@6e80000/spkr-23-sd-n-active-state";
		lpasscc = "/soc@0/clock-controller@6ea0000";
		lpass_ag_noc = "/soc@0/interconnect@7e40000";
		lpass_lpiaon_noc = "/soc@0/interconnect@7400000";
		lpass_lpicx_noc = "/soc@0/interconnect@7430000";
		sdhc_2 = "/soc@0/mmc@8804000";
		sdhc2_opp_table = "/soc@0/mmc@8804000/opp-table";
		sdhc_4 = "/soc@0/mmc@8844000";
		sdhc4_opp_table = "/soc@0/mmc@8844000/opp-table";
		usb_2_hsphy = "/soc@0/phy@88e0000";
		usb_mp_hsphy0 = "/soc@0/phy@88e1000";
		usb_mp_hsphy1 = "/soc@0/phy@88e2000";
		usb_mp_qmpphy0 = "/soc@0/phy@88e3000";
		usb_mp_qmpphy1 = "/soc@0/phy@88e5000";
		usb_1_ss2 = "/soc@0/usb@a0f8800";
		usb_1_ss2_dwc3 = "/soc@0/usb@a0f8800/usb@a000000";
		usb_1_ss2_dwc3_hs = "/soc@0/usb@a0f8800/usb@a000000/ports/port@0/endpoint";
		usb_1_ss2_dwc3_ss = "/soc@0/usb@a0f8800/usb@a000000/ports/port@1/endpoint";
		usb_2 = "/soc@0/usb@a2f8800";
		usb_2_dwc3 = "/soc@0/usb@a2f8800/usb@a200000";
		usb_2_dwc3_hs = "/soc@0/usb@a2f8800/usb@a200000/ports/port@0/endpoint";
		usb_mp = "/soc@0/usb@a4f8800";
		usb_mp_dwc3 = "/soc@0/usb@a4f8800/usb@a400000";
		usb_1_ss0 = "/soc@0/usb@a6f8800";
		usb_1_ss0_dwc3 = "/soc@0/usb@a6f8800/usb@a600000";
		usb_1_ss0_dwc3_hs = "/soc@0/usb@a6f8800/usb@a600000/ports/port@0/endpoint";
		usb_1_ss0_dwc3_ss = "/soc@0/usb@a6f8800/usb@a600000/ports/port@1/endpoint";
		usb_1_ss1 = "/soc@0/usb@a8f8800";
		usb_1_ss1_dwc3 = "/soc@0/usb@a8f8800/usb@a800000";
		usb_1_ss1_dwc3_hs = "/soc@0/usb@a8f8800/usb@a800000/ports/port@0/endpoint";
		usb_1_ss1_dwc3_ss = "/soc@0/usb@a8f8800/usb@a800000/ports/port@1/endpoint";
		cci0 = "/soc@0/cci@ac15000";
		cci0_i2c0 = "/soc@0/cci@ac15000/i2c-bus@0";
		cci0_i2c1 = "/soc@0/cci@ac15000/i2c-bus@1";
		cci1 = "/soc@0/cci@ac16000";
		cci1_i2c0 = "/soc@0/cci@ac16000/i2c-bus@0";
		cci1_i2c1 = "/soc@0/cci@ac16000/i2c-bus@1";
		camss = "/soc@0/isp@acb6000";
		csiphy0 = "/soc@0/csiphy@ace4000";
		csiphy1 = "/soc@0/csiphy@ace6000";
		csiphy2 = "/soc@0/csiphy@ace8000";
		csiphy4 = "/soc@0/csiphy@acec000";
		camcc = "/soc@0/clock-controller@ade0000";
		mdss = "/soc@0/display-subsystem@ae00000";
		mdss_mdp = "/soc@0/display-subsystem@ae00000/display-controller@ae01000";
		mdss_intf0_out = "/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@0/endpoint";
		mdss_intf4_out = "/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@4/endpoint";
		mdss_intf5_out = "/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@5/endpoint";
		mdss_intf6_out = "/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@6/endpoint";
		mdp_opp_table = "/soc@0/display-subsystem@ae00000/display-controller@ae01000/opp-table";
		mdss_dp0 = "/soc@0/display-subsystem@ae00000/displayport-controller@ae90000";
		mdss_dp0_in = "/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@0/endpoint";
		mdss_dp0_out = "/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@1/endpoint";
		mdss_dp0_opp_table = "/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/opp-table";
		mdss_dp1 = "/soc@0/display-subsystem@ae00000/displayport-controller@ae98000";
		mdss_dp1_in = "/soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@0/endpoint";
		mdss_dp1_out = "/soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@1/endpoint";
		mdss_dp1_opp_table = "/soc@0/display-subsystem@ae00000/displayport-controller@ae98000/opp-table";
		mdss_dp2 = "/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000";
		mdss_dp2_in = "/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/ports/port@0/endpoint";
		mdss_dp2_out = "/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/ports/port@1/endpoint";
		mdss_dp2_opp_table = "/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/opp-table";
		mdss_dp3 = "/soc@0/display-subsystem@ae00000/displayport-controller@aea0000";
		mdss_dp3_in = "/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@0/endpoint";
		mdss_dp3_out = "/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@1/endpoint";
		mdss_dp3_opp_table = "/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/opp-table";
		edp_panel_in = "/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/aux-bus/panel/port/endpoint";
		mdss_dp2_phy = "/soc@0/phy@aec2a00";
		mdss_dp3_phy = "/soc@0/phy@aec5a00";
		dispcc = "/soc@0/clock-controller@af00000";
		pdc = "/soc@0/interrupt-controller@b220000";
		aoss_qmp = "/soc@0/power-management@c300000";
		spmi = "/soc@0/arbiter@c400000";
		spmi_bus0 = "/soc@0/arbiter@c400000/spmi@c42d000";
		pmk8550 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@0";
		pmk8550_pon = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pon@1300";
		pon_pwrkey = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pon@1300/pwrkey";
		pon_resin = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pon@1300/resin";
		pmk8550_rtc = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/rtc@6100";
		pmk8550_sdam_2 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7100";
		reboot_reason = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7100/reboot-reason@48";
		pmk8550_gpios = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/gpio@8800";
		pmk8550_pwm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pwm";
		pm8550 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@1";
		pm8550_temp_alarm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/temp-alarm@a00";
		pm8550_gpios = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/gpio@8800";
		rtmr0_default = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/gpio@8800/rtmr0-reset-n-active-state";
		usb0_3p3_reg_en = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/gpio@8800/usb0-3p3-reg-en-state";
		pm8550_flash = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/led-controller@ee00";
		pm8550_pwm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/pwm";
		pm8550ve_2 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@2";
		pm8550ve_2_temp_alarm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@2/temp-alarm@a00";
		pm8550ve_2_gpios = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@2/gpio@8800";
		pmc8380_3 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@3";
		pmc8380_3_temp_alarm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@3/temp-alarm@a00";
		pmc8380_3_gpios = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@3/gpio@8800";
		pmc8380_4 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@4";
		pmc8380_4_temp_alarm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@4/temp-alarm@a00";
		pmc8380_4_gpios = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@4/gpio@8800";
		pmc8380_5 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@5";
		pmc8380_5_temp_alarm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/temp-alarm@a00";
		pmc8380_5_gpios = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/gpio@8800";
		usb0_pwr_1p15_reg_en = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/gpio@8800/usb0-pwr-1p15-reg-en-state";
		pmc8380_6 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@6";
		pmc8380_6_temp_alarm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@6/temp-alarm@a00";
		pmc8380_6_gpios = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@6/gpio@8800";
		pm8550ve_8 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@8";
		pm8550ve_8_temp_alarm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@8/temp-alarm@a00";
		pm8550ve_8_gpios = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@8/gpio@8800";
		pm8550ve_9 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@9";
		pm8550ve_9_temp_alarm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@9/temp-alarm@a00";
		pm8550ve_9_gpios = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@9/gpio@8800";
		usb0_1p8_reg_en = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@9/gpio@8800/usb0-1p8-reg-en-state";
		pm8010 = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@c";
		pm8010_temp_alarm = "/soc@0/arbiter@c400000/spmi@c42d000/pmic@c/temp-alarm@2400";
		spmi_bus1 = "/soc@0/arbiter@c400000/spmi@c432000";
		smb2360_0 = "/soc@0/arbiter@c400000/spmi@c432000/pmic@7";
		smb2360_0_eusb2_repeater = "/soc@0/arbiter@c400000/spmi@c432000/pmic@7/phy@fd00";
		smb2360_1 = "/soc@0/arbiter@c400000/spmi@c432000/pmic@a";
		smb2360_1_eusb2_repeater = "/soc@0/arbiter@c400000/spmi@c432000/pmic@a/phy@fd00";
		smb2360_2 = "/soc@0/arbiter@c400000/spmi@c432000/pmic@b";
		smb2360_2_eusb2_repeater = "/soc@0/arbiter@c400000/spmi@c432000/pmic@b/phy@fd00";
		smb2360_3 = "/soc@0/arbiter@c400000/spmi@c432000/pmic@c";
		smb2360_3_eusb2_repeater = "/soc@0/arbiter@c400000/spmi@c432000/pmic@c/phy@fd00";
		tlmm = "/soc@0/pinctrl@f100000";
		cci0_default = "/soc@0/pinctrl@f100000/cci0-default-state";
		cci0_i2c0_default = "/soc@0/pinctrl@f100000/cci0-default-state/cci0-i2c0-default-pins";
		cci0_i2c1_default = "/soc@0/pinctrl@f100000/cci0-default-state/cci0-i2c1-default-pins";
		cci0_sleep = "/soc@0/pinctrl@f100000/cci0-sleep-state";
		cci0_i2c0_sleep = "/soc@0/pinctrl@f100000/cci0-sleep-state/cci0-i2c0-sleep-pins";
		cci0_i2c1_sleep = "/soc@0/pinctrl@f100000/cci0-sleep-state/cci0-i2c1-sleep-pins";
		cci1_default = "/soc@0/pinctrl@f100000/cci1-default-state";
		cci1_i2c0_default = "/soc@0/pinctrl@f100000/cci1-default-state/cci1-i2c0-default-pins";
		cci1_i2c1_default = "/soc@0/pinctrl@f100000/cci1-default-state/cci1-i2c1-default-pins";
		cci1_sleep = "/soc@0/pinctrl@f100000/cci1-sleep-state";
		cci1_i2c0_sleep = "/soc@0/pinctrl@f100000/cci1-sleep-state/cci1-i2c0-sleep-pins";
		cci1_i2c1_sleep = "/soc@0/pinctrl@f100000/cci1-sleep-state/cci1-i2c1-sleep-pins";
		qup_i2c0_data_clk = "/soc@0/pinctrl@f100000/qup-i2c0-data-clk-state";
		qup_i2c1_data_clk = "/soc@0/pinctrl@f100000/qup-i2c1-data-clk-state";
		qup_i2c2_data_clk = "/soc@0/pinctrl@f100000/qup-i2c2-data-clk-state";
		qup_i2c3_data_clk = "/soc@0/pinctrl@f100000/qup-i2c3-data-clk-state";
		qup_i2c4_data_clk = "/soc@0/pinctrl@f100000/qup-i2c4-data-clk-state";
		qup_i2c5_data_clk = "/soc@0/pinctrl@f100000/qup-i2c5-data-clk-state";
		qup_i2c6_data_clk = "/soc@0/pinctrl@f100000/qup-i2c6-data-clk-state";
		qup_i2c7_data_clk = "/soc@0/pinctrl@f100000/qup-i2c7-data-clk-state";
		qup_i2c8_data_clk = "/soc@0/pinctrl@f100000/qup-i2c8-data-clk-state";
		qup_i2c9_data_clk = "/soc@0/pinctrl@f100000/qup-i2c9-data-clk-state";
		qup_i2c10_data_clk = "/soc@0/pinctrl@f100000/qup-i2c10-data-clk-state";
		qup_i2c11_data_clk = "/soc@0/pinctrl@f100000/qup-i2c11-data-clk-state";
		qup_i2c12_data_clk = "/soc@0/pinctrl@f100000/qup-i2c12-data-clk-state";
		qup_i2c13_data_clk = "/soc@0/pinctrl@f100000/qup-i2c13-data-clk-state";
		qup_i2c14_data_clk = "/soc@0/pinctrl@f100000/qup-i2c14-data-clk-state";
		qup_i2c15_data_clk = "/soc@0/pinctrl@f100000/qup-i2c15-data-clk-state";
		qup_i2c16_data_clk = "/soc@0/pinctrl@f100000/qup-i2c16-data-clk-state";
		qup_i2c17_data_clk = "/soc@0/pinctrl@f100000/qup-i2c17-data-clk-state";
		qup_i2c18_data_clk = "/soc@0/pinctrl@f100000/qup-i2c18-data-clk-state";
		qup_i2c19_data_clk = "/soc@0/pinctrl@f100000/qup-i2c19-data-clk-state";
		qup_i2c20_data_clk = "/soc@0/pinctrl@f100000/qup-i2c20-data-clk-state";
		qup_i2c21_data_clk = "/soc@0/pinctrl@f100000/qup-i2c21-data-clk-state";
		qup_i2c22_data_clk = "/soc@0/pinctrl@f100000/qup-i2c22-data-clk-state";
		qup_i2c23_data_clk = "/soc@0/pinctrl@f100000/qup-i2c23-data-clk-state";
		qup_spi0_cs = "/soc@0/pinctrl@f100000/qup-spi0-cs-state";
		qup_spi0_data_clk = "/soc@0/pinctrl@f100000/qup-spi0-data-clk-state";
		qup_spi1_cs = "/soc@0/pinctrl@f100000/qup-spi1-cs-state";
		qup_spi1_data_clk = "/soc@0/pinctrl@f100000/qup-spi1-data-clk-state";
		qup_spi2_cs = "/soc@0/pinctrl@f100000/qup-spi2-cs-state";
		qup_spi2_data_clk = "/soc@0/pinctrl@f100000/qup-spi2-data-clk-state";
		qup_spi3_cs = "/soc@0/pinctrl@f100000/qup-spi3-cs-state";
		qup_spi3_data_clk = "/soc@0/pinctrl@f100000/qup-spi3-data-clk-state";
		qup_spi4_cs = "/soc@0/pinctrl@f100000/qup-spi4-cs-state";
		qup_spi4_data_clk = "/soc@0/pinctrl@f100000/qup-spi4-data-clk-state";
		qup_spi5_cs = "/soc@0/pinctrl@f100000/qup-spi5-cs-state";
		qup_spi5_data_clk = "/soc@0/pinctrl@f100000/qup-spi5-data-clk-state";
		qup_spi6_cs = "/soc@0/pinctrl@f100000/qup-spi6-cs-state";
		qup_spi6_data_clk = "/soc@0/pinctrl@f100000/qup-spi6-data-clk-state";
		qup_spi7_cs = "/soc@0/pinctrl@f100000/qup-spi7-cs-state";
		qup_spi7_data_clk = "/soc@0/pinctrl@f100000/qup-spi7-data-clk-state";
		qup_spi8_cs = "/soc@0/pinctrl@f100000/qup-spi8-cs-state";
		qup_spi8_data_clk = "/soc@0/pinctrl@f100000/qup-spi8-data-clk-state";
		qup_spi9_cs = "/soc@0/pinctrl@f100000/qup-spi9-cs-state";
		qup_spi9_data_clk = "/soc@0/pinctrl@f100000/qup-spi9-data-clk-state";
		qup_spi10_cs = "/soc@0/pinctrl@f100000/qup-spi10-cs-state";
		qup_spi10_data_clk = "/soc@0/pinctrl@f100000/qup-spi10-data-clk-state";
		qup_spi11_cs = "/soc@0/pinctrl@f100000/qup-spi11-cs-state";
		qup_spi11_data_clk = "/soc@0/pinctrl@f100000/qup-spi11-data-clk-state";
		qup_spi12_cs = "/soc@0/pinctrl@f100000/qup-spi12-cs-state";
		qup_spi12_data_clk = "/soc@0/pinctrl@f100000/qup-spi12-data-clk-state";
		qup_spi13_cs = "/soc@0/pinctrl@f100000/qup-spi13-cs-state";
		qup_spi13_data_clk = "/soc@0/pinctrl@f100000/qup-spi13-data-clk-state";
		qup_spi14_cs = "/soc@0/pinctrl@f100000/qup-spi14-cs-state";
		qup_spi14_data_clk = "/soc@0/pinctrl@f100000/qup-spi14-data-clk-state";
		qup_spi15_cs = "/soc@0/pinctrl@f100000/qup-spi15-cs-state";
		qup_spi15_data_clk = "/soc@0/pinctrl@f100000/qup-spi15-data-clk-state";
		qup_spi16_cs = "/soc@0/pinctrl@f100000/qup-spi16-cs-state";
		qup_spi16_data_clk = "/soc@0/pinctrl@f100000/qup-spi16-data-clk-state";
		qup_spi17_cs = "/soc@0/pinctrl@f100000/qup-spi17-cs-state";
		qup_spi17_data_clk = "/soc@0/pinctrl@f100000/qup-spi17-data-clk-state";
		qup_spi18_cs = "/soc@0/pinctrl@f100000/qup-spi18-cs-state";
		qup_spi18_data_clk = "/soc@0/pinctrl@f100000/qup-spi18-data-clk-state";
		qup_spi19_cs = "/soc@0/pinctrl@f100000/qup-spi19-cs-state";
		qup_spi19_data_clk = "/soc@0/pinctrl@f100000/qup-spi19-data-clk-state";
		qup_spi20_cs = "/soc@0/pinctrl@f100000/qup-spi20-cs-state";
		qup_spi20_data_clk = "/soc@0/pinctrl@f100000/qup-spi20-data-clk-state";
		qup_spi21_cs = "/soc@0/pinctrl@f100000/qup-spi21-cs-state";
		qup_spi21_data_clk = "/soc@0/pinctrl@f100000/qup-spi21-data-clk-state";
		qup_spi22_cs = "/soc@0/pinctrl@f100000/qup-spi22-cs-state";
		qup_spi22_data_clk = "/soc@0/pinctrl@f100000/qup-spi22-data-clk-state";
		qup_spi23_cs = "/soc@0/pinctrl@f100000/qup-spi23-cs-state";
		qup_spi23_data_clk = "/soc@0/pinctrl@f100000/qup-spi23-data-clk-state";
		qup_uart2_default = "/soc@0/pinctrl@f100000/qup-uart2-default-state";
		qup_uart14_default = "/soc@0/pinctrl@f100000/qup-uart14-default-state";
		qup_uart21_default = "/soc@0/pinctrl@f100000/qup-uart21-default-state";
		sdc2_default = "/soc@0/pinctrl@f100000/sdc2-default-state";
		sdc2_sleep = "/soc@0/pinctrl@f100000/sdc2-sleep-state";
		cam_rgb_default = "/soc@0/pinctrl@f100000/cam-rgb-default-state";
		cam_indicator_en = "/soc@0/pinctrl@f100000/cam-indicator-en-state";
		cam_ldo_en = "/soc@0/pinctrl@f100000/cam-ldo-en-state";
		edp_bl_en = "/soc@0/pinctrl@f100000/edp-bl-en-state";
		edp_reg_en = "/soc@0/pinctrl@f100000/edp-reg-en-state";
		eusb3_reset_n = "/soc@0/pinctrl@f100000/eusb3-reset-n-state";
		eusb5_reset_n = "/soc@0/pinctrl@f100000/eusb5-reset-n-state";
		hall_int_n_default = "/soc@0/pinctrl@f100000/hall-int-n-state";
		kybd_default = "/soc@0/pinctrl@f100000/kybd-default-state";
		nvme_reg_en = "/soc@0/pinctrl@f100000/nvme-reg-en-state";
		pcie4_default = "/soc@0/pinctrl@f100000/pcie4-default-state";
		pcie6a_default = "/soc@0/pinctrl@f100000/pcie6a-default-state";
		rtmr1_default = "/soc@0/pinctrl@f100000/rtmr1-reset-n-active-state";
		sdc2_card_det_n = "/soc@0/pinctrl@f100000/sdc2-card-det-state";
		tpad_default = "/soc@0/pinctrl@f100000/tpad-default-state";
		ts0_default = "/soc@0/pinctrl@f100000/ts0-default-state";
		usb1_pwr_1p15_reg_en = "/soc@0/pinctrl@f100000/usb1-pwr-1p15-reg-en-state";
		usb1_pwr_1p8_reg_en = "/soc@0/pinctrl@f100000/usb1-pwr-1p8-reg-en-state";
		usb1_pwr_3p3_reg_en = "/soc@0/pinctrl@f100000/usb1-pwr-3p3-reg-en-state";
		wcd_default = "/soc@0/pinctrl@f100000/wcd-reset-n-active-state";
		wcn_sw_en = "/soc@0/pinctrl@f100000/wcn-sw-en-state";
		wcn_wlan_bt_en = "/soc@0/pinctrl@f100000/wcn-wlan-bt-en-state";
		stm_out = "/soc@0/stm@10002000/out-ports/port/endpoint";
		dcc_tpdm_out = "/soc@0/tpdm@10003000/out-ports/port/endpoint";
		qdss_tpda_in0 = "/soc@0/tpda@10004000/in-ports/port@0/endpoint";
		qdss_tpda_in1 = "/soc@0/tpda@10004000/in-ports/port@1/endpoint";
		qdss_tpda_out = "/soc@0/tpda@10004000/out-ports/port/endpoint";
		qdss_tpdm_out = "/soc@0/tpdm@1000f000/out-ports/port/endpoint";
		funnel0_in6 = "/soc@0/funnel@10041000/in-ports/port@6/endpoint";
		funnel0_in7 = "/soc@0/funnel@10041000/in-ports/port@7/endpoint";
		funnel0_out = "/soc@0/funnel@10041000/out-ports/port/endpoint";
		funnel1_in2 = "/soc@0/funnel@10042000/in-ports/port@2/endpoint";
		funnel1_in5 = "/soc@0/funnel@10042000/in-ports/port@5/endpoint";
		funnel1_in6 = "/soc@0/funnel@10042000/in-ports/port@6/endpoint";
		funnel1_out = "/soc@0/funnel@10042000/out-ports/port/endpoint";
		qdss_funnel_in0 = "/soc@0/funnel@10045000/in-ports/port@0/endpoint";
		qdss_funnel_in1 = "/soc@0/funnel@10045000/in-ports/port@1/endpoint";
		qdss_funnel_out = "/soc@0/funnel@10045000/out-ports/port/endpoint";
		mxa_tpdm_out = "/soc@0/tpdm@10800000/out-ports/port/endpoint";
		gcc_tpdm_out = "/soc@0/tpdm@1082c000/out-ports/port/endpoint";
		prng_tpdm_out = "/soc@0/tpdm@10841000/out-ports/port/endpoint";
		lpass_cx_tpdm_out = "/soc@0/tpdm@10844000/out-ports/port/endpoint";
		lpass_cx_funnel_in0 = "/soc@0/funnel@10846000/in-ports/port/endpoint";
		lpass_cx_funnel_out = "/soc@0/funnel@10846000/out-ports/port/endpoint";
		qm_tpdm_out = "/soc@0/tpdm@109d0000/out-ports/port/endpoint";
		dlst_tpdm0_out = "/soc@0/tpdm@10ac0000/out-ports/port/endpoint";
		dlst_tpdm1_out = "/soc@0/tpdm@10ac1000/out-ports/port/endpoint";
		dlst_tpda_in8 = "/soc@0/tpda@10ac4000/in-ports/port@8/endpoint";
		dlst_tpda_in9 = "/soc@0/tpda@10ac4000/in-ports/port@9/endpoint";
		dlst_tpda_out = "/soc@0/tpda@10ac4000/out-ports/port/endpoint";
		dlst_funnel_in0 = "/soc@0/funnel@10ac5000/in-ports/port/endpoint";
		dlst_funnel_out = "/soc@0/funnel@10ac5000/out-ports/port/endpoint";
		aoss_funnel_in3 = "/soc@0/funnel@10b04000/in-ports/port@3/endpoint";
		aoss_funnel_in6 = "/soc@0/funnel@10b04000/in-ports/port@6/endpoint";
		aoss_funnel_in7 = "/soc@0/funnel@10b04000/in-ports/port@7/endpoint";
		aoss_funnel_out = "/soc@0/funnel@10b04000/out-ports/port/endpoint";
		etf0 = "/soc@0/tmc@10b05000";
		etf0_in = "/soc@0/tmc@10b05000/in-ports/port/endpoint";
		etf0_out = "/soc@0/tmc@10b05000/out-ports/port/endpoint";
		swao_rep_in = "/soc@0/replicator@10b06000/in-ports/port/endpoint";
		swao_rep_out1 = "/soc@0/replicator@10b06000/out-ports/port/endpoint";
		aoss_tpda_in0 = "/soc@0/tpda@10b08000/in-ports/port@0/endpoint";
		aoss_tpda_in1 = "/soc@0/tpda@10b08000/in-ports/port@1/endpoint";
		aoss_tpda_in2 = "/soc@0/tpda@10b08000/in-ports/port@2/endpoint";
		aoss_tpda_in3 = "/soc@0/tpda@10b08000/in-ports/port@3/endpoint";
		aoss_tpda_in4 = "/soc@0/tpda@10b08000/in-ports/port@4/endpoint";
		aoss_tpda_out = "/soc@0/tpda@10b08000/out-ports/port/endpoint";
		aoss_tpdm0_out = "/soc@0/tpdm@10b09000/out-ports/port/endpoint";
		aoss_tpdm1_out = "/soc@0/tpdm@10b0a000/out-ports/port/endpoint";
		aoss_tpdm2_out = "/soc@0/tpdm@10b0b000/out-ports/port/endpoint";
		aoss_tpdm3_out = "/soc@0/tpdm@10b0c000/out-ports/port/endpoint";
		aoss_tpdm4_out = "/soc@0/tpdm@10b0d000/out-ports/port/endpoint";
		lpicc_tpdm_out = "/soc@0/tpdm@10b20000/out-ports/port/endpoint";
		ddr_lpi_tpda_in = "/soc@0/tpda@10b23000/in-ports/port/endpoint";
		ddr_lpi_tpda_out = "/soc@0/tpda@10b23000/out-ports/port/endpoint";
		ddr_lpi_funnel_in0 = "/soc@0/funnel@10b24000/in-ports/port/endpoint";
		ddr_lpi_funnel_out = "/soc@0/funnel@10b24000/out-ports/port/endpoint";
		mm_tpdm_out = "/soc@0/tpdm@10c08000/out-ports/port/endpoint";
		mm_funnel_in4 = "/soc@0/funnel@10c0b000/in-ports/port@4/endpoint";
		mm_funnel_out = "/soc@0/funnel@10c0b000/out-ports/port/endpoint";
		dlct1_tpdm_out = "/soc@0/tpdm@10c28000/out-ports/port/endpoint";
		ipcc_tpdm_out = "/soc@0/tpdm@10c29000/out-ports/port/endpoint";
		dlct1_tpda_in4 = "/soc@0/tpda@10c2b000/in-ports/port@4/endpoint";
		dlct1_tpda_in19 = "/soc@0/tpda@10c2b000/in-ports/port@13/endpoint";
		dlct1_tpda_in20 = "/soc@0/tpda@10c2b000/in-ports/port@14/endpoint";
		dlct1_tpda_in21 = "/soc@0/tpda@10c2b000/in-ports/port@15/endpoint";
		dlct1_tpda_in26 = "/soc@0/tpda@10c2b000/in-ports/port@1a/endpoint";
		dlct1_tpda_in27 = "/soc@0/tpda@10c2b000/in-ports/port@1b/endpoint";
		dlct1_tpda_out = "/soc@0/tpda@10c2b000/out-ports/port/endpoint";
		dlct1_funnel_in0 = "/soc@0/funnel@10c2c000/in-ports/port@0/endpoint";
		dlct1_funnel_in4 = "/soc@0/funnel@10c2c000/in-ports/port@4/endpoint";
		dlct1_funnel_in5 = "/soc@0/funnel@10c2c000/in-ports/port@5/endpoint";
		dlct1_funnel_out = "/soc@0/funnel@10c2c000/out-ports/port/endpoint";
		dlct2_tpdm0_out = "/soc@0/tpdm@10c38000/out-ports/port/endpoint";
		dlct2_tpdm1_out = "/soc@0/tpdm@10c39000/out-ports/port/endpoint";
		dlct2_tpda_in4 = "/soc@0/tpda@10c3c000/in-ports/port@4/endpoint";
		dlct2_tpda_in15 = "/soc@0/tpda@10c3c000/in-ports/port@f/endpoint";
		dlct2_tpda_in16 = "/soc@0/tpda@10c3c000/in-ports/port@10/endpoint";
		dlct2_tpda_in17 = "/soc@0/tpda@10c3c000/in-ports/port@11/endpoint";
		dlct2_tpda_out = "/soc@0/tpda@10c3c000/out-ports/port/endpoint";
		dlct2_funnel_in0 = "/soc@0/funnel@10c3d000/in-ports/port/endpoint";
		dlct2_funnel_out = "/soc@0/funnel@10c3d000/out-ports/port/endpoint";
		tmess_tpdm1_out = "/soc@0/tpdm@10cc1000/out-ports/port/endpoint";
		tmess_tpda_in2 = "/soc@0/tpda@10cc4000/in-ports/port@2/endpoint";
		tmess_tpda_out = "/soc@0/tpda@10cc4000/out-ports/port/endpoint";
		tmess_funnel_in0 = "/soc@0/funnel@10cc5000/in-ports/port/endpoint";
		tmess_funnel_out = "/soc@0/funnel@10cc5000/out-ports/port/endpoint";
		ddr_funnel0_in6 = "/soc@0/funnel@10d04000/in-ports/port@6/endpoint";
		ddr_funnel0_out = "/soc@0/funnel@10d04000/out-ports/port/endpoint";
		llcc0_tpdm_out = "/soc@0/tpdm@10d08000/out-ports/port/endpoint";
		llcc1_tpdm_out = "/soc@0/tpdm@10d09000/out-ports/port/endpoint";
		llcc2_tpdm_out = "/soc@0/tpdm@10d0a000/out-ports/port/endpoint";
		llcc3_tpdm_out = "/soc@0/tpdm@10d0b000/out-ports/port/endpoint";
		llcc4_tpdm_out = "/soc@0/tpdm@10d0c000/out-ports/port/endpoint";
		llcc5_tpdm_out = "/soc@0/tpdm@10d0d000/out-ports/port/endpoint";
		llcc6_tpdm_out = "/soc@0/tpdm@10d0e000/out-ports/port/endpoint";
		llcc7_tpdm_out = "/soc@0/tpdm@10d0f000/out-ports/port/endpoint";
		llcc_tpda_in0 = "/soc@0/tpda@10d12000/in-ports/port@0/endpoint";
		llcc_tpda_in1 = "/soc@0/tpda@10d12000/in-ports/port@1/endpoint";
		llcc_tpda_in2 = "/soc@0/tpda@10d12000/in-ports/port@2/endpoint";
		llcc_tpda_in3 = "/soc@0/tpda@10d12000/in-ports/port@3/endpoint";
		llcc_tpda_in4 = "/soc@0/tpda@10d12000/in-ports/port@4/endpoint";
		llcc_tpda_in5 = "/soc@0/tpda@10d12000/in-ports/port@5/endpoint";
		llcc_tpda_in6 = "/soc@0/tpda@10d12000/in-ports/port@6/endpoint";
		llcc_tpda_in7 = "/soc@0/tpda@10d12000/in-ports/port@7/endpoint";
		llcc_tpda_out = "/soc@0/tpda@10d12000/out-ports/port/endpoint";
		ddr_funnel1_in0 = "/soc@0/funnel@10d13000/in-ports/port/endpoint";
		ddr_funnel1_out = "/soc@0/funnel@10d13000/out-ports/port/endpoint";
		apps_smmu = "/soc@0/iommu@15000000";
		pcie_smmu = "/soc@0/iommu@15400000";
		intc = "/soc@0/interrupt-controller@17000000";
		gic_its = "/soc@0/interrupt-controller@17000000/msi-controller@17040000";
		cpucp_mbox = "/soc@0/mailbox@17430000";
		apps_rsc = "/soc@0/rsc@17500000";
		apps_bcm_voter = "/soc@0/rsc@17500000/bcm-voter";
		rpmhcc = "/soc@0/rsc@17500000/clock-controller";
		rpmhpd = "/soc@0/rsc@17500000/power-controller";
		rpmhpd_opp_table = "/soc@0/rsc@17500000/power-controller/opp-table";
		rpmhpd_opp_ret = "/soc@0/rsc@17500000/power-controller/opp-table/opp-16";
		rpmhpd_opp_min_svs = "/soc@0/rsc@17500000/power-controller/opp-table/opp-48";
		rpmhpd_opp_low_svs_d2 = "/soc@0/rsc@17500000/power-controller/opp-table/opp-52";
		rpmhpd_opp_low_svs_d1 = "/soc@0/rsc@17500000/power-controller/opp-table/opp-56";
		rpmhpd_opp_low_svs_d0 = "/soc@0/rsc@17500000/power-controller/opp-table/opp-60";
		rpmhpd_opp_low_svs = "/soc@0/rsc@17500000/power-controller/opp-table/opp-64";
		rpmhpd_opp_low_svs_l1 = "/soc@0/rsc@17500000/power-controller/opp-table/opp-80";
		rpmhpd_opp_svs = "/soc@0/rsc@17500000/power-controller/opp-table/opp-128";
		rpmhpd_opp_svs_l0 = "/soc@0/rsc@17500000/power-controller/opp-table/opp-144";
		rpmhpd_opp_svs_l1 = "/soc@0/rsc@17500000/power-controller/opp-table/opp-192";
		rpmhpd_opp_nom = "/soc@0/rsc@17500000/power-controller/opp-table/opp-256";
		rpmhpd_opp_nom_l1 = "/soc@0/rsc@17500000/power-controller/opp-table/opp-320";
		rpmhpd_opp_nom_l2 = "/soc@0/rsc@17500000/power-controller/opp-table/opp-336";
		rpmhpd_opp_turbo = "/soc@0/rsc@17500000/power-controller/opp-table/opp-384";
		rpmhpd_opp_turbo_l1 = "/soc@0/rsc@17500000/power-controller/opp-table/opp-416";
		vreg_bob1 = "/soc@0/rsc@17500000/regulators-0/bob1";
		vreg_bob2 = "/soc@0/rsc@17500000/regulators-0/bob2";
		vreg_l1b_1p8 = "/soc@0/rsc@17500000/regulators-0/ldo1";
		vreg_l2b_3p0 = "/soc@0/rsc@17500000/regulators-0/ldo2";
		vreg_l4b_1p8 = "/soc@0/rsc@17500000/regulators-0/ldo4";
		vreg_l6b_1p8 = "/soc@0/rsc@17500000/regulators-0/ldo6";
		vreg_l7b_2p8 = "/soc@0/rsc@17500000/regulators-0/ldo7";
		vreg_l8b_3p0 = "/soc@0/rsc@17500000/regulators-0/ldo8";
		vreg_l9b_2p9 = "/soc@0/rsc@17500000/regulators-0/ldo9";
		vreg_l12b_1p2 = "/soc@0/rsc@17500000/regulators-0/ldo12";
		vreg_l13b_3p0 = "/soc@0/rsc@17500000/regulators-0/ldo13";
		vreg_l14b_3p0 = "/soc@0/rsc@17500000/regulators-0/ldo14";
		vreg_l15b_1p8 = "/soc@0/rsc@17500000/regulators-0/ldo15";
		vreg_s4c_1p8 = "/soc@0/rsc@17500000/regulators-1/smps4";
		vreg_l1c_1p2 = "/soc@0/rsc@17500000/regulators-1/ldo1";
		vreg_l2c_0p8 = "/soc@0/rsc@17500000/regulators-1/ldo2";
		vreg_l3c_0p8 = "/soc@0/rsc@17500000/regulators-1/ldo3";
		vreg_l1d_0p8 = "/soc@0/rsc@17500000/regulators-2/ldo1";
		vreg_l2d_0p9 = "/soc@0/rsc@17500000/regulators-2/ldo2";
		vreg_l3d_1p8 = "/soc@0/rsc@17500000/regulators-2/ldo3";
		vreg_l2e_0p8 = "/soc@0/rsc@17500000/regulators-3/ldo2";
		vreg_l3e_1p2 = "/soc@0/rsc@17500000/regulators-3/ldo3";
		vreg_s1f_0p7 = "/soc@0/rsc@17500000/regulators-4/smps1";
		vreg_l1i_1p8 = "/soc@0/rsc@17500000/regulators-6/ldo1";
		vreg_l2i_1p2 = "/soc@0/rsc@17500000/regulators-6/ldo2";
		vreg_l3i_0p8 = "/soc@0/rsc@17500000/regulators-6/ldo3";
		vreg_s5j_1p2 = "/soc@0/rsc@17500000/regulators-7/smps5";
		vreg_l1j_0p8 = "/soc@0/rsc@17500000/regulators-7/ldo1";
		vreg_l2j_1p2 = "/soc@0/rsc@17500000/regulators-7/ldo2";
		vreg_l3j_0p8 = "/soc@0/rsc@17500000/regulators-7/ldo3";
		sram = "/soc@0/sram@18b4e000";
		cpu_scp_lpri0 = "/soc@0/sram@18b4e000/scp-sram-section@0";
		cpu_scp_lpri1 = "/soc@0/sram@18b4e000/scp-sram-section@200";
		sbsa_watchdog = "/soc@0/watchdog@1c840000";
		llcc_bwmon_opp_table = "/soc@0/pmu@24091000/opp-table";
		bwmon_cluster0 = "/soc@0/pmu@240b3400";
		bwmon_cluster2 = "/soc@0/pmu@240b5400";
		cpu_bwmon_opp_table = "/soc@0/pmu@240b5400/opp-table";
		remoteproc_cdsp = "/soc@0/remoteproc@32300000";
		thermal_zones = "/thermal-zones";
		gpuss0_alert0 = "/thermal-zones/gpuss-0-thermal/trips/trip-point0";
		gpuss1_alert0 = "/thermal-zones/gpuss-1-thermal/trips/trip-point0";
		gpuss2_alert0 = "/thermal-zones/gpuss-2-thermal/trips/trip-point0";
		gpuss3_alert0 = "/thermal-zones/gpuss-3-thermal/trips/trip-point0";
		gpuss4_alert0 = "/thermal-zones/gpuss-4-thermal/trips/trip-point0";
		gpuss5_alert0 = "/thermal-zones/gpuss-5-thermal/trips/trip-point0";
		gpuss6_alert0 = "/thermal-zones/gpuss-6-thermal/trips/trip-point0";
		gpuss7_alert0 = "/thermal-zones/gpuss-7-thermal/trips/trip-point0";
		pmc8380_6_thermal = "/thermal-zones/pmc8380-6-thermal";
		wcd938x = "/audio-codec";
		pmic_glink_ss0_hs_in = "/pmic-glink/connector@0/ports/port@0/endpoint";
		pmic_glink_ss0_ss_in = "/pmic-glink/connector@0/ports/port@1/endpoint";
		pmic_glink_ss0_con_sbu_in = "/pmic-glink/connector@0/ports/port@2/endpoint";
		pmic_glink_ss1_hs_in = "/pmic-glink/connector@1/ports/port@0/endpoint";
		pmic_glink_ss1_ss_in = "/pmic-glink/connector@1/ports/port@1/endpoint";
		pmic_glink_ss1_con_sbu_in = "/pmic-glink/connector@1/ports/port@2/endpoint";
		sound = "/sound";
		vreg_cam_1p8 = "/regulator-cam-1p8";
		vreg_edp_3p3 = "/regulator-edp-3p3";
		vreg_nvme = "/regulator-nvme";
		vreg_rtmr0_1p15 = "/regulator-rtmr0-1p15";
		vreg_rtmr0_1p8 = "/regulator-rtmr0-1p8";
		vreg_rtmr0_3p3 = "/regulator-rtmr0-3p3";
		vreg_rtmr1_1p15 = "/regulator-rtmr1-1p15";
		vreg_rtmr1_1p8 = "/regulator-rtmr1-1p8";
		vreg_rtmr1_3p3 = "/regulator-rtmr1-3p3";
		vph_pwr = "/regulator-vph-pwr";
		vreg_wcn_3p3 = "/regulator-wcn-3p3";
		vreg_wcn_0p95 = "/regulator-wcn-0p95";
		vreg_wcn_1p9 = "/regulator-wcn-1p9";
		vreg_pmu_rfa_cmn = "/wcn7850-pmu/regulators/ldo0";
		vreg_pmu_aon_0p59 = "/wcn7850-pmu/regulators/ldo1";
		vreg_pmu_wlcx_0p8 = "/wcn7850-pmu/regulators/ldo2";
		vreg_pmu_wlmx_0p85 = "/wcn7850-pmu/regulators/ldo3";
		vreg_pmu_btcmx_0p85 = "/wcn7850-pmu/regulators/ldo4";
		vreg_pmu_rfa_0p8 = "/wcn7850-pmu/regulators/ldo5";
		vreg_pmu_rfa_1p2 = "/wcn7850-pmu/regulators/ldo6";
		vreg_pmu_rfa_1p8 = "/wcn7850-pmu/regulators/ldo7";
		vreg_pmu_pcie_0p9 = "/wcn7850-pmu/regulators/ldo8";
		vreg_pmu_pcie_1p8 = "/wcn7850-pmu/regulators/ldo9";
	};
};
