#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SPI_miso_s */
SPI_miso_s__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_miso_s__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_miso_s__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_miso_s__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_miso_s__0__HSIOM_GPIO EQU 0
SPI_miso_s__0__HSIOM_I2C EQU 14
SPI_miso_s__0__HSIOM_I2C_SDA EQU 14
SPI_miso_s__0__HSIOM_MASK EQU 0x000000F0
SPI_miso_s__0__HSIOM_SHIFT EQU 4
SPI_miso_s__0__HSIOM_SPI EQU 15
SPI_miso_s__0__HSIOM_SPI_MISO EQU 15
SPI_miso_s__0__HSIOM_UART EQU 9
SPI_miso_s__0__HSIOM_UART_TX EQU 9
SPI_miso_s__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_miso_s__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_miso_s__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_miso_s__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_miso_s__0__MASK EQU 0x02
SPI_miso_s__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_miso_s__0__OUT_SEL_SHIFT EQU 2
SPI_miso_s__0__OUT_SEL_VAL EQU -1
SPI_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_miso_s__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_miso_s__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_miso_s__0__PORT EQU 1
SPI_miso_s__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_miso_s__0__SHIFT EQU 1
SPI_miso_s__DR EQU CYREG_GPIO_PRT1_DR
SPI_miso_s__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_miso_s__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_miso_s__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_miso_s__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_miso_s__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_miso_s__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_miso_s__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_miso_s__MASK EQU 0x02
SPI_miso_s__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_miso_s__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_miso_s__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_miso_s__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_miso_s__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_miso_s__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_miso_s__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_miso_s__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_miso_s__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_miso_s__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_miso_s__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_miso_s__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_miso_s__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_miso_s__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_miso_s__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_miso_s__PC EQU CYREG_GPIO_PRT1_PC
SPI_miso_s__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_miso_s__PORT EQU 1
SPI_miso_s__PS EQU CYREG_GPIO_PRT1_PS
SPI_miso_s__SHIFT EQU 1

/* SPI_mosi_s */
SPI_mosi_s__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_mosi_s__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_mosi_s__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_mosi_s__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_mosi_s__0__HSIOM_GPIO EQU 0
SPI_mosi_s__0__HSIOM_I2C EQU 14
SPI_mosi_s__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_s__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_s__0__HSIOM_SHIFT EQU 0
SPI_mosi_s__0__HSIOM_SPI EQU 15
SPI_mosi_s__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_s__0__HSIOM_UART EQU 9
SPI_mosi_s__0__HSIOM_UART_RX EQU 9
SPI_mosi_s__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_mosi_s__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_mosi_s__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_mosi_s__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_mosi_s__0__MASK EQU 0x01
SPI_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_mosi_s__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_mosi_s__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_mosi_s__0__PORT EQU 1
SPI_mosi_s__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_mosi_s__0__SHIFT EQU 0
SPI_mosi_s__DR EQU CYREG_GPIO_PRT1_DR
SPI_mosi_s__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_mosi_s__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_mosi_s__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_mosi_s__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_mosi_s__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_mosi_s__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_mosi_s__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_mosi_s__MASK EQU 0x01
SPI_mosi_s__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_mosi_s__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_mosi_s__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_mosi_s__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_mosi_s__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_mosi_s__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_mosi_s__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_mosi_s__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_mosi_s__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_mosi_s__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_mosi_s__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_mosi_s__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_mosi_s__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_mosi_s__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_mosi_s__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_mosi_s__PC EQU CYREG_GPIO_PRT1_PC
SPI_mosi_s__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_mosi_s__PORT EQU 1
SPI_mosi_s__PS EQU CYREG_GPIO_PRT1_PS
SPI_mosi_s__SHIFT EQU 0

/* SPI_SCB */
SPI_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* SPI_SCBCLK */
SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
SPI_SCBCLK__DIV_ID EQU 0x00000041
SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* SPI_sclk_s */
SPI_sclk_s__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_sclk_s__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_sclk_s__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_sclk_s__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_sclk_s__0__HSIOM_GPIO EQU 0
SPI_sclk_s__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_s__0__HSIOM_SHIFT EQU 8
SPI_sclk_s__0__HSIOM_SPI EQU 15
SPI_sclk_s__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_s__0__HSIOM_UART EQU 9
SPI_sclk_s__0__HSIOM_UART_CTS EQU 9
SPI_sclk_s__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_sclk_s__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_sclk_s__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_sclk_s__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_sclk_s__0__MASK EQU 0x04
SPI_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_sclk_s__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_sclk_s__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_sclk_s__0__PORT EQU 1
SPI_sclk_s__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_sclk_s__0__SHIFT EQU 2
SPI_sclk_s__DR EQU CYREG_GPIO_PRT1_DR
SPI_sclk_s__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_sclk_s__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_sclk_s__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_sclk_s__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_sclk_s__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_sclk_s__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_sclk_s__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_sclk_s__MASK EQU 0x04
SPI_sclk_s__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_sclk_s__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_sclk_s__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_sclk_s__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_sclk_s__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_sclk_s__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_sclk_s__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_sclk_s__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_sclk_s__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_sclk_s__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_sclk_s__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_sclk_s__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_sclk_s__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_sclk_s__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_sclk_s__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_sclk_s__PC EQU CYREG_GPIO_PRT1_PC
SPI_sclk_s__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_sclk_s__PORT EQU 1
SPI_sclk_s__PS EQU CYREG_GPIO_PRT1_PS
SPI_sclk_s__SHIFT EQU 2

/* SPI_ss_s */
SPI_ss_s__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_ss_s__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_ss_s__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_ss_s__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_ss_s__0__HSIOM_GPIO EQU 0
SPI_ss_s__0__HSIOM_MASK EQU 0x0000F000
SPI_ss_s__0__HSIOM_SHIFT EQU 12
SPI_ss_s__0__HSIOM_SPI EQU 15
SPI_ss_s__0__HSIOM_SPI_SELECT0 EQU 15
SPI_ss_s__0__HSIOM_UART EQU 9
SPI_ss_s__0__HSIOM_UART_RTS EQU 9
SPI_ss_s__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_ss_s__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_ss_s__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_ss_s__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_ss_s__0__MASK EQU 0x08
SPI_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_ss_s__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_ss_s__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_ss_s__0__PORT EQU 1
SPI_ss_s__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_ss_s__0__SHIFT EQU 3
SPI_ss_s__DR EQU CYREG_GPIO_PRT1_DR
SPI_ss_s__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_ss_s__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_ss_s__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_ss_s__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_ss_s__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_ss_s__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_ss_s__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_ss_s__MASK EQU 0x08
SPI_ss_s__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_ss_s__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_ss_s__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_ss_s__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_ss_s__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_ss_s__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_ss_s__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_ss_s__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_ss_s__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_ss_s__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_ss_s__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_ss_s__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_ss_s__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_ss_s__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_ss_s__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_ss_s__PC EQU CYREG_GPIO_PRT1_PC
SPI_ss_s__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_ss_s__PORT EQU 1
SPI_ss_s__PS EQU CYREG_GPIO_PRT1_PS
SPI_ss_s__SHIFT EQU 3

/* PWM1 */
PWM1__0__DR EQU CYREG_GPIO_PRT0_DR
PWM1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM1__0__HSIOM_MASK EQU 0xF0000000
PWM1__0__HSIOM_SHIFT EQU 28
PWM1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM1__0__INTR EQU CYREG_GPIO_PRT0_INTR
PWM1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM1__0__MASK EQU 0x80
PWM1__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
PWM1__0__OUT_SEL_SHIFT EQU 14
PWM1__0__OUT_SEL_VAL EQU 2
PWM1__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
PWM1__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
PWM1__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
PWM1__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
PWM1__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
PWM1__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
PWM1__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
PWM1__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
PWM1__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
PWM1__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
PWM1__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
PWM1__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
PWM1__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
PWM1__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
PWM1__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
PWM1__0__PC EQU CYREG_GPIO_PRT0_PC
PWM1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM1__0__PORT EQU 0
PWM1__0__PS EQU CYREG_GPIO_PRT0_PS
PWM1__0__SHIFT EQU 7
PWM1__DR EQU CYREG_GPIO_PRT0_DR
PWM1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM1__INTR EQU CYREG_GPIO_PRT0_INTR
PWM1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM1__MASK EQU 0x80
PWM1__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
PWM1__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
PWM1__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
PWM1__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
PWM1__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
PWM1__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
PWM1__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
PWM1__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
PWM1__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
PWM1__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
PWM1__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
PWM1__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
PWM1__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
PWM1__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
PWM1__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
PWM1__PC EQU CYREG_GPIO_PRT0_PC
PWM1__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM1__PORT EQU 0
PWM1__PS EQU CYREG_GPIO_PRT0_PS
PWM1__SHIFT EQU 7

/* PWM2 */
PWM2__0__DR EQU CYREG_GPIO_PRT3_DR
PWM2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PWM2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PWM2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PWM2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWM2__0__HSIOM_MASK EQU 0x000F0000
PWM2__0__HSIOM_SHIFT EQU 16
PWM2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PWM2__0__INTR EQU CYREG_GPIO_PRT3_INTR
PWM2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PWM2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PWM2__0__MASK EQU 0x10
PWM2__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
PWM2__0__OUT_SEL_SHIFT EQU 8
PWM2__0__OUT_SEL_VAL EQU 0
PWM2__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
PWM2__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
PWM2__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
PWM2__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
PWM2__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
PWM2__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
PWM2__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
PWM2__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
PWM2__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
PWM2__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
PWM2__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
PWM2__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
PWM2__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
PWM2__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
PWM2__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
PWM2__0__PC EQU CYREG_GPIO_PRT3_PC
PWM2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
PWM2__0__PORT EQU 3
PWM2__0__PS EQU CYREG_GPIO_PRT3_PS
PWM2__0__SHIFT EQU 4
PWM2__DR EQU CYREG_GPIO_PRT3_DR
PWM2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PWM2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PWM2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PWM2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PWM2__INTR EQU CYREG_GPIO_PRT3_INTR
PWM2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PWM2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PWM2__MASK EQU 0x10
PWM2__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
PWM2__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
PWM2__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
PWM2__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
PWM2__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
PWM2__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
PWM2__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
PWM2__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
PWM2__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
PWM2__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
PWM2__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
PWM2__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
PWM2__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
PWM2__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
PWM2__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
PWM2__PC EQU CYREG_GPIO_PRT3_PC
PWM2__PC2 EQU CYREG_GPIO_PRT3_PC2
PWM2__PORT EQU 3
PWM2__PS EQU CYREG_GPIO_PRT3_PS
PWM2__SHIFT EQU 4

/* PWM3 */
PWM3__0__DR EQU CYREG_GPIO_PRT4_DR
PWM3__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
PWM3__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
PWM3__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
PWM3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PWM3__0__HSIOM_MASK EQU 0x0000F000
PWM3__0__HSIOM_SHIFT EQU 12
PWM3__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
PWM3__0__INTR EQU CYREG_GPIO_PRT4_INTR
PWM3__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
PWM3__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
PWM3__0__MASK EQU 0x08
PWM3__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
PWM3__0__OUT_SEL_SHIFT EQU 6
PWM3__0__OUT_SEL_VAL EQU 0
PWM3__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
PWM3__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
PWM3__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
PWM3__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
PWM3__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
PWM3__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
PWM3__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
PWM3__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
PWM3__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
PWM3__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
PWM3__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
PWM3__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
PWM3__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
PWM3__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
PWM3__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
PWM3__0__PC EQU CYREG_GPIO_PRT4_PC
PWM3__0__PC2 EQU CYREG_GPIO_PRT4_PC2
PWM3__0__PORT EQU 4
PWM3__0__PS EQU CYREG_GPIO_PRT4_PS
PWM3__0__SHIFT EQU 3
PWM3__DR EQU CYREG_GPIO_PRT4_DR
PWM3__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
PWM3__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
PWM3__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
PWM3__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
PWM3__INTR EQU CYREG_GPIO_PRT4_INTR
PWM3__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
PWM3__INTSTAT EQU CYREG_GPIO_PRT4_INTR
PWM3__MASK EQU 0x08
PWM3__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
PWM3__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
PWM3__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
PWM3__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
PWM3__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
PWM3__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
PWM3__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
PWM3__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
PWM3__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
PWM3__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
PWM3__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
PWM3__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
PWM3__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
PWM3__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
PWM3__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
PWM3__PC EQU CYREG_GPIO_PRT4_PC
PWM3__PC2 EQU CYREG_GPIO_PRT4_PC2
PWM3__PORT EQU 4
PWM3__PS EQU CYREG_GPIO_PRT4_PS
PWM3__SHIFT EQU 3

/* PWM4 */
PWM4__0__DR EQU CYREG_GPIO_PRT1_DR
PWM4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM4__0__HSIOM_MASK EQU 0xF0000000
PWM4__0__HSIOM_SHIFT EQU 28
PWM4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM4__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWM4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM4__0__MASK EQU 0x80
PWM4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM4__0__OUT_SEL_SHIFT EQU 14
PWM4__0__OUT_SEL_VAL EQU 2
PWM4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM4__0__PC EQU CYREG_GPIO_PRT1_PC
PWM4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM4__0__PORT EQU 1
PWM4__0__PS EQU CYREG_GPIO_PRT1_PS
PWM4__0__SHIFT EQU 7
PWM4__DR EQU CYREG_GPIO_PRT1_DR
PWM4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM4__INTR EQU CYREG_GPIO_PRT1_INTR
PWM4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM4__MASK EQU 0x80
PWM4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM4__PC EQU CYREG_GPIO_PRT1_PC
PWM4__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM4__PORT EQU 1
PWM4__PS EQU CYREG_GPIO_PRT1_PS
PWM4__SHIFT EQU 7

/* SRV1_PWMUDB */
SRV1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
SRV1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
SRV1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
SRV1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL7
SRV1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST7
SRV1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL7
SRV1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST7
SRV1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
SRV1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
SRV1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
SRV1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK7
SRV1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
SRV1_PWMUDB_genblk8_stsreg__0__POS EQU 0
SRV1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
SRV1_PWMUDB_genblk8_stsreg__1__POS EQU 1
SRV1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
SRV1_PWMUDB_genblk8_stsreg__2__POS EQU 2
SRV1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
SRV1_PWMUDB_genblk8_stsreg__3__POS EQU 3
SRV1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
SRV1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK7
SRV1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
SRV1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
SRV1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
SRV1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST7
SRV1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST7
SRV1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST7
SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A06
SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A16
SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D06
SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D16
SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F06
SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F16
SRV1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A6
SRV1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A06
SRV1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A16
SRV1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D6
SRV1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D06
SRV1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D16
SRV1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
SRV1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F6
SRV1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F06
SRV1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F16
SRV1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A7
SRV1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A07
SRV1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A17
SRV1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D7
SRV1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D07
SRV1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D17
SRV1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
SRV1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F7
SRV1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F07
SRV1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F17
SRV1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
SRV1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7

/* SRV2_PWMUDB */
SRV2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
SRV2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL5
SRV2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL5
SRV2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL5
SRV2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL5
SRV2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK5
SRV2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK5
SRV2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK5
SRV2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK5
SRV2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
SRV2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
SRV2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
SRV2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL5
SRV2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
SRV2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL5
SRV2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
SRV2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
SRV2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
SRV2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
SRV2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK5
SRV2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
SRV2_PWMUDB_genblk8_stsreg__0__POS EQU 0
SRV2_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
SRV2_PWMUDB_genblk8_stsreg__1__POS EQU 1
SRV2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
SRV2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST5
SRV2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
SRV2_PWMUDB_genblk8_stsreg__2__POS EQU 2
SRV2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
SRV2_PWMUDB_genblk8_stsreg__3__POS EQU 3
SRV2_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
SRV2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK5
SRV2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
SRV2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
SRV2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
SRV2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST5
SRV2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST5
SRV2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST5
SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A04
SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A14
SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D04
SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D14
SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F04
SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F14
SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A04
SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A14
SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D04
SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D14
SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F04
SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F14
SRV2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A4
SRV2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A04
SRV2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A14
SRV2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D4
SRV2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D04
SRV2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D14
SRV2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
SRV2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F4
SRV2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F04
SRV2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F14
SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A05
SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A15
SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D05
SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D15
SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F05
SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F15
SRV2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A5
SRV2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A05
SRV2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A15
SRV2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D5
SRV2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D05
SRV2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D15
SRV2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
SRV2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F5
SRV2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F05
SRV2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F15
SRV2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
SRV2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5

/* SRV3_PWMUDB */
SRV3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
SRV3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL3
SRV3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL3
SRV3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL3
SRV3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL3
SRV3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK3
SRV3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK3
SRV3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK3
SRV3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK3
SRV3_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
SRV3_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL3
SRV3_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL3
SRV3_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK3
SRV3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
SRV3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
SRV3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SRV3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
SRV3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
SRV3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL3
SRV3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
SRV3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
SRV3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SRV3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SRV3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
SRV3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
SRV3_PWMUDB_genblk8_stsreg__0__POS EQU 0
SRV3_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
SRV3_PWMUDB_genblk8_stsreg__1__POS EQU 1
SRV3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
SRV3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST3
SRV3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
SRV3_PWMUDB_genblk8_stsreg__2__POS EQU 2
SRV3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
SRV3_PWMUDB_genblk8_stsreg__3__POS EQU 3
SRV3_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK3
SRV3_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
SRV3_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST3
SRV3_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
SRV3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
SRV3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SRV3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SRV3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SRV3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
SRV3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
SRV3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A02
SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A12
SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D02
SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D12
SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F02
SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F12
SRV3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
SRV3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A02
SRV3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A12
SRV3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
SRV3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D02
SRV3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D12
SRV3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SRV3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
SRV3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F02
SRV3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F12
SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A03
SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A13
SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D03
SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D13
SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F03
SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F13
SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_A0_REG EQU CYREG_UDB_W32_A03
SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_A1_REG EQU CYREG_UDB_W32_A13
SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_D0_REG EQU CYREG_UDB_W32_D03
SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_D1_REG EQU CYREG_UDB_W32_D13
SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_F0_REG EQU CYREG_UDB_W32_F03
SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_F1_REG EQU CYREG_UDB_W32_F13
SRV3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
SRV3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A03
SRV3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A13
SRV3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
SRV3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D03
SRV3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D13
SRV3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SRV3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
SRV3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F03
SRV3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F13
SRV3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SRV3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3

/* SRV4_PWMUDB */
SRV4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SRV4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
SRV4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
SRV4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
SRV4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
SRV4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
SRV4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
SRV4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
SRV4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
SRV4_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL0
SRV4_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL0
SRV4_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL0
SRV4_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK0
SRV4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
SRV4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
SRV4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SRV4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
SRV4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
SRV4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
SRV4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
SRV4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
SRV4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SRV4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SRV4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
SRV4_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
SRV4_PWMUDB_genblk8_stsreg__0__POS EQU 0
SRV4_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
SRV4_PWMUDB_genblk8_stsreg__1__POS EQU 1
SRV4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SRV4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
SRV4_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
SRV4_PWMUDB_genblk8_stsreg__2__POS EQU 2
SRV4_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
SRV4_PWMUDB_genblk8_stsreg__3__POS EQU 3
SRV4_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK1
SRV4_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
SRV4_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST1
SRV4_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
SRV4_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
SRV4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SRV4_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A00
SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A10
SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D00
SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D10
SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL0
SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F00
SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F10
SRV4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
SRV4_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A00
SRV4_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A10
SRV4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
SRV4_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D00
SRV4_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D10
SRV4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SRV4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
SRV4_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F00
SRV4_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F10
SRV4_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SRV4_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
SRV4_PWMUDB_sP16_pwmdp_u1__32BIT_A0_REG EQU CYREG_UDB_W32_A01
SRV4_PWMUDB_sP16_pwmdp_u1__32BIT_A1_REG EQU CYREG_UDB_W32_A11
SRV4_PWMUDB_sP16_pwmdp_u1__32BIT_D0_REG EQU CYREG_UDB_W32_D01
SRV4_PWMUDB_sP16_pwmdp_u1__32BIT_D1_REG EQU CYREG_UDB_W32_D11
SRV4_PWMUDB_sP16_pwmdp_u1__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
SRV4_PWMUDB_sP16_pwmdp_u1__32BIT_F0_REG EQU CYREG_UDB_W32_F01
SRV4_PWMUDB_sP16_pwmdp_u1__32BIT_F1_REG EQU CYREG_UDB_W32_F11
SRV4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
SRV4_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A01
SRV4_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A11
SRV4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
SRV4_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D01
SRV4_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D11
SRV4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SRV4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
SRV4_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F01
SRV4_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F11

/* UART_rx */
UART_rx__0__DR EQU CYREG_GPIO_PRT5_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT5_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_rx__0__PORT EQU 5
UART_rx__0__PS EQU CYREG_GPIO_PRT5_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT5_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT5_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_rx__MASK EQU 0x01
UART_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT5_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_rx__PORT EQU 5
UART_rx__PS EQU CYREG_GPIO_PRT5_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__CTRL EQU CYREG_SCB2_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB2_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB2_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB2_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
UART_SCBCLK__DIV_ID EQU 0x00000044
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT5_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT5_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_tx__0__PORT EQU 5
UART_tx__0__PS EQU CYREG_GPIO_PRT5_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT5_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT5_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT5_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_tx__PORT EQU 5
UART_tx__PS EQU CYREG_GPIO_PRT5_PS
UART_tx__SHIFT EQU 1

/* ENC1A */
ENC1A__0__DR EQU CYREG_GPIO_PRT4_DR
ENC1A__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ENC1A__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ENC1A__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ENC1A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ENC1A__0__HSIOM_MASK EQU 0x000F0000
ENC1A__0__HSIOM_SHIFT EQU 16
ENC1A__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC1A__0__INTR EQU CYREG_GPIO_PRT4_INTR
ENC1A__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC1A__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ENC1A__0__MASK EQU 0x10
ENC1A__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ENC1A__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ENC1A__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ENC1A__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ENC1A__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ENC1A__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ENC1A__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ENC1A__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ENC1A__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ENC1A__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ENC1A__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ENC1A__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ENC1A__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ENC1A__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ENC1A__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ENC1A__0__PC EQU CYREG_GPIO_PRT4_PC
ENC1A__0__PC2 EQU CYREG_GPIO_PRT4_PC2
ENC1A__0__PORT EQU 4
ENC1A__0__PS EQU CYREG_GPIO_PRT4_PS
ENC1A__0__SHIFT EQU 4
ENC1A__DR EQU CYREG_GPIO_PRT4_DR
ENC1A__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ENC1A__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ENC1A__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ENC1A__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC1A__INTR EQU CYREG_GPIO_PRT4_INTR
ENC1A__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC1A__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ENC1A__MASK EQU 0x10
ENC1A__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ENC1A__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ENC1A__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ENC1A__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ENC1A__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ENC1A__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ENC1A__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ENC1A__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ENC1A__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ENC1A__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ENC1A__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ENC1A__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ENC1A__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ENC1A__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ENC1A__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ENC1A__PC EQU CYREG_GPIO_PRT4_PC
ENC1A__PC2 EQU CYREG_GPIO_PRT4_PC2
ENC1A__PORT EQU 4
ENC1A__PS EQU CYREG_GPIO_PRT4_PS
ENC1A__SHIFT EQU 4

/* ENC1B */
ENC1B__0__DR EQU CYREG_GPIO_PRT3_DR
ENC1B__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENC1B__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENC1B__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENC1B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ENC1B__0__HSIOM_MASK EQU 0x000000F0
ENC1B__0__HSIOM_SHIFT EQU 4
ENC1B__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENC1B__0__INTR EQU CYREG_GPIO_PRT3_INTR
ENC1B__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENC1B__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENC1B__0__MASK EQU 0x02
ENC1B__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
ENC1B__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
ENC1B__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
ENC1B__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
ENC1B__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
ENC1B__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
ENC1B__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
ENC1B__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
ENC1B__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
ENC1B__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
ENC1B__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
ENC1B__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
ENC1B__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
ENC1B__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
ENC1B__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
ENC1B__0__PC EQU CYREG_GPIO_PRT3_PC
ENC1B__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ENC1B__0__PORT EQU 3
ENC1B__0__PS EQU CYREG_GPIO_PRT3_PS
ENC1B__0__SHIFT EQU 1
ENC1B__DR EQU CYREG_GPIO_PRT3_DR
ENC1B__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENC1B__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENC1B__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENC1B__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENC1B__INTR EQU CYREG_GPIO_PRT3_INTR
ENC1B__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENC1B__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENC1B__MASK EQU 0x02
ENC1B__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
ENC1B__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
ENC1B__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
ENC1B__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
ENC1B__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
ENC1B__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
ENC1B__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
ENC1B__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
ENC1B__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
ENC1B__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
ENC1B__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
ENC1B__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
ENC1B__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
ENC1B__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
ENC1B__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
ENC1B__PC EQU CYREG_GPIO_PRT3_PC
ENC1B__PC2 EQU CYREG_GPIO_PRT3_PC2
ENC1B__PORT EQU 3
ENC1B__PS EQU CYREG_GPIO_PRT3_PS
ENC1B__SHIFT EQU 1

/* ENC2A */
ENC2A__0__DR EQU CYREG_GPIO_PRT1_DR
ENC2A__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ENC2A__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ENC2A__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ENC2A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ENC2A__0__HSIOM_MASK EQU 0x000F0000
ENC2A__0__HSIOM_SHIFT EQU 16
ENC2A__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ENC2A__0__INTR EQU CYREG_GPIO_PRT1_INTR
ENC2A__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ENC2A__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ENC2A__0__MASK EQU 0x10
ENC2A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ENC2A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ENC2A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ENC2A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ENC2A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ENC2A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ENC2A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ENC2A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ENC2A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ENC2A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ENC2A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ENC2A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ENC2A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ENC2A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ENC2A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ENC2A__0__PC EQU CYREG_GPIO_PRT1_PC
ENC2A__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ENC2A__0__PORT EQU 1
ENC2A__0__PS EQU CYREG_GPIO_PRT1_PS
ENC2A__0__SHIFT EQU 4
ENC2A__DR EQU CYREG_GPIO_PRT1_DR
ENC2A__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ENC2A__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ENC2A__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ENC2A__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ENC2A__INTR EQU CYREG_GPIO_PRT1_INTR
ENC2A__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ENC2A__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ENC2A__MASK EQU 0x10
ENC2A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ENC2A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ENC2A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ENC2A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ENC2A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ENC2A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ENC2A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ENC2A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ENC2A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ENC2A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ENC2A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ENC2A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ENC2A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ENC2A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ENC2A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ENC2A__PC EQU CYREG_GPIO_PRT1_PC
ENC2A__PC2 EQU CYREG_GPIO_PRT1_PC2
ENC2A__PORT EQU 1
ENC2A__PS EQU CYREG_GPIO_PRT1_PS
ENC2A__SHIFT EQU 4

/* ENC2B */
ENC2B__0__DR EQU CYREG_GPIO_PRT0_DR
ENC2B__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC2B__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC2B__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC2B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ENC2B__0__HSIOM_MASK EQU 0x000000F0
ENC2B__0__HSIOM_SHIFT EQU 4
ENC2B__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC2B__0__INTR EQU CYREG_GPIO_PRT0_INTR
ENC2B__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC2B__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC2B__0__MASK EQU 0x02
ENC2B__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
ENC2B__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
ENC2B__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
ENC2B__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
ENC2B__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
ENC2B__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
ENC2B__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
ENC2B__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
ENC2B__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
ENC2B__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
ENC2B__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
ENC2B__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
ENC2B__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
ENC2B__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
ENC2B__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
ENC2B__0__PC EQU CYREG_GPIO_PRT0_PC
ENC2B__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC2B__0__PORT EQU 0
ENC2B__0__PS EQU CYREG_GPIO_PRT0_PS
ENC2B__0__SHIFT EQU 1
ENC2B__DR EQU CYREG_GPIO_PRT0_DR
ENC2B__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC2B__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC2B__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC2B__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC2B__INTR EQU CYREG_GPIO_PRT0_INTR
ENC2B__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC2B__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC2B__MASK EQU 0x02
ENC2B__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
ENC2B__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
ENC2B__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
ENC2B__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
ENC2B__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
ENC2B__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
ENC2B__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
ENC2B__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
ENC2B__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
ENC2B__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
ENC2B__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
ENC2B__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
ENC2B__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
ENC2B__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
ENC2B__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
ENC2B__PC EQU CYREG_GPIO_PRT0_PC
ENC2B__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC2B__PORT EQU 0
ENC2B__PS EQU CYREG_GPIO_PRT0_PS
ENC2B__SHIFT EQU 1

/* ENC3A */
ENC3A__0__DR EQU CYREG_GPIO_PRT4_DR
ENC3A__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ENC3A__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ENC3A__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ENC3A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ENC3A__0__HSIOM_MASK EQU 0x000000F0
ENC3A__0__HSIOM_SHIFT EQU 4
ENC3A__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC3A__0__INTR EQU CYREG_GPIO_PRT4_INTR
ENC3A__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC3A__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ENC3A__0__MASK EQU 0x02
ENC3A__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ENC3A__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ENC3A__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ENC3A__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ENC3A__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ENC3A__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ENC3A__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ENC3A__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ENC3A__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ENC3A__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ENC3A__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ENC3A__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ENC3A__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ENC3A__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ENC3A__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ENC3A__0__PC EQU CYREG_GPIO_PRT4_PC
ENC3A__0__PC2 EQU CYREG_GPIO_PRT4_PC2
ENC3A__0__PORT EQU 4
ENC3A__0__PS EQU CYREG_GPIO_PRT4_PS
ENC3A__0__SHIFT EQU 1
ENC3A__DR EQU CYREG_GPIO_PRT4_DR
ENC3A__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ENC3A__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ENC3A__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ENC3A__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC3A__INTR EQU CYREG_GPIO_PRT4_INTR
ENC3A__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC3A__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ENC3A__MASK EQU 0x02
ENC3A__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ENC3A__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ENC3A__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ENC3A__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ENC3A__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ENC3A__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ENC3A__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ENC3A__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ENC3A__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ENC3A__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ENC3A__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ENC3A__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ENC3A__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ENC3A__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ENC3A__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ENC3A__PC EQU CYREG_GPIO_PRT4_PC
ENC3A__PC2 EQU CYREG_GPIO_PRT4_PC2
ENC3A__PORT EQU 4
ENC3A__PS EQU CYREG_GPIO_PRT4_PS
ENC3A__SHIFT EQU 1

/* ENC3B */
ENC3B__0__DR EQU CYREG_GPIO_PRT4_DR
ENC3B__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ENC3B__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ENC3B__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ENC3B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ENC3B__0__HSIOM_MASK EQU 0x0000000F
ENC3B__0__HSIOM_SHIFT EQU 0
ENC3B__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC3B__0__INTR EQU CYREG_GPIO_PRT4_INTR
ENC3B__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC3B__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ENC3B__0__MASK EQU 0x01
ENC3B__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ENC3B__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ENC3B__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ENC3B__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ENC3B__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ENC3B__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ENC3B__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ENC3B__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ENC3B__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ENC3B__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ENC3B__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ENC3B__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ENC3B__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ENC3B__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ENC3B__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ENC3B__0__PC EQU CYREG_GPIO_PRT4_PC
ENC3B__0__PC2 EQU CYREG_GPIO_PRT4_PC2
ENC3B__0__PORT EQU 4
ENC3B__0__PS EQU CYREG_GPIO_PRT4_PS
ENC3B__0__SHIFT EQU 0
ENC3B__DR EQU CYREG_GPIO_PRT4_DR
ENC3B__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ENC3B__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ENC3B__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ENC3B__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC3B__INTR EQU CYREG_GPIO_PRT4_INTR
ENC3B__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC3B__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ENC3B__MASK EQU 0x01
ENC3B__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ENC3B__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ENC3B__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ENC3B__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ENC3B__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ENC3B__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ENC3B__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ENC3B__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ENC3B__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ENC3B__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ENC3B__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ENC3B__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ENC3B__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ENC3B__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ENC3B__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ENC3B__PC EQU CYREG_GPIO_PRT4_PC
ENC3B__PC2 EQU CYREG_GPIO_PRT4_PC2
ENC3B__PORT EQU 4
ENC3B__PS EQU CYREG_GPIO_PRT4_PS
ENC3B__SHIFT EQU 0

/* ENC4A */
ENC4A__0__DR EQU CYREG_GPIO_PRT4_DR
ENC4A__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ENC4A__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ENC4A__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ENC4A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ENC4A__0__HSIOM_MASK EQU 0xF0000000
ENC4A__0__HSIOM_SHIFT EQU 28
ENC4A__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC4A__0__INTR EQU CYREG_GPIO_PRT4_INTR
ENC4A__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC4A__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ENC4A__0__MASK EQU 0x80
ENC4A__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ENC4A__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ENC4A__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ENC4A__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ENC4A__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ENC4A__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ENC4A__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ENC4A__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ENC4A__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ENC4A__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ENC4A__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ENC4A__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ENC4A__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ENC4A__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ENC4A__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ENC4A__0__PC EQU CYREG_GPIO_PRT4_PC
ENC4A__0__PC2 EQU CYREG_GPIO_PRT4_PC2
ENC4A__0__PORT EQU 4
ENC4A__0__PS EQU CYREG_GPIO_PRT4_PS
ENC4A__0__SHIFT EQU 7
ENC4A__DR EQU CYREG_GPIO_PRT4_DR
ENC4A__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ENC4A__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ENC4A__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ENC4A__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC4A__INTR EQU CYREG_GPIO_PRT4_INTR
ENC4A__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ENC4A__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ENC4A__MASK EQU 0x80
ENC4A__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ENC4A__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ENC4A__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ENC4A__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ENC4A__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ENC4A__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ENC4A__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ENC4A__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ENC4A__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ENC4A__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ENC4A__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ENC4A__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ENC4A__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ENC4A__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ENC4A__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ENC4A__PC EQU CYREG_GPIO_PRT4_PC
ENC4A__PC2 EQU CYREG_GPIO_PRT4_PC2
ENC4A__PORT EQU 4
ENC4A__PS EQU CYREG_GPIO_PRT4_PS
ENC4A__SHIFT EQU 7

/* ENC4B */
ENC4B__0__DR EQU CYREG_GPIO_PRT0_DR
ENC4B__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC4B__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC4B__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC4B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ENC4B__0__HSIOM_MASK EQU 0x0000F000
ENC4B__0__HSIOM_SHIFT EQU 12
ENC4B__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC4B__0__INTR EQU CYREG_GPIO_PRT0_INTR
ENC4B__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC4B__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC4B__0__MASK EQU 0x08
ENC4B__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
ENC4B__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
ENC4B__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
ENC4B__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
ENC4B__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
ENC4B__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
ENC4B__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
ENC4B__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
ENC4B__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
ENC4B__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
ENC4B__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
ENC4B__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
ENC4B__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
ENC4B__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
ENC4B__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
ENC4B__0__PC EQU CYREG_GPIO_PRT0_PC
ENC4B__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC4B__0__PORT EQU 0
ENC4B__0__PS EQU CYREG_GPIO_PRT0_PS
ENC4B__0__SHIFT EQU 3
ENC4B__DR EQU CYREG_GPIO_PRT0_DR
ENC4B__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC4B__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC4B__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC4B__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC4B__INTR EQU CYREG_GPIO_PRT0_INTR
ENC4B__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC4B__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC4B__MASK EQU 0x08
ENC4B__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
ENC4B__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
ENC4B__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
ENC4B__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
ENC4B__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
ENC4B__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
ENC4B__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
ENC4B__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
ENC4B__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
ENC4B__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
ENC4B__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
ENC4B__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
ENC4B__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
ENC4B__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
ENC4B__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
ENC4B__PC EQU CYREG_GPIO_PRT0_PC
ENC4B__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC4B__PORT EQU 0
ENC4B__PS EQU CYREG_GPIO_PRT0_PS
ENC4B__SHIFT EQU 3

/* M1PWM_cy_m0s8_tcpwm_1 */
M1PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
M1PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
M1PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
M1PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
M1PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
M1PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
M1PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
M1PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
M1PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
M1PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
M1PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
M1PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
M1PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
M1PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
M1PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
M1PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
M1PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
M1PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
M1PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* M2PWM_cy_m0s8_tcpwm_1 */
M2PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT5_CC
M2PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT5_CC_BUFF
M2PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT5_COUNTER
M2PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT5_CTRL
M2PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT5_INTR
M2PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT5_INTR_MASK
M2PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT5_INTR_MASKED
M2PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT5_INTR_SET
M2PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT5_PERIOD
M2PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT5_PERIOD_BUFF
M2PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT5_STATUS
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x20
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 5
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x2000
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 13
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x20000000
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 29
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x200000
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 21
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x20
M2PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 5
M2PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
M2PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x20
M2PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 5
M2PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 5
M2PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT5_TR_CTRL0
M2PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT5_TR_CTRL1
M2PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT5_TR_CTRL2

/* M3PWM_cy_m0s8_tcpwm_1 */
M3PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT4_CC
M3PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT4_CC_BUFF
M3PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT4_COUNTER
M3PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT4_CTRL
M3PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT4_INTR
M3PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT4_INTR_MASK
M3PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT4_INTR_MASKED
M3PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT4_INTR_SET
M3PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT4_PERIOD
M3PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT4_PERIOD_BUFF
M3PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT4_STATUS
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x10
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 4
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x1000
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 12
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x10000000
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 28
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x100000
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 20
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x10
M3PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 4
M3PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
M3PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x10
M3PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 4
M3PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 4
M3PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT4_TR_CTRL0
M3PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT4_TR_CTRL1
M3PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT4_TR_CTRL2

/* M4PWM_cy_m0s8_tcpwm_1 */
M4PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
M4PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
M4PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
M4PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
M4PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
M4PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
M4PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
M4PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
M4PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
M4PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
M4PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
M4PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
M4PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
M4PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
M4PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
M4PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
M4PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
M4PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
M4PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* SRV1A */
SRV1A__0__DR EQU CYREG_GPIO_PRT3_DR
SRV1A__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SRV1A__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SRV1A__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SRV1A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SRV1A__0__HSIOM_MASK EQU 0xF0000000
SRV1A__0__HSIOM_SHIFT EQU 28
SRV1A__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1A__0__INTR EQU CYREG_GPIO_PRT3_INTR
SRV1A__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1A__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SRV1A__0__MASK EQU 0x80
SRV1A__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
SRV1A__0__OUT_SEL_SHIFT EQU 14
SRV1A__0__OUT_SEL_VAL EQU 1
SRV1A__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
SRV1A__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
SRV1A__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
SRV1A__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
SRV1A__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
SRV1A__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
SRV1A__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
SRV1A__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
SRV1A__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
SRV1A__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
SRV1A__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
SRV1A__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
SRV1A__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
SRV1A__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
SRV1A__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
SRV1A__0__PC EQU CYREG_GPIO_PRT3_PC
SRV1A__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SRV1A__0__PORT EQU 3
SRV1A__0__PS EQU CYREG_GPIO_PRT3_PS
SRV1A__0__SHIFT EQU 7
SRV1A__DR EQU CYREG_GPIO_PRT3_DR
SRV1A__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SRV1A__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SRV1A__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SRV1A__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1A__INTR EQU CYREG_GPIO_PRT3_INTR
SRV1A__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1A__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SRV1A__MASK EQU 0x80
SRV1A__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
SRV1A__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
SRV1A__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
SRV1A__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
SRV1A__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
SRV1A__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
SRV1A__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
SRV1A__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
SRV1A__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
SRV1A__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
SRV1A__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
SRV1A__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
SRV1A__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
SRV1A__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
SRV1A__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
SRV1A__PC EQU CYREG_GPIO_PRT3_PC
SRV1A__PC2 EQU CYREG_GPIO_PRT3_PC2
SRV1A__PORT EQU 3
SRV1A__PS EQU CYREG_GPIO_PRT3_PS
SRV1A__SHIFT EQU 7

/* SRV1B */
SRV1B__0__DR EQU CYREG_GPIO_PRT3_DR
SRV1B__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SRV1B__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SRV1B__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SRV1B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SRV1B__0__HSIOM_MASK EQU 0x0F000000
SRV1B__0__HSIOM_SHIFT EQU 24
SRV1B__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1B__0__INTR EQU CYREG_GPIO_PRT3_INTR
SRV1B__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1B__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SRV1B__0__MASK EQU 0x40
SRV1B__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
SRV1B__0__OUT_SEL_SHIFT EQU 12
SRV1B__0__OUT_SEL_VAL EQU 3
SRV1B__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
SRV1B__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
SRV1B__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
SRV1B__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
SRV1B__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
SRV1B__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
SRV1B__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
SRV1B__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
SRV1B__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
SRV1B__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
SRV1B__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
SRV1B__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
SRV1B__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
SRV1B__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
SRV1B__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
SRV1B__0__PC EQU CYREG_GPIO_PRT3_PC
SRV1B__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SRV1B__0__PORT EQU 3
SRV1B__0__PS EQU CYREG_GPIO_PRT3_PS
SRV1B__0__SHIFT EQU 6
SRV1B__DR EQU CYREG_GPIO_PRT3_DR
SRV1B__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SRV1B__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SRV1B__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SRV1B__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1B__INTR EQU CYREG_GPIO_PRT3_INTR
SRV1B__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1B__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SRV1B__MASK EQU 0x40
SRV1B__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
SRV1B__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
SRV1B__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
SRV1B__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
SRV1B__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
SRV1B__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
SRV1B__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
SRV1B__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
SRV1B__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
SRV1B__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
SRV1B__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
SRV1B__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
SRV1B__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
SRV1B__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
SRV1B__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
SRV1B__PC EQU CYREG_GPIO_PRT3_PC
SRV1B__PC2 EQU CYREG_GPIO_PRT3_PC2
SRV1B__PORT EQU 3
SRV1B__PS EQU CYREG_GPIO_PRT3_PS
SRV1B__SHIFT EQU 6

/* SRV2A */
SRV2A__0__DR EQU CYREG_GPIO_PRT11_DR
SRV2A__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
SRV2A__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
SRV2A__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
SRV2A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
SRV2A__0__HSIOM_MASK EQU 0x00000F00
SRV2A__0__HSIOM_SHIFT EQU 8
SRV2A__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
SRV2A__0__INTR EQU CYREG_GPIO_PRT11_INTR
SRV2A__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
SRV2A__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
SRV2A__0__MASK EQU 0x04
SRV2A__0__OUT_SEL EQU CYREG_UDB_PA6_CFG10
SRV2A__0__OUT_SEL_SHIFT EQU 4
SRV2A__0__OUT_SEL_VAL EQU 3
SRV2A__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
SRV2A__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
SRV2A__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
SRV2A__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
SRV2A__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
SRV2A__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
SRV2A__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
SRV2A__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
SRV2A__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
SRV2A__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
SRV2A__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
SRV2A__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
SRV2A__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
SRV2A__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
SRV2A__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
SRV2A__0__PC EQU CYREG_GPIO_PRT11_PC
SRV2A__0__PC2 EQU CYREG_GPIO_PRT11_PC2
SRV2A__0__PORT EQU 11
SRV2A__0__PS EQU CYREG_GPIO_PRT11_PS
SRV2A__0__SHIFT EQU 2
SRV2A__DR EQU CYREG_GPIO_PRT11_DR
SRV2A__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
SRV2A__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
SRV2A__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
SRV2A__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
SRV2A__INTR EQU CYREG_GPIO_PRT11_INTR
SRV2A__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
SRV2A__INTSTAT EQU CYREG_GPIO_PRT11_INTR
SRV2A__MASK EQU 0x04
SRV2A__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
SRV2A__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
SRV2A__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
SRV2A__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
SRV2A__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
SRV2A__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
SRV2A__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
SRV2A__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
SRV2A__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
SRV2A__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
SRV2A__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
SRV2A__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
SRV2A__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
SRV2A__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
SRV2A__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
SRV2A__PC EQU CYREG_GPIO_PRT11_PC
SRV2A__PC2 EQU CYREG_GPIO_PRT11_PC2
SRV2A__PORT EQU 11
SRV2A__PS EQU CYREG_GPIO_PRT11_PS
SRV2A__SHIFT EQU 2

/* SRV2B */
SRV2B__0__DR EQU CYREG_GPIO_PRT2_DR
SRV2B__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SRV2B__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SRV2B__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SRV2B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SRV2B__0__HSIOM_MASK EQU 0x00000F00
SRV2B__0__HSIOM_SHIFT EQU 8
SRV2B__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SRV2B__0__INTR EQU CYREG_GPIO_PRT2_INTR
SRV2B__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SRV2B__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SRV2B__0__MASK EQU 0x04
SRV2B__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SRV2B__0__OUT_SEL_SHIFT EQU 4
SRV2B__0__OUT_SEL_VAL EQU 1
SRV2B__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SRV2B__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SRV2B__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SRV2B__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SRV2B__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SRV2B__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SRV2B__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SRV2B__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SRV2B__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SRV2B__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SRV2B__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SRV2B__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SRV2B__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SRV2B__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SRV2B__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SRV2B__0__PC EQU CYREG_GPIO_PRT2_PC
SRV2B__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SRV2B__0__PORT EQU 2
SRV2B__0__PS EQU CYREG_GPIO_PRT2_PS
SRV2B__0__SHIFT EQU 2
SRV2B__DR EQU CYREG_GPIO_PRT2_DR
SRV2B__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SRV2B__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SRV2B__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SRV2B__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SRV2B__INTR EQU CYREG_GPIO_PRT2_INTR
SRV2B__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SRV2B__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SRV2B__MASK EQU 0x04
SRV2B__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SRV2B__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SRV2B__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SRV2B__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SRV2B__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SRV2B__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SRV2B__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SRV2B__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SRV2B__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SRV2B__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SRV2B__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SRV2B__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SRV2B__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SRV2B__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SRV2B__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SRV2B__PC EQU CYREG_GPIO_PRT2_PC
SRV2B__PC2 EQU CYREG_GPIO_PRT2_PC2
SRV2B__PORT EQU 2
SRV2B__PS EQU CYREG_GPIO_PRT2_PS
SRV2B__SHIFT EQU 2

/* SRV3A */
SRV3A__0__DR EQU CYREG_GPIO_PRT1_DR
SRV3A__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SRV3A__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SRV3A__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SRV3A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SRV3A__0__HSIOM_MASK EQU 0x00F00000
SRV3A__0__HSIOM_SHIFT EQU 20
SRV3A__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SRV3A__0__INTR EQU CYREG_GPIO_PRT1_INTR
SRV3A__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SRV3A__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SRV3A__0__MASK EQU 0x20
SRV3A__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SRV3A__0__OUT_SEL_SHIFT EQU 10
SRV3A__0__OUT_SEL_VAL EQU 3
SRV3A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SRV3A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SRV3A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SRV3A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SRV3A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SRV3A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SRV3A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SRV3A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SRV3A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SRV3A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SRV3A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SRV3A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SRV3A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SRV3A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SRV3A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SRV3A__0__PC EQU CYREG_GPIO_PRT1_PC
SRV3A__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SRV3A__0__PORT EQU 1
SRV3A__0__PS EQU CYREG_GPIO_PRT1_PS
SRV3A__0__SHIFT EQU 5
SRV3A__DR EQU CYREG_GPIO_PRT1_DR
SRV3A__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SRV3A__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SRV3A__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SRV3A__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SRV3A__INTR EQU CYREG_GPIO_PRT1_INTR
SRV3A__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SRV3A__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SRV3A__MASK EQU 0x20
SRV3A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SRV3A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SRV3A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SRV3A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SRV3A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SRV3A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SRV3A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SRV3A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SRV3A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SRV3A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SRV3A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SRV3A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SRV3A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SRV3A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SRV3A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SRV3A__PC EQU CYREG_GPIO_PRT1_PC
SRV3A__PC2 EQU CYREG_GPIO_PRT1_PC2
SRV3A__PORT EQU 1
SRV3A__PS EQU CYREG_GPIO_PRT1_PS
SRV3A__SHIFT EQU 5

/* SRV3B */
SRV3B__0__DR EQU CYREG_GPIO_PRT4_DR
SRV3B__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SRV3B__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SRV3B__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SRV3B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SRV3B__0__HSIOM_MASK EQU 0x00000F00
SRV3B__0__HSIOM_SHIFT EQU 8
SRV3B__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV3B__0__INTR EQU CYREG_GPIO_PRT4_INTR
SRV3B__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV3B__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SRV3B__0__MASK EQU 0x04
SRV3B__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
SRV3B__0__OUT_SEL_SHIFT EQU 4
SRV3B__0__OUT_SEL_VAL EQU 2
SRV3B__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
SRV3B__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
SRV3B__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
SRV3B__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
SRV3B__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
SRV3B__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
SRV3B__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
SRV3B__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
SRV3B__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
SRV3B__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
SRV3B__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
SRV3B__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
SRV3B__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
SRV3B__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
SRV3B__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
SRV3B__0__PC EQU CYREG_GPIO_PRT4_PC
SRV3B__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SRV3B__0__PORT EQU 4
SRV3B__0__PS EQU CYREG_GPIO_PRT4_PS
SRV3B__0__SHIFT EQU 2
SRV3B__DR EQU CYREG_GPIO_PRT4_DR
SRV3B__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SRV3B__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SRV3B__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SRV3B__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV3B__INTR EQU CYREG_GPIO_PRT4_INTR
SRV3B__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV3B__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SRV3B__MASK EQU 0x04
SRV3B__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
SRV3B__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
SRV3B__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
SRV3B__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
SRV3B__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
SRV3B__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
SRV3B__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
SRV3B__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
SRV3B__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
SRV3B__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
SRV3B__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
SRV3B__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
SRV3B__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
SRV3B__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
SRV3B__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
SRV3B__PC EQU CYREG_GPIO_PRT4_PC
SRV3B__PC2 EQU CYREG_GPIO_PRT4_PC2
SRV3B__PORT EQU 4
SRV3B__PS EQU CYREG_GPIO_PRT4_PS
SRV3B__SHIFT EQU 2

/* SRV4A */
SRV4A__0__DR EQU CYREG_GPIO_PRT0_DR
SRV4A__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SRV4A__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SRV4A__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SRV4A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SRV4A__0__HSIOM_MASK EQU 0x00000F00
SRV4A__0__HSIOM_SHIFT EQU 8
SRV4A__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SRV4A__0__INTR EQU CYREG_GPIO_PRT0_INTR
SRV4A__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SRV4A__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SRV4A__0__MASK EQU 0x04
SRV4A__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
SRV4A__0__OUT_SEL_SHIFT EQU 4
SRV4A__0__OUT_SEL_VAL EQU 1
SRV4A__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
SRV4A__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
SRV4A__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
SRV4A__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
SRV4A__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
SRV4A__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
SRV4A__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
SRV4A__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
SRV4A__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
SRV4A__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
SRV4A__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
SRV4A__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
SRV4A__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
SRV4A__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
SRV4A__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
SRV4A__0__PC EQU CYREG_GPIO_PRT0_PC
SRV4A__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SRV4A__0__PORT EQU 0
SRV4A__0__PS EQU CYREG_GPIO_PRT0_PS
SRV4A__0__SHIFT EQU 2
SRV4A__DR EQU CYREG_GPIO_PRT0_DR
SRV4A__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SRV4A__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SRV4A__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SRV4A__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SRV4A__INTR EQU CYREG_GPIO_PRT0_INTR
SRV4A__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SRV4A__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SRV4A__MASK EQU 0x04
SRV4A__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
SRV4A__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
SRV4A__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
SRV4A__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
SRV4A__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
SRV4A__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
SRV4A__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
SRV4A__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
SRV4A__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
SRV4A__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
SRV4A__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
SRV4A__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
SRV4A__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
SRV4A__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
SRV4A__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
SRV4A__PC EQU CYREG_GPIO_PRT0_PC
SRV4A__PC2 EQU CYREG_GPIO_PRT0_PC2
SRV4A__PORT EQU 0
SRV4A__PS EQU CYREG_GPIO_PRT0_PS
SRV4A__SHIFT EQU 2

/* SRV4B */
SRV4B__0__DR EQU CYREG_GPIO_PRT4_DR
SRV4B__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SRV4B__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SRV4B__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SRV4B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SRV4B__0__HSIOM_MASK EQU 0x0F000000
SRV4B__0__HSIOM_SHIFT EQU 24
SRV4B__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV4B__0__INTR EQU CYREG_GPIO_PRT4_INTR
SRV4B__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV4B__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SRV4B__0__MASK EQU 0x40
SRV4B__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
SRV4B__0__OUT_SEL_SHIFT EQU 12
SRV4B__0__OUT_SEL_VAL EQU 2
SRV4B__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
SRV4B__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
SRV4B__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
SRV4B__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
SRV4B__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
SRV4B__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
SRV4B__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
SRV4B__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
SRV4B__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
SRV4B__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
SRV4B__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
SRV4B__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
SRV4B__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
SRV4B__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
SRV4B__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
SRV4B__0__PC EQU CYREG_GPIO_PRT4_PC
SRV4B__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SRV4B__0__PORT EQU 4
SRV4B__0__PS EQU CYREG_GPIO_PRT4_PS
SRV4B__0__SHIFT EQU 6
SRV4B__DR EQU CYREG_GPIO_PRT4_DR
SRV4B__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SRV4B__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SRV4B__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SRV4B__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV4B__INTR EQU CYREG_GPIO_PRT4_INTR
SRV4B__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV4B__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SRV4B__MASK EQU 0x40
SRV4B__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
SRV4B__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
SRV4B__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
SRV4B__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
SRV4B__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
SRV4B__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
SRV4B__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
SRV4B__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
SRV4B__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
SRV4B__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
SRV4B__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
SRV4B__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
SRV4B__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
SRV4B__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
SRV4B__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
SRV4B__PC EQU CYREG_GPIO_PRT4_PC
SRV4B__PC2 EQU CYREG_GPIO_PRT4_PC2
SRV4B__PORT EQU 4
SRV4B__PS EQU CYREG_GPIO_PRT4_PS
SRV4B__SHIFT EQU 6

/* USBFS_cy_m0s8_usb */
USBFS_cy_m0s8_usb__ARB_CFG EQU CYREG_USBDEVv2_ARB_CFG
USBFS_cy_m0s8_usb__ARB_EP1_CFG EQU CYREG_USBDEVv2_ARB_EP1_CFG
USBFS_cy_m0s8_usb__ARB_EP1_INT_EN EQU CYREG_USBDEVv2_ARB_EP1_INT_EN
USBFS_cy_m0s8_usb__ARB_EP1_SR EQU CYREG_USBDEVv2_ARB_EP1_SR
USBFS_cy_m0s8_usb__ARB_EP2_CFG EQU CYREG_USBDEVv2_ARB_EP2_CFG
USBFS_cy_m0s8_usb__ARB_EP2_INT_EN EQU CYREG_USBDEVv2_ARB_EP2_INT_EN
USBFS_cy_m0s8_usb__ARB_EP2_SR EQU CYREG_USBDEVv2_ARB_EP2_SR
USBFS_cy_m0s8_usb__ARB_EP3_CFG EQU CYREG_USBDEVv2_ARB_EP3_CFG
USBFS_cy_m0s8_usb__ARB_EP3_INT_EN EQU CYREG_USBDEVv2_ARB_EP3_INT_EN
USBFS_cy_m0s8_usb__ARB_EP3_SR EQU CYREG_USBDEVv2_ARB_EP3_SR
USBFS_cy_m0s8_usb__ARB_EP4_CFG EQU CYREG_USBDEVv2_ARB_EP4_CFG
USBFS_cy_m0s8_usb__ARB_EP4_INT_EN EQU CYREG_USBDEVv2_ARB_EP4_INT_EN
USBFS_cy_m0s8_usb__ARB_EP4_SR EQU CYREG_USBDEVv2_ARB_EP4_SR
USBFS_cy_m0s8_usb__ARB_EP5_CFG EQU CYREG_USBDEVv2_ARB_EP5_CFG
USBFS_cy_m0s8_usb__ARB_EP5_INT_EN EQU CYREG_USBDEVv2_ARB_EP5_INT_EN
USBFS_cy_m0s8_usb__ARB_EP5_SR EQU CYREG_USBDEVv2_ARB_EP5_SR
USBFS_cy_m0s8_usb__ARB_EP6_CFG EQU CYREG_USBDEVv2_ARB_EP6_CFG
USBFS_cy_m0s8_usb__ARB_EP6_INT_EN EQU CYREG_USBDEVv2_ARB_EP6_INT_EN
USBFS_cy_m0s8_usb__ARB_EP6_SR EQU CYREG_USBDEVv2_ARB_EP6_SR
USBFS_cy_m0s8_usb__ARB_EP7_CFG EQU CYREG_USBDEVv2_ARB_EP7_CFG
USBFS_cy_m0s8_usb__ARB_EP7_INT_EN EQU CYREG_USBDEVv2_ARB_EP7_INT_EN
USBFS_cy_m0s8_usb__ARB_EP7_SR EQU CYREG_USBDEVv2_ARB_EP7_SR
USBFS_cy_m0s8_usb__ARB_EP8_CFG EQU CYREG_USBDEVv2_ARB_EP8_CFG
USBFS_cy_m0s8_usb__ARB_EP8_INT_EN EQU CYREG_USBDEVv2_ARB_EP8_INT_EN
USBFS_cy_m0s8_usb__ARB_EP8_SR EQU CYREG_USBDEVv2_ARB_EP8_SR
USBFS_cy_m0s8_usb__ARB_INT_EN EQU CYREG_USBDEVv2_ARB_INT_EN
USBFS_cy_m0s8_usb__ARB_INT_SR EQU CYREG_USBDEVv2_ARB_INT_SR
USBFS_cy_m0s8_usb__ARB_RW1_DR EQU CYREG_USBDEVv2_ARB_RW1_DR
USBFS_cy_m0s8_usb__ARB_RW1_DR16 EQU CYREG_USBDEVv2_ARB_RW1_DR16
USBFS_cy_m0s8_usb__ARB_RW1_RA EQU CYREG_USBDEVv2_ARB_RW1_RA
USBFS_cy_m0s8_usb__ARB_RW1_RA_MSB EQU CYREG_USBDEVv2_ARB_RW1_RA_MSB
USBFS_cy_m0s8_usb__ARB_RW1_RA16 EQU CYREG_USBDEVv2_ARB_RW1_RA16
USBFS_cy_m0s8_usb__ARB_RW1_WA EQU CYREG_USBDEVv2_ARB_RW1_WA
USBFS_cy_m0s8_usb__ARB_RW1_WA_MSB EQU CYREG_USBDEVv2_ARB_RW1_WA_MSB
USBFS_cy_m0s8_usb__ARB_RW1_WA16 EQU CYREG_USBDEVv2_ARB_RW1_WA16
USBFS_cy_m0s8_usb__ARB_RW2_DR EQU CYREG_USBDEVv2_ARB_RW2_DR
USBFS_cy_m0s8_usb__ARB_RW2_DR16 EQU CYREG_USBDEVv2_ARB_RW2_DR16
USBFS_cy_m0s8_usb__ARB_RW2_RA EQU CYREG_USBDEVv2_ARB_RW2_RA
USBFS_cy_m0s8_usb__ARB_RW2_RA_MSB EQU CYREG_USBDEVv2_ARB_RW2_RA_MSB
USBFS_cy_m0s8_usb__ARB_RW2_RA16 EQU CYREG_USBDEVv2_ARB_RW2_RA16
USBFS_cy_m0s8_usb__ARB_RW2_WA EQU CYREG_USBDEVv2_ARB_RW2_WA
USBFS_cy_m0s8_usb__ARB_RW2_WA_MSB EQU CYREG_USBDEVv2_ARB_RW2_WA_MSB
USBFS_cy_m0s8_usb__ARB_RW2_WA16 EQU CYREG_USBDEVv2_ARB_RW2_WA16
USBFS_cy_m0s8_usb__ARB_RW3_DR EQU CYREG_USBDEVv2_ARB_RW3_DR
USBFS_cy_m0s8_usb__ARB_RW3_DR16 EQU CYREG_USBDEVv2_ARB_RW3_DR16
USBFS_cy_m0s8_usb__ARB_RW3_RA EQU CYREG_USBDEVv2_ARB_RW3_RA
USBFS_cy_m0s8_usb__ARB_RW3_RA_MSB EQU CYREG_USBDEVv2_ARB_RW3_RA_MSB
USBFS_cy_m0s8_usb__ARB_RW3_RA16 EQU CYREG_USBDEVv2_ARB_RW3_RA16
USBFS_cy_m0s8_usb__ARB_RW3_WA EQU CYREG_USBDEVv2_ARB_RW3_WA
USBFS_cy_m0s8_usb__ARB_RW3_WA_MSB EQU CYREG_USBDEVv2_ARB_RW3_WA_MSB
USBFS_cy_m0s8_usb__ARB_RW3_WA16 EQU CYREG_USBDEVv2_ARB_RW3_WA16
USBFS_cy_m0s8_usb__ARB_RW4_DR EQU CYREG_USBDEVv2_ARB_RW4_DR
USBFS_cy_m0s8_usb__ARB_RW4_DR16 EQU CYREG_USBDEVv2_ARB_RW4_DR16
USBFS_cy_m0s8_usb__ARB_RW4_RA EQU CYREG_USBDEVv2_ARB_RW4_RA
USBFS_cy_m0s8_usb__ARB_RW4_RA_MSB EQU CYREG_USBDEVv2_ARB_RW4_RA_MSB
USBFS_cy_m0s8_usb__ARB_RW4_RA16 EQU CYREG_USBDEVv2_ARB_RW4_RA16
USBFS_cy_m0s8_usb__ARB_RW4_WA EQU CYREG_USBDEVv2_ARB_RW4_WA
USBFS_cy_m0s8_usb__ARB_RW4_WA_MSB EQU CYREG_USBDEVv2_ARB_RW4_WA_MSB
USBFS_cy_m0s8_usb__ARB_RW4_WA16 EQU CYREG_USBDEVv2_ARB_RW4_WA16
USBFS_cy_m0s8_usb__ARB_RW5_DR EQU CYREG_USBDEVv2_ARB_RW5_DR
USBFS_cy_m0s8_usb__ARB_RW5_DR16 EQU CYREG_USBDEVv2_ARB_RW5_DR16
USBFS_cy_m0s8_usb__ARB_RW5_RA EQU CYREG_USBDEVv2_ARB_RW5_RA
USBFS_cy_m0s8_usb__ARB_RW5_RA_MSB EQU CYREG_USBDEVv2_ARB_RW5_RA_MSB
USBFS_cy_m0s8_usb__ARB_RW5_RA16 EQU CYREG_USBDEVv2_ARB_RW5_RA16
USBFS_cy_m0s8_usb__ARB_RW5_WA EQU CYREG_USBDEVv2_ARB_RW5_WA
USBFS_cy_m0s8_usb__ARB_RW5_WA_MSB EQU CYREG_USBDEVv2_ARB_RW5_WA_MSB
USBFS_cy_m0s8_usb__ARB_RW5_WA16 EQU CYREG_USBDEVv2_ARB_RW5_WA16
USBFS_cy_m0s8_usb__ARB_RW6_DR EQU CYREG_USBDEVv2_ARB_RW6_DR
USBFS_cy_m0s8_usb__ARB_RW6_DR16 EQU CYREG_USBDEVv2_ARB_RW6_DR16
USBFS_cy_m0s8_usb__ARB_RW6_RA EQU CYREG_USBDEVv2_ARB_RW6_RA
USBFS_cy_m0s8_usb__ARB_RW6_RA_MSB EQU CYREG_USBDEVv2_ARB_RW6_RA_MSB
USBFS_cy_m0s8_usb__ARB_RW6_RA16 EQU CYREG_USBDEVv2_ARB_RW6_RA16
USBFS_cy_m0s8_usb__ARB_RW6_WA EQU CYREG_USBDEVv2_ARB_RW6_WA
USBFS_cy_m0s8_usb__ARB_RW6_WA_MSB EQU CYREG_USBDEVv2_ARB_RW6_WA_MSB
USBFS_cy_m0s8_usb__ARB_RW6_WA16 EQU CYREG_USBDEVv2_ARB_RW6_WA16
USBFS_cy_m0s8_usb__ARB_RW7_DR EQU CYREG_USBDEVv2_ARB_RW7_DR
USBFS_cy_m0s8_usb__ARB_RW7_DR16 EQU CYREG_USBDEVv2_ARB_RW7_DR16
USBFS_cy_m0s8_usb__ARB_RW7_RA EQU CYREG_USBDEVv2_ARB_RW7_RA
USBFS_cy_m0s8_usb__ARB_RW7_RA_MSB EQU CYREG_USBDEVv2_ARB_RW7_RA_MSB
USBFS_cy_m0s8_usb__ARB_RW7_RA16 EQU CYREG_USBDEVv2_ARB_RW7_RA16
USBFS_cy_m0s8_usb__ARB_RW7_WA EQU CYREG_USBDEVv2_ARB_RW7_WA
USBFS_cy_m0s8_usb__ARB_RW7_WA_MSB EQU CYREG_USBDEVv2_ARB_RW7_WA_MSB
USBFS_cy_m0s8_usb__ARB_RW7_WA16 EQU CYREG_USBDEVv2_ARB_RW7_WA16
USBFS_cy_m0s8_usb__ARB_RW8_DR EQU CYREG_USBDEVv2_ARB_RW8_DR
USBFS_cy_m0s8_usb__ARB_RW8_DR16 EQU CYREG_USBDEVv2_ARB_RW8_DR16
USBFS_cy_m0s8_usb__ARB_RW8_RA EQU CYREG_USBDEVv2_ARB_RW8_RA
USBFS_cy_m0s8_usb__ARB_RW8_RA_MSB EQU CYREG_USBDEVv2_ARB_RW8_RA_MSB
USBFS_cy_m0s8_usb__ARB_RW8_RA16 EQU CYREG_USBDEVv2_ARB_RW8_RA16
USBFS_cy_m0s8_usb__ARB_RW8_WA EQU CYREG_USBDEVv2_ARB_RW8_WA
USBFS_cy_m0s8_usb__ARB_RW8_WA_MSB EQU CYREG_USBDEVv2_ARB_RW8_WA_MSB
USBFS_cy_m0s8_usb__ARB_RW8_WA16 EQU CYREG_USBDEVv2_ARB_RW8_WA16
USBFS_cy_m0s8_usb__BUF_SIZE EQU CYREG_USBDEVv2_BUF_SIZE
USBFS_cy_m0s8_usb__BURSTEND0_TR_GROUP EQU 3
USBFS_cy_m0s8_usb__BURSTEND0_TR_OUTPUT EQU 0
USBFS_cy_m0s8_usb__BURSTEND1_TR_GROUP EQU 3
USBFS_cy_m0s8_usb__BURSTEND1_TR_OUTPUT EQU 1
USBFS_cy_m0s8_usb__BURSTEND2_TR_GROUP EQU 3
USBFS_cy_m0s8_usb__BURSTEND2_TR_OUTPUT EQU 2
USBFS_cy_m0s8_usb__BURSTEND3_TR_GROUP EQU 3
USBFS_cy_m0s8_usb__BURSTEND3_TR_OUTPUT EQU 3
USBFS_cy_m0s8_usb__BURSTEND4_TR_GROUP EQU 3
USBFS_cy_m0s8_usb__BURSTEND4_TR_OUTPUT EQU 4
USBFS_cy_m0s8_usb__BURSTEND5_TR_GROUP EQU 3
USBFS_cy_m0s8_usb__BURSTEND5_TR_OUTPUT EQU 5
USBFS_cy_m0s8_usb__BURSTEND6_TR_GROUP EQU 3
USBFS_cy_m0s8_usb__BURSTEND6_TR_OUTPUT EQU 6
USBFS_cy_m0s8_usb__BURSTEND7_TR_GROUP EQU 3
USBFS_cy_m0s8_usb__BURSTEND7_TR_OUTPUT EQU 7
USBFS_cy_m0s8_usb__BUS_RST_CNT EQU CYREG_USBDEVv2_BUS_RST_CNT
USBFS_cy_m0s8_usb__CR0 EQU CYREG_USBDEVv2_CR0
USBFS_cy_m0s8_usb__CR1 EQU CYREG_USBDEVv2_CR1
USBFS_cy_m0s8_usb__CWA EQU CYREG_USBDEVv2_CWA
USBFS_cy_m0s8_usb__CWA_MSB EQU CYREG_USBDEVv2_CWA_MSB
USBFS_cy_m0s8_usb__CWA16 EQU CYREG_USBDEVv2_CWA16
USBFS_cy_m0s8_usb__DMA_THRES EQU CYREG_USBDEVv2_DMA_THRES
USBFS_cy_m0s8_usb__DMA_THRES_MSB EQU CYREG_USBDEVv2_DMA_THRES_MSB
USBFS_cy_m0s8_usb__DMA_THRES16 EQU CYREG_USBDEVv2_DMA_THRES16
USBFS_cy_m0s8_usb__DYN_RECONFIG EQU CYREG_USBDEVv2_DYN_RECONFIG
USBFS_cy_m0s8_usb__EP_ACTIVE EQU CYREG_USBDEVv2_EP_ACTIVE
USBFS_cy_m0s8_usb__EP_TYPE EQU CYREG_USBDEVv2_EP_TYPE
USBFS_cy_m0s8_usb__EP0_CNT EQU CYREG_USBDEVv2_EP0_CNT
USBFS_cy_m0s8_usb__EP0_CR EQU CYREG_USBDEVv2_EP0_CR
USBFS_cy_m0s8_usb__EP0_DR0 EQU CYREG_USBDEVv2_EP0_DR0
USBFS_cy_m0s8_usb__EP0_DR1 EQU CYREG_USBDEVv2_EP0_DR1
USBFS_cy_m0s8_usb__EP0_DR2 EQU CYREG_USBDEVv2_EP0_DR2
USBFS_cy_m0s8_usb__EP0_DR3 EQU CYREG_USBDEVv2_EP0_DR3
USBFS_cy_m0s8_usb__EP0_DR4 EQU CYREG_USBDEVv2_EP0_DR4
USBFS_cy_m0s8_usb__EP0_DR5 EQU CYREG_USBDEVv2_EP0_DR5
USBFS_cy_m0s8_usb__EP0_DR6 EQU CYREG_USBDEVv2_EP0_DR6
USBFS_cy_m0s8_usb__EP0_DR7 EQU CYREG_USBDEVv2_EP0_DR7
USBFS_cy_m0s8_usb__MEM_DATA0 EQU CYREG_USBDEVv2_MEM_DATA0
USBFS_cy_m0s8_usb__MEM_DATA1 EQU CYREG_USBDEVv2_MEM_DATA1
USBFS_cy_m0s8_usb__MEM_DATA10 EQU CYREG_USBDEVv2_MEM_DATA10
USBFS_cy_m0s8_usb__MEM_DATA100 EQU CYREG_USBDEVv2_MEM_DATA100
USBFS_cy_m0s8_usb__MEM_DATA101 EQU CYREG_USBDEVv2_MEM_DATA101
USBFS_cy_m0s8_usb__MEM_DATA102 EQU CYREG_USBDEVv2_MEM_DATA102
USBFS_cy_m0s8_usb__MEM_DATA103 EQU CYREG_USBDEVv2_MEM_DATA103
USBFS_cy_m0s8_usb__MEM_DATA104 EQU CYREG_USBDEVv2_MEM_DATA104
USBFS_cy_m0s8_usb__MEM_DATA105 EQU CYREG_USBDEVv2_MEM_DATA105
USBFS_cy_m0s8_usb__MEM_DATA106 EQU CYREG_USBDEVv2_MEM_DATA106
USBFS_cy_m0s8_usb__MEM_DATA107 EQU CYREG_USBDEVv2_MEM_DATA107
USBFS_cy_m0s8_usb__MEM_DATA108 EQU CYREG_USBDEVv2_MEM_DATA108
USBFS_cy_m0s8_usb__MEM_DATA109 EQU CYREG_USBDEVv2_MEM_DATA109
USBFS_cy_m0s8_usb__MEM_DATA11 EQU CYREG_USBDEVv2_MEM_DATA11
USBFS_cy_m0s8_usb__MEM_DATA110 EQU CYREG_USBDEVv2_MEM_DATA110
USBFS_cy_m0s8_usb__MEM_DATA111 EQU CYREG_USBDEVv2_MEM_DATA111
USBFS_cy_m0s8_usb__MEM_DATA112 EQU CYREG_USBDEVv2_MEM_DATA112
USBFS_cy_m0s8_usb__MEM_DATA113 EQU CYREG_USBDEVv2_MEM_DATA113
USBFS_cy_m0s8_usb__MEM_DATA114 EQU CYREG_USBDEVv2_MEM_DATA114
USBFS_cy_m0s8_usb__MEM_DATA115 EQU CYREG_USBDEVv2_MEM_DATA115
USBFS_cy_m0s8_usb__MEM_DATA116 EQU CYREG_USBDEVv2_MEM_DATA116
USBFS_cy_m0s8_usb__MEM_DATA117 EQU CYREG_USBDEVv2_MEM_DATA117
USBFS_cy_m0s8_usb__MEM_DATA118 EQU CYREG_USBDEVv2_MEM_DATA118
USBFS_cy_m0s8_usb__MEM_DATA119 EQU CYREG_USBDEVv2_MEM_DATA119
USBFS_cy_m0s8_usb__MEM_DATA12 EQU CYREG_USBDEVv2_MEM_DATA12
USBFS_cy_m0s8_usb__MEM_DATA120 EQU CYREG_USBDEVv2_MEM_DATA120
USBFS_cy_m0s8_usb__MEM_DATA121 EQU CYREG_USBDEVv2_MEM_DATA121
USBFS_cy_m0s8_usb__MEM_DATA122 EQU CYREG_USBDEVv2_MEM_DATA122
USBFS_cy_m0s8_usb__MEM_DATA123 EQU CYREG_USBDEVv2_MEM_DATA123
USBFS_cy_m0s8_usb__MEM_DATA124 EQU CYREG_USBDEVv2_MEM_DATA124
USBFS_cy_m0s8_usb__MEM_DATA125 EQU CYREG_USBDEVv2_MEM_DATA125
USBFS_cy_m0s8_usb__MEM_DATA126 EQU CYREG_USBDEVv2_MEM_DATA126
USBFS_cy_m0s8_usb__MEM_DATA127 EQU CYREG_USBDEVv2_MEM_DATA127
USBFS_cy_m0s8_usb__MEM_DATA128 EQU CYREG_USBDEVv2_MEM_DATA128
USBFS_cy_m0s8_usb__MEM_DATA129 EQU CYREG_USBDEVv2_MEM_DATA129
USBFS_cy_m0s8_usb__MEM_DATA13 EQU CYREG_USBDEVv2_MEM_DATA13
USBFS_cy_m0s8_usb__MEM_DATA130 EQU CYREG_USBDEVv2_MEM_DATA130
USBFS_cy_m0s8_usb__MEM_DATA131 EQU CYREG_USBDEVv2_MEM_DATA131
USBFS_cy_m0s8_usb__MEM_DATA132 EQU CYREG_USBDEVv2_MEM_DATA132
USBFS_cy_m0s8_usb__MEM_DATA133 EQU CYREG_USBDEVv2_MEM_DATA133
USBFS_cy_m0s8_usb__MEM_DATA134 EQU CYREG_USBDEVv2_MEM_DATA134
USBFS_cy_m0s8_usb__MEM_DATA135 EQU CYREG_USBDEVv2_MEM_DATA135
USBFS_cy_m0s8_usb__MEM_DATA136 EQU CYREG_USBDEVv2_MEM_DATA136
USBFS_cy_m0s8_usb__MEM_DATA137 EQU CYREG_USBDEVv2_MEM_DATA137
USBFS_cy_m0s8_usb__MEM_DATA138 EQU CYREG_USBDEVv2_MEM_DATA138
USBFS_cy_m0s8_usb__MEM_DATA139 EQU CYREG_USBDEVv2_MEM_DATA139
USBFS_cy_m0s8_usb__MEM_DATA14 EQU CYREG_USBDEVv2_MEM_DATA14
USBFS_cy_m0s8_usb__MEM_DATA140 EQU CYREG_USBDEVv2_MEM_DATA140
USBFS_cy_m0s8_usb__MEM_DATA141 EQU CYREG_USBDEVv2_MEM_DATA141
USBFS_cy_m0s8_usb__MEM_DATA142 EQU CYREG_USBDEVv2_MEM_DATA142
USBFS_cy_m0s8_usb__MEM_DATA143 EQU CYREG_USBDEVv2_MEM_DATA143
USBFS_cy_m0s8_usb__MEM_DATA144 EQU CYREG_USBDEVv2_MEM_DATA144
USBFS_cy_m0s8_usb__MEM_DATA145 EQU CYREG_USBDEVv2_MEM_DATA145
USBFS_cy_m0s8_usb__MEM_DATA146 EQU CYREG_USBDEVv2_MEM_DATA146
USBFS_cy_m0s8_usb__MEM_DATA147 EQU CYREG_USBDEVv2_MEM_DATA147
USBFS_cy_m0s8_usb__MEM_DATA148 EQU CYREG_USBDEVv2_MEM_DATA148
USBFS_cy_m0s8_usb__MEM_DATA149 EQU CYREG_USBDEVv2_MEM_DATA149
USBFS_cy_m0s8_usb__MEM_DATA15 EQU CYREG_USBDEVv2_MEM_DATA15
USBFS_cy_m0s8_usb__MEM_DATA150 EQU CYREG_USBDEVv2_MEM_DATA150
USBFS_cy_m0s8_usb__MEM_DATA151 EQU CYREG_USBDEVv2_MEM_DATA151
USBFS_cy_m0s8_usb__MEM_DATA152 EQU CYREG_USBDEVv2_MEM_DATA152
USBFS_cy_m0s8_usb__MEM_DATA153 EQU CYREG_USBDEVv2_MEM_DATA153
USBFS_cy_m0s8_usb__MEM_DATA154 EQU CYREG_USBDEVv2_MEM_DATA154
USBFS_cy_m0s8_usb__MEM_DATA155 EQU CYREG_USBDEVv2_MEM_DATA155
USBFS_cy_m0s8_usb__MEM_DATA156 EQU CYREG_USBDEVv2_MEM_DATA156
USBFS_cy_m0s8_usb__MEM_DATA157 EQU CYREG_USBDEVv2_MEM_DATA157
USBFS_cy_m0s8_usb__MEM_DATA158 EQU CYREG_USBDEVv2_MEM_DATA158
USBFS_cy_m0s8_usb__MEM_DATA159 EQU CYREG_USBDEVv2_MEM_DATA159
USBFS_cy_m0s8_usb__MEM_DATA16 EQU CYREG_USBDEVv2_MEM_DATA16
USBFS_cy_m0s8_usb__MEM_DATA160 EQU CYREG_USBDEVv2_MEM_DATA160
USBFS_cy_m0s8_usb__MEM_DATA161 EQU CYREG_USBDEVv2_MEM_DATA161
USBFS_cy_m0s8_usb__MEM_DATA162 EQU CYREG_USBDEVv2_MEM_DATA162
USBFS_cy_m0s8_usb__MEM_DATA163 EQU CYREG_USBDEVv2_MEM_DATA163
USBFS_cy_m0s8_usb__MEM_DATA164 EQU CYREG_USBDEVv2_MEM_DATA164
USBFS_cy_m0s8_usb__MEM_DATA165 EQU CYREG_USBDEVv2_MEM_DATA165
USBFS_cy_m0s8_usb__MEM_DATA166 EQU CYREG_USBDEVv2_MEM_DATA166
USBFS_cy_m0s8_usb__MEM_DATA167 EQU CYREG_USBDEVv2_MEM_DATA167
USBFS_cy_m0s8_usb__MEM_DATA168 EQU CYREG_USBDEVv2_MEM_DATA168
USBFS_cy_m0s8_usb__MEM_DATA169 EQU CYREG_USBDEVv2_MEM_DATA169
USBFS_cy_m0s8_usb__MEM_DATA17 EQU CYREG_USBDEVv2_MEM_DATA17
USBFS_cy_m0s8_usb__MEM_DATA170 EQU CYREG_USBDEVv2_MEM_DATA170
USBFS_cy_m0s8_usb__MEM_DATA171 EQU CYREG_USBDEVv2_MEM_DATA171
USBFS_cy_m0s8_usb__MEM_DATA172 EQU CYREG_USBDEVv2_MEM_DATA172
USBFS_cy_m0s8_usb__MEM_DATA173 EQU CYREG_USBDEVv2_MEM_DATA173
USBFS_cy_m0s8_usb__MEM_DATA174 EQU CYREG_USBDEVv2_MEM_DATA174
USBFS_cy_m0s8_usb__MEM_DATA175 EQU CYREG_USBDEVv2_MEM_DATA175
USBFS_cy_m0s8_usb__MEM_DATA176 EQU CYREG_USBDEVv2_MEM_DATA176
USBFS_cy_m0s8_usb__MEM_DATA177 EQU CYREG_USBDEVv2_MEM_DATA177
USBFS_cy_m0s8_usb__MEM_DATA178 EQU CYREG_USBDEVv2_MEM_DATA178
USBFS_cy_m0s8_usb__MEM_DATA179 EQU CYREG_USBDEVv2_MEM_DATA179
USBFS_cy_m0s8_usb__MEM_DATA18 EQU CYREG_USBDEVv2_MEM_DATA18
USBFS_cy_m0s8_usb__MEM_DATA180 EQU CYREG_USBDEVv2_MEM_DATA180
USBFS_cy_m0s8_usb__MEM_DATA181 EQU CYREG_USBDEVv2_MEM_DATA181
USBFS_cy_m0s8_usb__MEM_DATA182 EQU CYREG_USBDEVv2_MEM_DATA182
USBFS_cy_m0s8_usb__MEM_DATA183 EQU CYREG_USBDEVv2_MEM_DATA183
USBFS_cy_m0s8_usb__MEM_DATA184 EQU CYREG_USBDEVv2_MEM_DATA184
USBFS_cy_m0s8_usb__MEM_DATA185 EQU CYREG_USBDEVv2_MEM_DATA185
USBFS_cy_m0s8_usb__MEM_DATA186 EQU CYREG_USBDEVv2_MEM_DATA186
USBFS_cy_m0s8_usb__MEM_DATA187 EQU CYREG_USBDEVv2_MEM_DATA187
USBFS_cy_m0s8_usb__MEM_DATA188 EQU CYREG_USBDEVv2_MEM_DATA188
USBFS_cy_m0s8_usb__MEM_DATA189 EQU CYREG_USBDEVv2_MEM_DATA189
USBFS_cy_m0s8_usb__MEM_DATA19 EQU CYREG_USBDEVv2_MEM_DATA19
USBFS_cy_m0s8_usb__MEM_DATA190 EQU CYREG_USBDEVv2_MEM_DATA190
USBFS_cy_m0s8_usb__MEM_DATA191 EQU CYREG_USBDEVv2_MEM_DATA191
USBFS_cy_m0s8_usb__MEM_DATA192 EQU CYREG_USBDEVv2_MEM_DATA192
USBFS_cy_m0s8_usb__MEM_DATA193 EQU CYREG_USBDEVv2_MEM_DATA193
USBFS_cy_m0s8_usb__MEM_DATA194 EQU CYREG_USBDEVv2_MEM_DATA194
USBFS_cy_m0s8_usb__MEM_DATA195 EQU CYREG_USBDEVv2_MEM_DATA195
USBFS_cy_m0s8_usb__MEM_DATA196 EQU CYREG_USBDEVv2_MEM_DATA196
USBFS_cy_m0s8_usb__MEM_DATA197 EQU CYREG_USBDEVv2_MEM_DATA197
USBFS_cy_m0s8_usb__MEM_DATA198 EQU CYREG_USBDEVv2_MEM_DATA198
USBFS_cy_m0s8_usb__MEM_DATA199 EQU CYREG_USBDEVv2_MEM_DATA199
USBFS_cy_m0s8_usb__MEM_DATA2 EQU CYREG_USBDEVv2_MEM_DATA2
USBFS_cy_m0s8_usb__MEM_DATA20 EQU CYREG_USBDEVv2_MEM_DATA20
USBFS_cy_m0s8_usb__MEM_DATA200 EQU CYREG_USBDEVv2_MEM_DATA200
USBFS_cy_m0s8_usb__MEM_DATA201 EQU CYREG_USBDEVv2_MEM_DATA201
USBFS_cy_m0s8_usb__MEM_DATA202 EQU CYREG_USBDEVv2_MEM_DATA202
USBFS_cy_m0s8_usb__MEM_DATA203 EQU CYREG_USBDEVv2_MEM_DATA203
USBFS_cy_m0s8_usb__MEM_DATA204 EQU CYREG_USBDEVv2_MEM_DATA204
USBFS_cy_m0s8_usb__MEM_DATA205 EQU CYREG_USBDEVv2_MEM_DATA205
USBFS_cy_m0s8_usb__MEM_DATA206 EQU CYREG_USBDEVv2_MEM_DATA206
USBFS_cy_m0s8_usb__MEM_DATA207 EQU CYREG_USBDEVv2_MEM_DATA207
USBFS_cy_m0s8_usb__MEM_DATA208 EQU CYREG_USBDEVv2_MEM_DATA208
USBFS_cy_m0s8_usb__MEM_DATA209 EQU CYREG_USBDEVv2_MEM_DATA209
USBFS_cy_m0s8_usb__MEM_DATA21 EQU CYREG_USBDEVv2_MEM_DATA21
USBFS_cy_m0s8_usb__MEM_DATA210 EQU CYREG_USBDEVv2_MEM_DATA210
USBFS_cy_m0s8_usb__MEM_DATA211 EQU CYREG_USBDEVv2_MEM_DATA211
USBFS_cy_m0s8_usb__MEM_DATA212 EQU CYREG_USBDEVv2_MEM_DATA212
USBFS_cy_m0s8_usb__MEM_DATA213 EQU CYREG_USBDEVv2_MEM_DATA213
USBFS_cy_m0s8_usb__MEM_DATA214 EQU CYREG_USBDEVv2_MEM_DATA214
USBFS_cy_m0s8_usb__MEM_DATA215 EQU CYREG_USBDEVv2_MEM_DATA215
USBFS_cy_m0s8_usb__MEM_DATA216 EQU CYREG_USBDEVv2_MEM_DATA216
USBFS_cy_m0s8_usb__MEM_DATA217 EQU CYREG_USBDEVv2_MEM_DATA217
USBFS_cy_m0s8_usb__MEM_DATA218 EQU CYREG_USBDEVv2_MEM_DATA218
USBFS_cy_m0s8_usb__MEM_DATA219 EQU CYREG_USBDEVv2_MEM_DATA219
USBFS_cy_m0s8_usb__MEM_DATA22 EQU CYREG_USBDEVv2_MEM_DATA22
USBFS_cy_m0s8_usb__MEM_DATA220 EQU CYREG_USBDEVv2_MEM_DATA220
USBFS_cy_m0s8_usb__MEM_DATA221 EQU CYREG_USBDEVv2_MEM_DATA221
USBFS_cy_m0s8_usb__MEM_DATA222 EQU CYREG_USBDEVv2_MEM_DATA222
USBFS_cy_m0s8_usb__MEM_DATA223 EQU CYREG_USBDEVv2_MEM_DATA223
USBFS_cy_m0s8_usb__MEM_DATA224 EQU CYREG_USBDEVv2_MEM_DATA224
USBFS_cy_m0s8_usb__MEM_DATA225 EQU CYREG_USBDEVv2_MEM_DATA225
USBFS_cy_m0s8_usb__MEM_DATA226 EQU CYREG_USBDEVv2_MEM_DATA226
USBFS_cy_m0s8_usb__MEM_DATA227 EQU CYREG_USBDEVv2_MEM_DATA227
USBFS_cy_m0s8_usb__MEM_DATA228 EQU CYREG_USBDEVv2_MEM_DATA228
USBFS_cy_m0s8_usb__MEM_DATA229 EQU CYREG_USBDEVv2_MEM_DATA229
USBFS_cy_m0s8_usb__MEM_DATA23 EQU CYREG_USBDEVv2_MEM_DATA23
USBFS_cy_m0s8_usb__MEM_DATA230 EQU CYREG_USBDEVv2_MEM_DATA230
USBFS_cy_m0s8_usb__MEM_DATA231 EQU CYREG_USBDEVv2_MEM_DATA231
USBFS_cy_m0s8_usb__MEM_DATA232 EQU CYREG_USBDEVv2_MEM_DATA232
USBFS_cy_m0s8_usb__MEM_DATA233 EQU CYREG_USBDEVv2_MEM_DATA233
USBFS_cy_m0s8_usb__MEM_DATA234 EQU CYREG_USBDEVv2_MEM_DATA234
USBFS_cy_m0s8_usb__MEM_DATA235 EQU CYREG_USBDEVv2_MEM_DATA235
USBFS_cy_m0s8_usb__MEM_DATA236 EQU CYREG_USBDEVv2_MEM_DATA236
USBFS_cy_m0s8_usb__MEM_DATA237 EQU CYREG_USBDEVv2_MEM_DATA237
USBFS_cy_m0s8_usb__MEM_DATA238 EQU CYREG_USBDEVv2_MEM_DATA238
USBFS_cy_m0s8_usb__MEM_DATA239 EQU CYREG_USBDEVv2_MEM_DATA239
USBFS_cy_m0s8_usb__MEM_DATA24 EQU CYREG_USBDEVv2_MEM_DATA24
USBFS_cy_m0s8_usb__MEM_DATA240 EQU CYREG_USBDEVv2_MEM_DATA240
USBFS_cy_m0s8_usb__MEM_DATA241 EQU CYREG_USBDEVv2_MEM_DATA241
USBFS_cy_m0s8_usb__MEM_DATA242 EQU CYREG_USBDEVv2_MEM_DATA242
USBFS_cy_m0s8_usb__MEM_DATA243 EQU CYREG_USBDEVv2_MEM_DATA243
USBFS_cy_m0s8_usb__MEM_DATA244 EQU CYREG_USBDEVv2_MEM_DATA244
USBFS_cy_m0s8_usb__MEM_DATA245 EQU CYREG_USBDEVv2_MEM_DATA245
USBFS_cy_m0s8_usb__MEM_DATA246 EQU CYREG_USBDEVv2_MEM_DATA246
USBFS_cy_m0s8_usb__MEM_DATA247 EQU CYREG_USBDEVv2_MEM_DATA247
USBFS_cy_m0s8_usb__MEM_DATA248 EQU CYREG_USBDEVv2_MEM_DATA248
USBFS_cy_m0s8_usb__MEM_DATA249 EQU CYREG_USBDEVv2_MEM_DATA249
USBFS_cy_m0s8_usb__MEM_DATA25 EQU CYREG_USBDEVv2_MEM_DATA25
USBFS_cy_m0s8_usb__MEM_DATA250 EQU CYREG_USBDEVv2_MEM_DATA250
USBFS_cy_m0s8_usb__MEM_DATA251 EQU CYREG_USBDEVv2_MEM_DATA251
USBFS_cy_m0s8_usb__MEM_DATA252 EQU CYREG_USBDEVv2_MEM_DATA252
USBFS_cy_m0s8_usb__MEM_DATA253 EQU CYREG_USBDEVv2_MEM_DATA253
USBFS_cy_m0s8_usb__MEM_DATA254 EQU CYREG_USBDEVv2_MEM_DATA254
USBFS_cy_m0s8_usb__MEM_DATA255 EQU CYREG_USBDEVv2_MEM_DATA255
USBFS_cy_m0s8_usb__MEM_DATA256 EQU CYREG_USBDEVv2_MEM_DATA256
USBFS_cy_m0s8_usb__MEM_DATA257 EQU CYREG_USBDEVv2_MEM_DATA257
USBFS_cy_m0s8_usb__MEM_DATA258 EQU CYREG_USBDEVv2_MEM_DATA258
USBFS_cy_m0s8_usb__MEM_DATA259 EQU CYREG_USBDEVv2_MEM_DATA259
USBFS_cy_m0s8_usb__MEM_DATA26 EQU CYREG_USBDEVv2_MEM_DATA26
USBFS_cy_m0s8_usb__MEM_DATA260 EQU CYREG_USBDEVv2_MEM_DATA260
USBFS_cy_m0s8_usb__MEM_DATA261 EQU CYREG_USBDEVv2_MEM_DATA261
USBFS_cy_m0s8_usb__MEM_DATA262 EQU CYREG_USBDEVv2_MEM_DATA262
USBFS_cy_m0s8_usb__MEM_DATA263 EQU CYREG_USBDEVv2_MEM_DATA263
USBFS_cy_m0s8_usb__MEM_DATA264 EQU CYREG_USBDEVv2_MEM_DATA264
USBFS_cy_m0s8_usb__MEM_DATA265 EQU CYREG_USBDEVv2_MEM_DATA265
USBFS_cy_m0s8_usb__MEM_DATA266 EQU CYREG_USBDEVv2_MEM_DATA266
USBFS_cy_m0s8_usb__MEM_DATA267 EQU CYREG_USBDEVv2_MEM_DATA267
USBFS_cy_m0s8_usb__MEM_DATA268 EQU CYREG_USBDEVv2_MEM_DATA268
USBFS_cy_m0s8_usb__MEM_DATA269 EQU CYREG_USBDEVv2_MEM_DATA269
USBFS_cy_m0s8_usb__MEM_DATA27 EQU CYREG_USBDEVv2_MEM_DATA27
USBFS_cy_m0s8_usb__MEM_DATA270 EQU CYREG_USBDEVv2_MEM_DATA270
USBFS_cy_m0s8_usb__MEM_DATA271 EQU CYREG_USBDEVv2_MEM_DATA271
USBFS_cy_m0s8_usb__MEM_DATA272 EQU CYREG_USBDEVv2_MEM_DATA272
USBFS_cy_m0s8_usb__MEM_DATA273 EQU CYREG_USBDEVv2_MEM_DATA273
USBFS_cy_m0s8_usb__MEM_DATA274 EQU CYREG_USBDEVv2_MEM_DATA274
USBFS_cy_m0s8_usb__MEM_DATA275 EQU CYREG_USBDEVv2_MEM_DATA275
USBFS_cy_m0s8_usb__MEM_DATA276 EQU CYREG_USBDEVv2_MEM_DATA276
USBFS_cy_m0s8_usb__MEM_DATA277 EQU CYREG_USBDEVv2_MEM_DATA277
USBFS_cy_m0s8_usb__MEM_DATA278 EQU CYREG_USBDEVv2_MEM_DATA278
USBFS_cy_m0s8_usb__MEM_DATA279 EQU CYREG_USBDEVv2_MEM_DATA279
USBFS_cy_m0s8_usb__MEM_DATA28 EQU CYREG_USBDEVv2_MEM_DATA28
USBFS_cy_m0s8_usb__MEM_DATA280 EQU CYREG_USBDEVv2_MEM_DATA280
USBFS_cy_m0s8_usb__MEM_DATA281 EQU CYREG_USBDEVv2_MEM_DATA281
USBFS_cy_m0s8_usb__MEM_DATA282 EQU CYREG_USBDEVv2_MEM_DATA282
USBFS_cy_m0s8_usb__MEM_DATA283 EQU CYREG_USBDEVv2_MEM_DATA283
USBFS_cy_m0s8_usb__MEM_DATA284 EQU CYREG_USBDEVv2_MEM_DATA284
USBFS_cy_m0s8_usb__MEM_DATA285 EQU CYREG_USBDEVv2_MEM_DATA285
USBFS_cy_m0s8_usb__MEM_DATA286 EQU CYREG_USBDEVv2_MEM_DATA286
USBFS_cy_m0s8_usb__MEM_DATA287 EQU CYREG_USBDEVv2_MEM_DATA287
USBFS_cy_m0s8_usb__MEM_DATA288 EQU CYREG_USBDEVv2_MEM_DATA288
USBFS_cy_m0s8_usb__MEM_DATA289 EQU CYREG_USBDEVv2_MEM_DATA289
USBFS_cy_m0s8_usb__MEM_DATA29 EQU CYREG_USBDEVv2_MEM_DATA29
USBFS_cy_m0s8_usb__MEM_DATA290 EQU CYREG_USBDEVv2_MEM_DATA290
USBFS_cy_m0s8_usb__MEM_DATA291 EQU CYREG_USBDEVv2_MEM_DATA291
USBFS_cy_m0s8_usb__MEM_DATA292 EQU CYREG_USBDEVv2_MEM_DATA292
USBFS_cy_m0s8_usb__MEM_DATA293 EQU CYREG_USBDEVv2_MEM_DATA293
USBFS_cy_m0s8_usb__MEM_DATA294 EQU CYREG_USBDEVv2_MEM_DATA294
USBFS_cy_m0s8_usb__MEM_DATA295 EQU CYREG_USBDEVv2_MEM_DATA295
USBFS_cy_m0s8_usb__MEM_DATA296 EQU CYREG_USBDEVv2_MEM_DATA296
USBFS_cy_m0s8_usb__MEM_DATA297 EQU CYREG_USBDEVv2_MEM_DATA297
USBFS_cy_m0s8_usb__MEM_DATA298 EQU CYREG_USBDEVv2_MEM_DATA298
USBFS_cy_m0s8_usb__MEM_DATA299 EQU CYREG_USBDEVv2_MEM_DATA299
USBFS_cy_m0s8_usb__MEM_DATA3 EQU CYREG_USBDEVv2_MEM_DATA3
USBFS_cy_m0s8_usb__MEM_DATA30 EQU CYREG_USBDEVv2_MEM_DATA30
USBFS_cy_m0s8_usb__MEM_DATA300 EQU CYREG_USBDEVv2_MEM_DATA300
USBFS_cy_m0s8_usb__MEM_DATA301 EQU CYREG_USBDEVv2_MEM_DATA301
USBFS_cy_m0s8_usb__MEM_DATA302 EQU CYREG_USBDEVv2_MEM_DATA302
USBFS_cy_m0s8_usb__MEM_DATA303 EQU CYREG_USBDEVv2_MEM_DATA303
USBFS_cy_m0s8_usb__MEM_DATA304 EQU CYREG_USBDEVv2_MEM_DATA304
USBFS_cy_m0s8_usb__MEM_DATA305 EQU CYREG_USBDEVv2_MEM_DATA305
USBFS_cy_m0s8_usb__MEM_DATA306 EQU CYREG_USBDEVv2_MEM_DATA306
USBFS_cy_m0s8_usb__MEM_DATA307 EQU CYREG_USBDEVv2_MEM_DATA307
USBFS_cy_m0s8_usb__MEM_DATA308 EQU CYREG_USBDEVv2_MEM_DATA308
USBFS_cy_m0s8_usb__MEM_DATA309 EQU CYREG_USBDEVv2_MEM_DATA309
USBFS_cy_m0s8_usb__MEM_DATA31 EQU CYREG_USBDEVv2_MEM_DATA31
USBFS_cy_m0s8_usb__MEM_DATA310 EQU CYREG_USBDEVv2_MEM_DATA310
USBFS_cy_m0s8_usb__MEM_DATA311 EQU CYREG_USBDEVv2_MEM_DATA311
USBFS_cy_m0s8_usb__MEM_DATA312 EQU CYREG_USBDEVv2_MEM_DATA312
USBFS_cy_m0s8_usb__MEM_DATA313 EQU CYREG_USBDEVv2_MEM_DATA313
USBFS_cy_m0s8_usb__MEM_DATA314 EQU CYREG_USBDEVv2_MEM_DATA314
USBFS_cy_m0s8_usb__MEM_DATA315 EQU CYREG_USBDEVv2_MEM_DATA315
USBFS_cy_m0s8_usb__MEM_DATA316 EQU CYREG_USBDEVv2_MEM_DATA316
USBFS_cy_m0s8_usb__MEM_DATA317 EQU CYREG_USBDEVv2_MEM_DATA317
USBFS_cy_m0s8_usb__MEM_DATA318 EQU CYREG_USBDEVv2_MEM_DATA318
USBFS_cy_m0s8_usb__MEM_DATA319 EQU CYREG_USBDEVv2_MEM_DATA319
USBFS_cy_m0s8_usb__MEM_DATA32 EQU CYREG_USBDEVv2_MEM_DATA32
USBFS_cy_m0s8_usb__MEM_DATA320 EQU CYREG_USBDEVv2_MEM_DATA320
USBFS_cy_m0s8_usb__MEM_DATA321 EQU CYREG_USBDEVv2_MEM_DATA321
USBFS_cy_m0s8_usb__MEM_DATA322 EQU CYREG_USBDEVv2_MEM_DATA322
USBFS_cy_m0s8_usb__MEM_DATA323 EQU CYREG_USBDEVv2_MEM_DATA323
USBFS_cy_m0s8_usb__MEM_DATA324 EQU CYREG_USBDEVv2_MEM_DATA324
USBFS_cy_m0s8_usb__MEM_DATA325 EQU CYREG_USBDEVv2_MEM_DATA325
USBFS_cy_m0s8_usb__MEM_DATA326 EQU CYREG_USBDEVv2_MEM_DATA326
USBFS_cy_m0s8_usb__MEM_DATA327 EQU CYREG_USBDEVv2_MEM_DATA327
USBFS_cy_m0s8_usb__MEM_DATA328 EQU CYREG_USBDEVv2_MEM_DATA328
USBFS_cy_m0s8_usb__MEM_DATA329 EQU CYREG_USBDEVv2_MEM_DATA329
USBFS_cy_m0s8_usb__MEM_DATA33 EQU CYREG_USBDEVv2_MEM_DATA33
USBFS_cy_m0s8_usb__MEM_DATA330 EQU CYREG_USBDEVv2_MEM_DATA330
USBFS_cy_m0s8_usb__MEM_DATA331 EQU CYREG_USBDEVv2_MEM_DATA331
USBFS_cy_m0s8_usb__MEM_DATA332 EQU CYREG_USBDEVv2_MEM_DATA332
USBFS_cy_m0s8_usb__MEM_DATA333 EQU CYREG_USBDEVv2_MEM_DATA333
USBFS_cy_m0s8_usb__MEM_DATA334 EQU CYREG_USBDEVv2_MEM_DATA334
USBFS_cy_m0s8_usb__MEM_DATA335 EQU CYREG_USBDEVv2_MEM_DATA335
USBFS_cy_m0s8_usb__MEM_DATA336 EQU CYREG_USBDEVv2_MEM_DATA336
USBFS_cy_m0s8_usb__MEM_DATA337 EQU CYREG_USBDEVv2_MEM_DATA337
USBFS_cy_m0s8_usb__MEM_DATA338 EQU CYREG_USBDEVv2_MEM_DATA338
USBFS_cy_m0s8_usb__MEM_DATA339 EQU CYREG_USBDEVv2_MEM_DATA339
USBFS_cy_m0s8_usb__MEM_DATA34 EQU CYREG_USBDEVv2_MEM_DATA34
USBFS_cy_m0s8_usb__MEM_DATA340 EQU CYREG_USBDEVv2_MEM_DATA340
USBFS_cy_m0s8_usb__MEM_DATA341 EQU CYREG_USBDEVv2_MEM_DATA341
USBFS_cy_m0s8_usb__MEM_DATA342 EQU CYREG_USBDEVv2_MEM_DATA342
USBFS_cy_m0s8_usb__MEM_DATA343 EQU CYREG_USBDEVv2_MEM_DATA343
USBFS_cy_m0s8_usb__MEM_DATA344 EQU CYREG_USBDEVv2_MEM_DATA344
USBFS_cy_m0s8_usb__MEM_DATA345 EQU CYREG_USBDEVv2_MEM_DATA345
USBFS_cy_m0s8_usb__MEM_DATA346 EQU CYREG_USBDEVv2_MEM_DATA346
USBFS_cy_m0s8_usb__MEM_DATA347 EQU CYREG_USBDEVv2_MEM_DATA347
USBFS_cy_m0s8_usb__MEM_DATA348 EQU CYREG_USBDEVv2_MEM_DATA348
USBFS_cy_m0s8_usb__MEM_DATA349 EQU CYREG_USBDEVv2_MEM_DATA349
USBFS_cy_m0s8_usb__MEM_DATA35 EQU CYREG_USBDEVv2_MEM_DATA35
USBFS_cy_m0s8_usb__MEM_DATA350 EQU CYREG_USBDEVv2_MEM_DATA350
USBFS_cy_m0s8_usb__MEM_DATA351 EQU CYREG_USBDEVv2_MEM_DATA351
USBFS_cy_m0s8_usb__MEM_DATA352 EQU CYREG_USBDEVv2_MEM_DATA352
USBFS_cy_m0s8_usb__MEM_DATA353 EQU CYREG_USBDEVv2_MEM_DATA353
USBFS_cy_m0s8_usb__MEM_DATA354 EQU CYREG_USBDEVv2_MEM_DATA354
USBFS_cy_m0s8_usb__MEM_DATA355 EQU CYREG_USBDEVv2_MEM_DATA355
USBFS_cy_m0s8_usb__MEM_DATA356 EQU CYREG_USBDEVv2_MEM_DATA356
USBFS_cy_m0s8_usb__MEM_DATA357 EQU CYREG_USBDEVv2_MEM_DATA357
USBFS_cy_m0s8_usb__MEM_DATA358 EQU CYREG_USBDEVv2_MEM_DATA358
USBFS_cy_m0s8_usb__MEM_DATA359 EQU CYREG_USBDEVv2_MEM_DATA359
USBFS_cy_m0s8_usb__MEM_DATA36 EQU CYREG_USBDEVv2_MEM_DATA36
USBFS_cy_m0s8_usb__MEM_DATA360 EQU CYREG_USBDEVv2_MEM_DATA360
USBFS_cy_m0s8_usb__MEM_DATA361 EQU CYREG_USBDEVv2_MEM_DATA361
USBFS_cy_m0s8_usb__MEM_DATA362 EQU CYREG_USBDEVv2_MEM_DATA362
USBFS_cy_m0s8_usb__MEM_DATA363 EQU CYREG_USBDEVv2_MEM_DATA363
USBFS_cy_m0s8_usb__MEM_DATA364 EQU CYREG_USBDEVv2_MEM_DATA364
USBFS_cy_m0s8_usb__MEM_DATA365 EQU CYREG_USBDEVv2_MEM_DATA365
USBFS_cy_m0s8_usb__MEM_DATA366 EQU CYREG_USBDEVv2_MEM_DATA366
USBFS_cy_m0s8_usb__MEM_DATA367 EQU CYREG_USBDEVv2_MEM_DATA367
USBFS_cy_m0s8_usb__MEM_DATA368 EQU CYREG_USBDEVv2_MEM_DATA368
USBFS_cy_m0s8_usb__MEM_DATA369 EQU CYREG_USBDEVv2_MEM_DATA369
USBFS_cy_m0s8_usb__MEM_DATA37 EQU CYREG_USBDEVv2_MEM_DATA37
USBFS_cy_m0s8_usb__MEM_DATA370 EQU CYREG_USBDEVv2_MEM_DATA370
USBFS_cy_m0s8_usb__MEM_DATA371 EQU CYREG_USBDEVv2_MEM_DATA371
USBFS_cy_m0s8_usb__MEM_DATA372 EQU CYREG_USBDEVv2_MEM_DATA372
USBFS_cy_m0s8_usb__MEM_DATA373 EQU CYREG_USBDEVv2_MEM_DATA373
USBFS_cy_m0s8_usb__MEM_DATA374 EQU CYREG_USBDEVv2_MEM_DATA374
USBFS_cy_m0s8_usb__MEM_DATA375 EQU CYREG_USBDEVv2_MEM_DATA375
USBFS_cy_m0s8_usb__MEM_DATA376 EQU CYREG_USBDEVv2_MEM_DATA376
USBFS_cy_m0s8_usb__MEM_DATA377 EQU CYREG_USBDEVv2_MEM_DATA377
USBFS_cy_m0s8_usb__MEM_DATA378 EQU CYREG_USBDEVv2_MEM_DATA378
USBFS_cy_m0s8_usb__MEM_DATA379 EQU CYREG_USBDEVv2_MEM_DATA379
USBFS_cy_m0s8_usb__MEM_DATA38 EQU CYREG_USBDEVv2_MEM_DATA38
USBFS_cy_m0s8_usb__MEM_DATA380 EQU CYREG_USBDEVv2_MEM_DATA380
USBFS_cy_m0s8_usb__MEM_DATA381 EQU CYREG_USBDEVv2_MEM_DATA381
USBFS_cy_m0s8_usb__MEM_DATA382 EQU CYREG_USBDEVv2_MEM_DATA382
USBFS_cy_m0s8_usb__MEM_DATA383 EQU CYREG_USBDEVv2_MEM_DATA383
USBFS_cy_m0s8_usb__MEM_DATA384 EQU CYREG_USBDEVv2_MEM_DATA384
USBFS_cy_m0s8_usb__MEM_DATA385 EQU CYREG_USBDEVv2_MEM_DATA385
USBFS_cy_m0s8_usb__MEM_DATA386 EQU CYREG_USBDEVv2_MEM_DATA386
USBFS_cy_m0s8_usb__MEM_DATA387 EQU CYREG_USBDEVv2_MEM_DATA387
USBFS_cy_m0s8_usb__MEM_DATA388 EQU CYREG_USBDEVv2_MEM_DATA388
USBFS_cy_m0s8_usb__MEM_DATA389 EQU CYREG_USBDEVv2_MEM_DATA389
USBFS_cy_m0s8_usb__MEM_DATA39 EQU CYREG_USBDEVv2_MEM_DATA39
USBFS_cy_m0s8_usb__MEM_DATA390 EQU CYREG_USBDEVv2_MEM_DATA390
USBFS_cy_m0s8_usb__MEM_DATA391 EQU CYREG_USBDEVv2_MEM_DATA391
USBFS_cy_m0s8_usb__MEM_DATA392 EQU CYREG_USBDEVv2_MEM_DATA392
USBFS_cy_m0s8_usb__MEM_DATA393 EQU CYREG_USBDEVv2_MEM_DATA393
USBFS_cy_m0s8_usb__MEM_DATA394 EQU CYREG_USBDEVv2_MEM_DATA394
USBFS_cy_m0s8_usb__MEM_DATA395 EQU CYREG_USBDEVv2_MEM_DATA395
USBFS_cy_m0s8_usb__MEM_DATA396 EQU CYREG_USBDEVv2_MEM_DATA396
USBFS_cy_m0s8_usb__MEM_DATA397 EQU CYREG_USBDEVv2_MEM_DATA397
USBFS_cy_m0s8_usb__MEM_DATA398 EQU CYREG_USBDEVv2_MEM_DATA398
USBFS_cy_m0s8_usb__MEM_DATA399 EQU CYREG_USBDEVv2_MEM_DATA399
USBFS_cy_m0s8_usb__MEM_DATA4 EQU CYREG_USBDEVv2_MEM_DATA4
USBFS_cy_m0s8_usb__MEM_DATA40 EQU CYREG_USBDEVv2_MEM_DATA40
USBFS_cy_m0s8_usb__MEM_DATA400 EQU CYREG_USBDEVv2_MEM_DATA400
USBFS_cy_m0s8_usb__MEM_DATA401 EQU CYREG_USBDEVv2_MEM_DATA401
USBFS_cy_m0s8_usb__MEM_DATA402 EQU CYREG_USBDEVv2_MEM_DATA402
USBFS_cy_m0s8_usb__MEM_DATA403 EQU CYREG_USBDEVv2_MEM_DATA403
USBFS_cy_m0s8_usb__MEM_DATA404 EQU CYREG_USBDEVv2_MEM_DATA404
USBFS_cy_m0s8_usb__MEM_DATA405 EQU CYREG_USBDEVv2_MEM_DATA405
USBFS_cy_m0s8_usb__MEM_DATA406 EQU CYREG_USBDEVv2_MEM_DATA406
USBFS_cy_m0s8_usb__MEM_DATA407 EQU CYREG_USBDEVv2_MEM_DATA407
USBFS_cy_m0s8_usb__MEM_DATA408 EQU CYREG_USBDEVv2_MEM_DATA408
USBFS_cy_m0s8_usb__MEM_DATA409 EQU CYREG_USBDEVv2_MEM_DATA409
USBFS_cy_m0s8_usb__MEM_DATA41 EQU CYREG_USBDEVv2_MEM_DATA41
USBFS_cy_m0s8_usb__MEM_DATA410 EQU CYREG_USBDEVv2_MEM_DATA410
USBFS_cy_m0s8_usb__MEM_DATA411 EQU CYREG_USBDEVv2_MEM_DATA411
USBFS_cy_m0s8_usb__MEM_DATA412 EQU CYREG_USBDEVv2_MEM_DATA412
USBFS_cy_m0s8_usb__MEM_DATA413 EQU CYREG_USBDEVv2_MEM_DATA413
USBFS_cy_m0s8_usb__MEM_DATA414 EQU CYREG_USBDEVv2_MEM_DATA414
USBFS_cy_m0s8_usb__MEM_DATA415 EQU CYREG_USBDEVv2_MEM_DATA415
USBFS_cy_m0s8_usb__MEM_DATA416 EQU CYREG_USBDEVv2_MEM_DATA416
USBFS_cy_m0s8_usb__MEM_DATA417 EQU CYREG_USBDEVv2_MEM_DATA417
USBFS_cy_m0s8_usb__MEM_DATA418 EQU CYREG_USBDEVv2_MEM_DATA418
USBFS_cy_m0s8_usb__MEM_DATA419 EQU CYREG_USBDEVv2_MEM_DATA419
USBFS_cy_m0s8_usb__MEM_DATA42 EQU CYREG_USBDEVv2_MEM_DATA42
USBFS_cy_m0s8_usb__MEM_DATA420 EQU CYREG_USBDEVv2_MEM_DATA420
USBFS_cy_m0s8_usb__MEM_DATA421 EQU CYREG_USBDEVv2_MEM_DATA421
USBFS_cy_m0s8_usb__MEM_DATA422 EQU CYREG_USBDEVv2_MEM_DATA422
USBFS_cy_m0s8_usb__MEM_DATA423 EQU CYREG_USBDEVv2_MEM_DATA423
USBFS_cy_m0s8_usb__MEM_DATA424 EQU CYREG_USBDEVv2_MEM_DATA424
USBFS_cy_m0s8_usb__MEM_DATA425 EQU CYREG_USBDEVv2_MEM_DATA425
USBFS_cy_m0s8_usb__MEM_DATA426 EQU CYREG_USBDEVv2_MEM_DATA426
USBFS_cy_m0s8_usb__MEM_DATA427 EQU CYREG_USBDEVv2_MEM_DATA427
USBFS_cy_m0s8_usb__MEM_DATA428 EQU CYREG_USBDEVv2_MEM_DATA428
USBFS_cy_m0s8_usb__MEM_DATA429 EQU CYREG_USBDEVv2_MEM_DATA429
USBFS_cy_m0s8_usb__MEM_DATA43 EQU CYREG_USBDEVv2_MEM_DATA43
USBFS_cy_m0s8_usb__MEM_DATA430 EQU CYREG_USBDEVv2_MEM_DATA430
USBFS_cy_m0s8_usb__MEM_DATA431 EQU CYREG_USBDEVv2_MEM_DATA431
USBFS_cy_m0s8_usb__MEM_DATA432 EQU CYREG_USBDEVv2_MEM_DATA432
USBFS_cy_m0s8_usb__MEM_DATA433 EQU CYREG_USBDEVv2_MEM_DATA433
USBFS_cy_m0s8_usb__MEM_DATA434 EQU CYREG_USBDEVv2_MEM_DATA434
USBFS_cy_m0s8_usb__MEM_DATA435 EQU CYREG_USBDEVv2_MEM_DATA435
USBFS_cy_m0s8_usb__MEM_DATA436 EQU CYREG_USBDEVv2_MEM_DATA436
USBFS_cy_m0s8_usb__MEM_DATA437 EQU CYREG_USBDEVv2_MEM_DATA437
USBFS_cy_m0s8_usb__MEM_DATA438 EQU CYREG_USBDEVv2_MEM_DATA438
USBFS_cy_m0s8_usb__MEM_DATA439 EQU CYREG_USBDEVv2_MEM_DATA439
USBFS_cy_m0s8_usb__MEM_DATA44 EQU CYREG_USBDEVv2_MEM_DATA44
USBFS_cy_m0s8_usb__MEM_DATA440 EQU CYREG_USBDEVv2_MEM_DATA440
USBFS_cy_m0s8_usb__MEM_DATA441 EQU CYREG_USBDEVv2_MEM_DATA441
USBFS_cy_m0s8_usb__MEM_DATA442 EQU CYREG_USBDEVv2_MEM_DATA442
USBFS_cy_m0s8_usb__MEM_DATA443 EQU CYREG_USBDEVv2_MEM_DATA443
USBFS_cy_m0s8_usb__MEM_DATA444 EQU CYREG_USBDEVv2_MEM_DATA444
USBFS_cy_m0s8_usb__MEM_DATA445 EQU CYREG_USBDEVv2_MEM_DATA445
USBFS_cy_m0s8_usb__MEM_DATA446 EQU CYREG_USBDEVv2_MEM_DATA446
USBFS_cy_m0s8_usb__MEM_DATA447 EQU CYREG_USBDEVv2_MEM_DATA447
USBFS_cy_m0s8_usb__MEM_DATA448 EQU CYREG_USBDEVv2_MEM_DATA448
USBFS_cy_m0s8_usb__MEM_DATA449 EQU CYREG_USBDEVv2_MEM_DATA449
USBFS_cy_m0s8_usb__MEM_DATA45 EQU CYREG_USBDEVv2_MEM_DATA45
USBFS_cy_m0s8_usb__MEM_DATA450 EQU CYREG_USBDEVv2_MEM_DATA450
USBFS_cy_m0s8_usb__MEM_DATA451 EQU CYREG_USBDEVv2_MEM_DATA451
USBFS_cy_m0s8_usb__MEM_DATA452 EQU CYREG_USBDEVv2_MEM_DATA452
USBFS_cy_m0s8_usb__MEM_DATA453 EQU CYREG_USBDEVv2_MEM_DATA453
USBFS_cy_m0s8_usb__MEM_DATA454 EQU CYREG_USBDEVv2_MEM_DATA454
USBFS_cy_m0s8_usb__MEM_DATA455 EQU CYREG_USBDEVv2_MEM_DATA455
USBFS_cy_m0s8_usb__MEM_DATA456 EQU CYREG_USBDEVv2_MEM_DATA456
USBFS_cy_m0s8_usb__MEM_DATA457 EQU CYREG_USBDEVv2_MEM_DATA457
USBFS_cy_m0s8_usb__MEM_DATA458 EQU CYREG_USBDEVv2_MEM_DATA458
USBFS_cy_m0s8_usb__MEM_DATA459 EQU CYREG_USBDEVv2_MEM_DATA459
USBFS_cy_m0s8_usb__MEM_DATA46 EQU CYREG_USBDEVv2_MEM_DATA46
USBFS_cy_m0s8_usb__MEM_DATA460 EQU CYREG_USBDEVv2_MEM_DATA460
USBFS_cy_m0s8_usb__MEM_DATA461 EQU CYREG_USBDEVv2_MEM_DATA461
USBFS_cy_m0s8_usb__MEM_DATA462 EQU CYREG_USBDEVv2_MEM_DATA462
USBFS_cy_m0s8_usb__MEM_DATA463 EQU CYREG_USBDEVv2_MEM_DATA463
USBFS_cy_m0s8_usb__MEM_DATA464 EQU CYREG_USBDEVv2_MEM_DATA464
USBFS_cy_m0s8_usb__MEM_DATA465 EQU CYREG_USBDEVv2_MEM_DATA465
USBFS_cy_m0s8_usb__MEM_DATA466 EQU CYREG_USBDEVv2_MEM_DATA466
USBFS_cy_m0s8_usb__MEM_DATA467 EQU CYREG_USBDEVv2_MEM_DATA467
USBFS_cy_m0s8_usb__MEM_DATA468 EQU CYREG_USBDEVv2_MEM_DATA468
USBFS_cy_m0s8_usb__MEM_DATA469 EQU CYREG_USBDEVv2_MEM_DATA469
USBFS_cy_m0s8_usb__MEM_DATA47 EQU CYREG_USBDEVv2_MEM_DATA47
USBFS_cy_m0s8_usb__MEM_DATA470 EQU CYREG_USBDEVv2_MEM_DATA470
USBFS_cy_m0s8_usb__MEM_DATA471 EQU CYREG_USBDEVv2_MEM_DATA471
USBFS_cy_m0s8_usb__MEM_DATA472 EQU CYREG_USBDEVv2_MEM_DATA472
USBFS_cy_m0s8_usb__MEM_DATA473 EQU CYREG_USBDEVv2_MEM_DATA473
USBFS_cy_m0s8_usb__MEM_DATA474 EQU CYREG_USBDEVv2_MEM_DATA474
USBFS_cy_m0s8_usb__MEM_DATA475 EQU CYREG_USBDEVv2_MEM_DATA475
USBFS_cy_m0s8_usb__MEM_DATA476 EQU CYREG_USBDEVv2_MEM_DATA476
USBFS_cy_m0s8_usb__MEM_DATA477 EQU CYREG_USBDEVv2_MEM_DATA477
USBFS_cy_m0s8_usb__MEM_DATA478 EQU CYREG_USBDEVv2_MEM_DATA478
USBFS_cy_m0s8_usb__MEM_DATA479 EQU CYREG_USBDEVv2_MEM_DATA479
USBFS_cy_m0s8_usb__MEM_DATA48 EQU CYREG_USBDEVv2_MEM_DATA48
USBFS_cy_m0s8_usb__MEM_DATA480 EQU CYREG_USBDEVv2_MEM_DATA480
USBFS_cy_m0s8_usb__MEM_DATA481 EQU CYREG_USBDEVv2_MEM_DATA481
USBFS_cy_m0s8_usb__MEM_DATA482 EQU CYREG_USBDEVv2_MEM_DATA482
USBFS_cy_m0s8_usb__MEM_DATA483 EQU CYREG_USBDEVv2_MEM_DATA483
USBFS_cy_m0s8_usb__MEM_DATA484 EQU CYREG_USBDEVv2_MEM_DATA484
USBFS_cy_m0s8_usb__MEM_DATA485 EQU CYREG_USBDEVv2_MEM_DATA485
USBFS_cy_m0s8_usb__MEM_DATA486 EQU CYREG_USBDEVv2_MEM_DATA486
USBFS_cy_m0s8_usb__MEM_DATA487 EQU CYREG_USBDEVv2_MEM_DATA487
USBFS_cy_m0s8_usb__MEM_DATA488 EQU CYREG_USBDEVv2_MEM_DATA488
USBFS_cy_m0s8_usb__MEM_DATA489 EQU CYREG_USBDEVv2_MEM_DATA489
USBFS_cy_m0s8_usb__MEM_DATA49 EQU CYREG_USBDEVv2_MEM_DATA49
USBFS_cy_m0s8_usb__MEM_DATA490 EQU CYREG_USBDEVv2_MEM_DATA490
USBFS_cy_m0s8_usb__MEM_DATA491 EQU CYREG_USBDEVv2_MEM_DATA491
USBFS_cy_m0s8_usb__MEM_DATA492 EQU CYREG_USBDEVv2_MEM_DATA492
USBFS_cy_m0s8_usb__MEM_DATA493 EQU CYREG_USBDEVv2_MEM_DATA493
USBFS_cy_m0s8_usb__MEM_DATA494 EQU CYREG_USBDEVv2_MEM_DATA494
USBFS_cy_m0s8_usb__MEM_DATA495 EQU CYREG_USBDEVv2_MEM_DATA495
USBFS_cy_m0s8_usb__MEM_DATA496 EQU CYREG_USBDEVv2_MEM_DATA496
USBFS_cy_m0s8_usb__MEM_DATA497 EQU CYREG_USBDEVv2_MEM_DATA497
USBFS_cy_m0s8_usb__MEM_DATA498 EQU CYREG_USBDEVv2_MEM_DATA498
USBFS_cy_m0s8_usb__MEM_DATA499 EQU CYREG_USBDEVv2_MEM_DATA499
USBFS_cy_m0s8_usb__MEM_DATA5 EQU CYREG_USBDEVv2_MEM_DATA5
USBFS_cy_m0s8_usb__MEM_DATA50 EQU CYREG_USBDEVv2_MEM_DATA50
USBFS_cy_m0s8_usb__MEM_DATA500 EQU CYREG_USBDEVv2_MEM_DATA500
USBFS_cy_m0s8_usb__MEM_DATA501 EQU CYREG_USBDEVv2_MEM_DATA501
USBFS_cy_m0s8_usb__MEM_DATA502 EQU CYREG_USBDEVv2_MEM_DATA502
USBFS_cy_m0s8_usb__MEM_DATA503 EQU CYREG_USBDEVv2_MEM_DATA503
USBFS_cy_m0s8_usb__MEM_DATA504 EQU CYREG_USBDEVv2_MEM_DATA504
USBFS_cy_m0s8_usb__MEM_DATA505 EQU CYREG_USBDEVv2_MEM_DATA505
USBFS_cy_m0s8_usb__MEM_DATA506 EQU CYREG_USBDEVv2_MEM_DATA506
USBFS_cy_m0s8_usb__MEM_DATA507 EQU CYREG_USBDEVv2_MEM_DATA507
USBFS_cy_m0s8_usb__MEM_DATA508 EQU CYREG_USBDEVv2_MEM_DATA508
USBFS_cy_m0s8_usb__MEM_DATA509 EQU CYREG_USBDEVv2_MEM_DATA509
USBFS_cy_m0s8_usb__MEM_DATA51 EQU CYREG_USBDEVv2_MEM_DATA51
USBFS_cy_m0s8_usb__MEM_DATA510 EQU CYREG_USBDEVv2_MEM_DATA510
USBFS_cy_m0s8_usb__MEM_DATA511 EQU CYREG_USBDEVv2_MEM_DATA511
USBFS_cy_m0s8_usb__MEM_DATA52 EQU CYREG_USBDEVv2_MEM_DATA52
USBFS_cy_m0s8_usb__MEM_DATA53 EQU CYREG_USBDEVv2_MEM_DATA53
USBFS_cy_m0s8_usb__MEM_DATA54 EQU CYREG_USBDEVv2_MEM_DATA54
USBFS_cy_m0s8_usb__MEM_DATA55 EQU CYREG_USBDEVv2_MEM_DATA55
USBFS_cy_m0s8_usb__MEM_DATA56 EQU CYREG_USBDEVv2_MEM_DATA56
USBFS_cy_m0s8_usb__MEM_DATA57 EQU CYREG_USBDEVv2_MEM_DATA57
USBFS_cy_m0s8_usb__MEM_DATA58 EQU CYREG_USBDEVv2_MEM_DATA58
USBFS_cy_m0s8_usb__MEM_DATA59 EQU CYREG_USBDEVv2_MEM_DATA59
USBFS_cy_m0s8_usb__MEM_DATA6 EQU CYREG_USBDEVv2_MEM_DATA6
USBFS_cy_m0s8_usb__MEM_DATA60 EQU CYREG_USBDEVv2_MEM_DATA60
USBFS_cy_m0s8_usb__MEM_DATA61 EQU CYREG_USBDEVv2_MEM_DATA61
USBFS_cy_m0s8_usb__MEM_DATA62 EQU CYREG_USBDEVv2_MEM_DATA62
USBFS_cy_m0s8_usb__MEM_DATA63 EQU CYREG_USBDEVv2_MEM_DATA63
USBFS_cy_m0s8_usb__MEM_DATA64 EQU CYREG_USBDEVv2_MEM_DATA64
USBFS_cy_m0s8_usb__MEM_DATA65 EQU CYREG_USBDEVv2_MEM_DATA65
USBFS_cy_m0s8_usb__MEM_DATA66 EQU CYREG_USBDEVv2_MEM_DATA66
USBFS_cy_m0s8_usb__MEM_DATA67 EQU CYREG_USBDEVv2_MEM_DATA67
USBFS_cy_m0s8_usb__MEM_DATA68 EQU CYREG_USBDEVv2_MEM_DATA68
USBFS_cy_m0s8_usb__MEM_DATA69 EQU CYREG_USBDEVv2_MEM_DATA69
USBFS_cy_m0s8_usb__MEM_DATA7 EQU CYREG_USBDEVv2_MEM_DATA7
USBFS_cy_m0s8_usb__MEM_DATA70 EQU CYREG_USBDEVv2_MEM_DATA70
USBFS_cy_m0s8_usb__MEM_DATA71 EQU CYREG_USBDEVv2_MEM_DATA71
USBFS_cy_m0s8_usb__MEM_DATA72 EQU CYREG_USBDEVv2_MEM_DATA72
USBFS_cy_m0s8_usb__MEM_DATA73 EQU CYREG_USBDEVv2_MEM_DATA73
USBFS_cy_m0s8_usb__MEM_DATA74 EQU CYREG_USBDEVv2_MEM_DATA74
USBFS_cy_m0s8_usb__MEM_DATA75 EQU CYREG_USBDEVv2_MEM_DATA75
USBFS_cy_m0s8_usb__MEM_DATA76 EQU CYREG_USBDEVv2_MEM_DATA76
USBFS_cy_m0s8_usb__MEM_DATA77 EQU CYREG_USBDEVv2_MEM_DATA77
USBFS_cy_m0s8_usb__MEM_DATA78 EQU CYREG_USBDEVv2_MEM_DATA78
USBFS_cy_m0s8_usb__MEM_DATA79 EQU CYREG_USBDEVv2_MEM_DATA79
USBFS_cy_m0s8_usb__MEM_DATA8 EQU CYREG_USBDEVv2_MEM_DATA8
USBFS_cy_m0s8_usb__MEM_DATA80 EQU CYREG_USBDEVv2_MEM_DATA80
USBFS_cy_m0s8_usb__MEM_DATA81 EQU CYREG_USBDEVv2_MEM_DATA81
USBFS_cy_m0s8_usb__MEM_DATA82 EQU CYREG_USBDEVv2_MEM_DATA82
USBFS_cy_m0s8_usb__MEM_DATA83 EQU CYREG_USBDEVv2_MEM_DATA83
USBFS_cy_m0s8_usb__MEM_DATA84 EQU CYREG_USBDEVv2_MEM_DATA84
USBFS_cy_m0s8_usb__MEM_DATA85 EQU CYREG_USBDEVv2_MEM_DATA85
USBFS_cy_m0s8_usb__MEM_DATA86 EQU CYREG_USBDEVv2_MEM_DATA86
USBFS_cy_m0s8_usb__MEM_DATA87 EQU CYREG_USBDEVv2_MEM_DATA87
USBFS_cy_m0s8_usb__MEM_DATA88 EQU CYREG_USBDEVv2_MEM_DATA88
USBFS_cy_m0s8_usb__MEM_DATA89 EQU CYREG_USBDEVv2_MEM_DATA89
USBFS_cy_m0s8_usb__MEM_DATA9 EQU CYREG_USBDEVv2_MEM_DATA9
USBFS_cy_m0s8_usb__MEM_DATA90 EQU CYREG_USBDEVv2_MEM_DATA90
USBFS_cy_m0s8_usb__MEM_DATA91 EQU CYREG_USBDEVv2_MEM_DATA91
USBFS_cy_m0s8_usb__MEM_DATA92 EQU CYREG_USBDEVv2_MEM_DATA92
USBFS_cy_m0s8_usb__MEM_DATA93 EQU CYREG_USBDEVv2_MEM_DATA93
USBFS_cy_m0s8_usb__MEM_DATA94 EQU CYREG_USBDEVv2_MEM_DATA94
USBFS_cy_m0s8_usb__MEM_DATA95 EQU CYREG_USBDEVv2_MEM_DATA95
USBFS_cy_m0s8_usb__MEM_DATA96 EQU CYREG_USBDEVv2_MEM_DATA96
USBFS_cy_m0s8_usb__MEM_DATA97 EQU CYREG_USBDEVv2_MEM_DATA97
USBFS_cy_m0s8_usb__MEM_DATA98 EQU CYREG_USBDEVv2_MEM_DATA98
USBFS_cy_m0s8_usb__MEM_DATA99 EQU CYREG_USBDEVv2_MEM_DATA99
USBFS_cy_m0s8_usb__OSCLK_DR0 EQU CYREG_USBDEVv2_OSCLK_DR0
USBFS_cy_m0s8_usb__OSCLK_DR1 EQU CYREG_USBDEVv2_OSCLK_DR1
USBFS_cy_m0s8_usb__OSCLK_DR16 EQU CYREG_USBDEVv2_OSCLK_DR16
USBFS_cy_m0s8_usb__SIE_EP_INT_EN EQU CYREG_USBDEVv2_SIE_EP_INT_EN
USBFS_cy_m0s8_usb__SIE_EP_INT_SR EQU CYREG_USBDEVv2_SIE_EP_INT_SR
USBFS_cy_m0s8_usb__SIE_EP1_CNT0 EQU CYREG_USBDEVv2_SIE_EP1_CNT0
USBFS_cy_m0s8_usb__SIE_EP1_CNT1 EQU CYREG_USBDEVv2_SIE_EP1_CNT1
USBFS_cy_m0s8_usb__SIE_EP1_CR0 EQU CYREG_USBDEVv2_SIE_EP1_CR0
USBFS_cy_m0s8_usb__SIE_EP2_CNT0 EQU CYREG_USBDEVv2_SIE_EP2_CNT0
USBFS_cy_m0s8_usb__SIE_EP2_CNT1 EQU CYREG_USBDEVv2_SIE_EP2_CNT1
USBFS_cy_m0s8_usb__SIE_EP2_CR0 EQU CYREG_USBDEVv2_SIE_EP2_CR0
USBFS_cy_m0s8_usb__SIE_EP3_CNT0 EQU CYREG_USBDEVv2_SIE_EP3_CNT0
USBFS_cy_m0s8_usb__SIE_EP3_CNT1 EQU CYREG_USBDEVv2_SIE_EP3_CNT1
USBFS_cy_m0s8_usb__SIE_EP3_CR0 EQU CYREG_USBDEVv2_SIE_EP3_CR0
USBFS_cy_m0s8_usb__SIE_EP4_CNT0 EQU CYREG_USBDEVv2_SIE_EP4_CNT0
USBFS_cy_m0s8_usb__SIE_EP4_CNT1 EQU CYREG_USBDEVv2_SIE_EP4_CNT1
USBFS_cy_m0s8_usb__SIE_EP4_CR0 EQU CYREG_USBDEVv2_SIE_EP4_CR0
USBFS_cy_m0s8_usb__SIE_EP5_CNT0 EQU CYREG_USBDEVv2_SIE_EP5_CNT0
USBFS_cy_m0s8_usb__SIE_EP5_CNT1 EQU CYREG_USBDEVv2_SIE_EP5_CNT1
USBFS_cy_m0s8_usb__SIE_EP5_CR0 EQU CYREG_USBDEVv2_SIE_EP5_CR0
USBFS_cy_m0s8_usb__SIE_EP6_CNT0 EQU CYREG_USBDEVv2_SIE_EP6_CNT0
USBFS_cy_m0s8_usb__SIE_EP6_CNT1 EQU CYREG_USBDEVv2_SIE_EP6_CNT1
USBFS_cy_m0s8_usb__SIE_EP6_CR0 EQU CYREG_USBDEVv2_SIE_EP6_CR0
USBFS_cy_m0s8_usb__SIE_EP7_CNT0 EQU CYREG_USBDEVv2_SIE_EP7_CNT0
USBFS_cy_m0s8_usb__SIE_EP7_CNT1 EQU CYREG_USBDEVv2_SIE_EP7_CNT1
USBFS_cy_m0s8_usb__SIE_EP7_CR0 EQU CYREG_USBDEVv2_SIE_EP7_CR0
USBFS_cy_m0s8_usb__SIE_EP8_CNT0 EQU CYREG_USBDEVv2_SIE_EP8_CNT0
USBFS_cy_m0s8_usb__SIE_EP8_CNT1 EQU CYREG_USBDEVv2_SIE_EP8_CNT1
USBFS_cy_m0s8_usb__SIE_EP8_CR0 EQU CYREG_USBDEVv2_SIE_EP8_CR0
USBFS_cy_m0s8_usb__SOF0 EQU CYREG_USBDEVv2_SOF0
USBFS_cy_m0s8_usb__SOF1 EQU CYREG_USBDEVv2_SOF1
USBFS_cy_m0s8_usb__SOF16 EQU CYREG_USBDEVv2_SOF16
USBFS_cy_m0s8_usb__USB_CHGDET_CTRL EQU CYREG_USBDEVv2_USB_CHGDET_CTRL
USBFS_cy_m0s8_usb__USB_CHGDET_TRIM EQU CYREG_USBDEVv2_USB_CHGDET_TRIM
USBFS_cy_m0s8_usb__USB_CLK_EN EQU CYREG_USBDEVv2_USB_CLK_EN
USBFS_cy_m0s8_usb__USB_DFT_CTRL EQU CYREG_USBDEVv2_USB_DFT_CTRL
USBFS_cy_m0s8_usb__USB_FLOW_CTRL EQU CYREG_USBDEVv2_USB_FLOW_CTRL
USBFS_cy_m0s8_usb__USB_INTR_CAUSE_HI EQU CYREG_USBDEVv2_USB_INTR_CAUSE_HI
USBFS_cy_m0s8_usb__USB_INTR_CAUSE_LO EQU CYREG_USBDEVv2_USB_INTR_CAUSE_LO
USBFS_cy_m0s8_usb__USB_INTR_CAUSE_MED EQU CYREG_USBDEVv2_USB_INTR_CAUSE_MED
USBFS_cy_m0s8_usb__USB_INTR_LVL_SEL EQU CYREG_USBDEVv2_USB_INTR_LVL_SEL
USBFS_cy_m0s8_usb__USB_INTR_SIE EQU CYREG_USBDEVv2_USB_INTR_SIE
USBFS_cy_m0s8_usb__USB_INTR_SIE_MASK EQU CYREG_USBDEVv2_USB_INTR_SIE_MASK
USBFS_cy_m0s8_usb__USB_INTR_SIE_MASKED EQU CYREG_USBDEVv2_USB_INTR_SIE_MASKED
USBFS_cy_m0s8_usb__USB_INTR_SIE_SET EQU CYREG_USBDEVv2_USB_INTR_SIE_SET
USBFS_cy_m0s8_usb__USB_LPM_CTRL EQU CYREG_USBDEVv2_USB_LPM_CTRL
USBFS_cy_m0s8_usb__USB_LPM_STAT EQU CYREG_USBDEVv2_USB_LPM_STAT
USBFS_cy_m0s8_usb__USB_PHY_TRIM0 EQU CYREG_USBDEVv2_USB_PHY_TRIM0
USBFS_cy_m0s8_usb__USB_PHY_TRIM1 EQU CYREG_USBDEVv2_USB_PHY_TRIM1
USBFS_cy_m0s8_usb__USB_PHY_TRIM2 EQU CYREG_USBDEVv2_USB_PHY_TRIM2
USBFS_cy_m0s8_usb__USB_PHY_TRIM3 EQU CYREG_USBDEVv2_USB_PHY_TRIM3
USBFS_cy_m0s8_usb__USB_POWER_CTRL EQU CYREG_USBDEVv2_USB_POWER_CTRL
USBFS_cy_m0s8_usb__USB_TRIM EQU CYREG_USBDEVv2_USB_TRIM
USBFS_cy_m0s8_usb__USB_USBIO_CTRL EQU CYREG_USBDEVv2_USB_USBIO_CTRL
USBFS_cy_m0s8_usb__USB_USBIO_TRIM EQU CYREG_USBDEVv2_USB_USBIO_TRIM
USBFS_cy_m0s8_usb__USBIO_CR0 EQU CYREG_USBDEVv2_USBIO_CR0
USBFS_cy_m0s8_usb__USBIO_CR1 EQU CYREG_USBDEVv2_USBIO_CR1
USBFS_cy_m0s8_usb__USBIO_CR2 EQU CYREG_USBDEVv2_USBIO_CR2

/* USBFS_Dm */
USBFS_Dm__0__DR EQU CYREG_GPIO_PRT13_DR
USBFS_Dm__0__DR_CLR EQU CYREG_GPIO_PRT13_DR_CLR
USBFS_Dm__0__DR_INV EQU CYREG_GPIO_PRT13_DR_INV
USBFS_Dm__0__DR_SET EQU CYREG_GPIO_PRT13_DR_SET
USBFS_Dm__0__HSIOM EQU CYREG_HSIOM_PORT_SEL13
USBFS_Dm__0__HSIOM_MASK EQU 0x000000F0
USBFS_Dm__0__HSIOM_SHIFT EQU 4
USBFS_Dm__0__INTCFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBFS_Dm__0__INTR EQU CYREG_GPIO_PRT13_INTR
USBFS_Dm__0__INTR_CFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBFS_Dm__0__INTSTAT EQU CYREG_GPIO_PRT13_INTR
USBFS_Dm__0__MASK EQU 0x02
USBFS_Dm__0__PORT EQU 13
USBFS_Dm__0__PS EQU CYREG_GPIO_PRT13_PS
USBFS_Dm__0__SHIFT EQU 1
USBFS_Dm__DR EQU CYREG_GPIO_PRT13_DR
USBFS_Dm__DR_CLR EQU CYREG_GPIO_PRT13_DR_CLR
USBFS_Dm__DR_INV EQU CYREG_GPIO_PRT13_DR_INV
USBFS_Dm__DR_SET EQU CYREG_GPIO_PRT13_DR_SET
USBFS_Dm__INTCFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBFS_Dm__INTR EQU CYREG_GPIO_PRT13_INTR
USBFS_Dm__INTR_CFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBFS_Dm__INTSTAT EQU CYREG_GPIO_PRT13_INTR
USBFS_Dm__MASK EQU 0x02
USBFS_Dm__PORT EQU 13
USBFS_Dm__PS EQU CYREG_GPIO_PRT13_PS
USBFS_Dm__SHIFT EQU 1

/* USBFS_Dp */
USBFS_Dp__0__DR EQU CYREG_GPIO_PRT13_DR
USBFS_Dp__0__DR_CLR EQU CYREG_GPIO_PRT13_DR_CLR
USBFS_Dp__0__DR_INV EQU CYREG_GPIO_PRT13_DR_INV
USBFS_Dp__0__DR_SET EQU CYREG_GPIO_PRT13_DR_SET
USBFS_Dp__0__HSIOM EQU CYREG_HSIOM_PORT_SEL13
USBFS_Dp__0__HSIOM_MASK EQU 0x0000000F
USBFS_Dp__0__HSIOM_SHIFT EQU 0
USBFS_Dp__0__INTCFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBFS_Dp__0__INTR EQU CYREG_GPIO_PRT13_INTR
USBFS_Dp__0__INTR_CFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBFS_Dp__0__INTSTAT EQU CYREG_GPIO_PRT13_INTR
USBFS_Dp__0__MASK EQU 0x01
USBFS_Dp__0__PORT EQU 13
USBFS_Dp__0__PS EQU CYREG_GPIO_PRT13_PS
USBFS_Dp__0__SHIFT EQU 0
USBFS_Dp__DR EQU CYREG_GPIO_PRT13_DR
USBFS_Dp__DR_CLR EQU CYREG_GPIO_PRT13_DR_CLR
USBFS_Dp__DR_INV EQU CYREG_GPIO_PRT13_DR_INV
USBFS_Dp__DR_SET EQU CYREG_GPIO_PRT13_DR_SET
USBFS_Dp__INTCFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBFS_Dp__INTR EQU CYREG_GPIO_PRT13_INTR
USBFS_Dp__INTR_CFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBFS_Dp__INTSTAT EQU CYREG_GPIO_PRT13_INTR
USBFS_Dp__MASK EQU 0x01
USBFS_Dp__PORT EQU 13
USBFS_Dp__PS EQU CYREG_GPIO_PRT13_PS
USBFS_Dp__SHIFT EQU 0
USBFS_Dp__SNAP EQU CYREG_GPIO_PRT13_INTR

/* USBFS_dp_int */
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USBFS_dp_int__INTC_MASK EQU 0x20
USBFS_dp_int__INTC_NUMBER EQU 5
USBFS_dp_int__INTC_PRIOR_MASK EQU 0xC000
USBFS_dp_int__INTC_PRIOR_NUM EQU 3
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* USBFS_ep1_dma */
USBFS_ep1_dma__CH_CTL EQU CYREG_DMAC_CH_CTL8
USBFS_ep1_dma__CHANNEL_NUMBER EQU 8
USBFS_ep1_dma__DESCR_PING_CTL EQU CYREG_DMAC_DESCR8_PING_CTL
USBFS_ep1_dma__DESCR_PING_DST EQU CYREG_DMAC_DESCR8_PING_DST
USBFS_ep1_dma__DESCR_PING_SRC EQU CYREG_DMAC_DESCR8_PING_SRC
USBFS_ep1_dma__DESCR_PING_STATUS EQU CYREG_DMAC_DESCR8_PING_STATUS
USBFS_ep1_dma__DESCR_PONG_CTL EQU CYREG_DMAC_DESCR8_PONG_CTL
USBFS_ep1_dma__DESCR_PONG_DST EQU CYREG_DMAC_DESCR8_PONG_DST
USBFS_ep1_dma__DESCR_PONG_SRC EQU CYREG_DMAC_DESCR8_PONG_SRC
USBFS_ep1_dma__DESCR_PONG_STATUS EQU CYREG_DMAC_DESCR8_PONG_STATUS
USBFS_ep1_dma__PRIORITY EQU 3
USBFS_ep1_dma__TR_GROUP EQU 1
USBFS_ep1_dma__TR_OUTPUT EQU 0

/* USBFS_ep2_dma */
USBFS_ep2_dma__CH_CTL EQU CYREG_DMAC_CH_CTL9
USBFS_ep2_dma__CHANNEL_NUMBER EQU 9
USBFS_ep2_dma__DESCR_PING_CTL EQU CYREG_DMAC_DESCR9_PING_CTL
USBFS_ep2_dma__DESCR_PING_DST EQU CYREG_DMAC_DESCR9_PING_DST
USBFS_ep2_dma__DESCR_PING_SRC EQU CYREG_DMAC_DESCR9_PING_SRC
USBFS_ep2_dma__DESCR_PING_STATUS EQU CYREG_DMAC_DESCR9_PING_STATUS
USBFS_ep2_dma__DESCR_PONG_CTL EQU CYREG_DMAC_DESCR9_PONG_CTL
USBFS_ep2_dma__DESCR_PONG_DST EQU CYREG_DMAC_DESCR9_PONG_DST
USBFS_ep2_dma__DESCR_PONG_SRC EQU CYREG_DMAC_DESCR9_PONG_SRC
USBFS_ep2_dma__DESCR_PONG_STATUS EQU CYREG_DMAC_DESCR9_PONG_STATUS
USBFS_ep2_dma__PRIORITY EQU 3
USBFS_ep2_dma__TR_GROUP EQU 1
USBFS_ep2_dma__TR_OUTPUT EQU 1

/* USBFS_high_int */
USBFS_high_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USBFS_high_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USBFS_high_int__INTC_MASK EQU 0x40000000
USBFS_high_int__INTC_NUMBER EQU 30
USBFS_high_int__INTC_PRIOR_MASK EQU 0xC00000
USBFS_high_int__INTC_PRIOR_NUM EQU 3
USBFS_high_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
USBFS_high_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USBFS_high_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* USBFS_lo_int */
USBFS_lo_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USBFS_lo_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USBFS_lo_int__INTC_MASK EQU 0x80000000
USBFS_lo_int__INTC_NUMBER EQU 31
USBFS_lo_int__INTC_PRIOR_MASK EQU 0xC0000000
USBFS_lo_int__INTC_PRIOR_NUM EQU 3
USBFS_lo_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
USBFS_lo_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USBFS_lo_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* USBFS_med_int */
USBFS_med_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USBFS_med_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USBFS_med_int__INTC_MASK EQU 0x01
USBFS_med_int__INTC_NUMBER EQU 0
USBFS_med_int__INTC_PRIOR_MASK EQU 0xC0
USBFS_med_int__INTC_PRIOR_NUM EQU 3
USBFS_med_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
USBFS_med_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USBFS_med_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* SRV1EN */
SRV1EN__0__DR EQU CYREG_GPIO_PRT3_DR
SRV1EN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SRV1EN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SRV1EN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SRV1EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SRV1EN__0__HSIOM_MASK EQU 0x00F00000
SRV1EN__0__HSIOM_SHIFT EQU 20
SRV1EN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1EN__0__INTR EQU CYREG_GPIO_PRT3_INTR
SRV1EN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1EN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SRV1EN__0__MASK EQU 0x20
SRV1EN__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
SRV1EN__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
SRV1EN__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
SRV1EN__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
SRV1EN__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
SRV1EN__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
SRV1EN__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
SRV1EN__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
SRV1EN__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
SRV1EN__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
SRV1EN__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
SRV1EN__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
SRV1EN__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
SRV1EN__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
SRV1EN__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
SRV1EN__0__PC EQU CYREG_GPIO_PRT3_PC
SRV1EN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SRV1EN__0__PORT EQU 3
SRV1EN__0__PS EQU CYREG_GPIO_PRT3_PS
SRV1EN__0__SHIFT EQU 5
SRV1EN__DR EQU CYREG_GPIO_PRT3_DR
SRV1EN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SRV1EN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SRV1EN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SRV1EN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1EN__INTR EQU CYREG_GPIO_PRT3_INTR
SRV1EN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SRV1EN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SRV1EN__MASK EQU 0x20
SRV1EN__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
SRV1EN__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
SRV1EN__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
SRV1EN__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
SRV1EN__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
SRV1EN__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
SRV1EN__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
SRV1EN__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
SRV1EN__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
SRV1EN__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
SRV1EN__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
SRV1EN__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
SRV1EN__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
SRV1EN__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
SRV1EN__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
SRV1EN__PC EQU CYREG_GPIO_PRT3_PC
SRV1EN__PC2 EQU CYREG_GPIO_PRT3_PC2
SRV1EN__PORT EQU 3
SRV1EN__PS EQU CYREG_GPIO_PRT3_PS
SRV1EN__SHIFT EQU 5

/* SRV2EN */
SRV2EN__0__DR EQU CYREG_GPIO_PRT2_DR
SRV2EN__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SRV2EN__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SRV2EN__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SRV2EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SRV2EN__0__HSIOM_MASK EQU 0xF0000000
SRV2EN__0__HSIOM_SHIFT EQU 28
SRV2EN__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SRV2EN__0__INTR EQU CYREG_GPIO_PRT2_INTR
SRV2EN__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SRV2EN__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SRV2EN__0__MASK EQU 0x80
SRV2EN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SRV2EN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SRV2EN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SRV2EN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SRV2EN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SRV2EN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SRV2EN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SRV2EN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SRV2EN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SRV2EN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SRV2EN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SRV2EN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SRV2EN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SRV2EN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SRV2EN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SRV2EN__0__PC EQU CYREG_GPIO_PRT2_PC
SRV2EN__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SRV2EN__0__PORT EQU 2
SRV2EN__0__PS EQU CYREG_GPIO_PRT2_PS
SRV2EN__0__SHIFT EQU 7
SRV2EN__DR EQU CYREG_GPIO_PRT2_DR
SRV2EN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SRV2EN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SRV2EN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SRV2EN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SRV2EN__INTR EQU CYREG_GPIO_PRT2_INTR
SRV2EN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SRV2EN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SRV2EN__MASK EQU 0x80
SRV2EN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SRV2EN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SRV2EN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SRV2EN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SRV2EN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SRV2EN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SRV2EN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SRV2EN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SRV2EN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SRV2EN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SRV2EN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SRV2EN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SRV2EN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SRV2EN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SRV2EN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SRV2EN__PC EQU CYREG_GPIO_PRT2_PC
SRV2EN__PC2 EQU CYREG_GPIO_PRT2_PC2
SRV2EN__PORT EQU 2
SRV2EN__PS EQU CYREG_GPIO_PRT2_PS
SRV2EN__SHIFT EQU 7

/* SRV3EN */
SRV3EN__0__DR EQU CYREG_GPIO_PRT4_DR
SRV3EN__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SRV3EN__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SRV3EN__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SRV3EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SRV3EN__0__HSIOM_MASK EQU 0x00F00000
SRV3EN__0__HSIOM_SHIFT EQU 20
SRV3EN__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV3EN__0__INTR EQU CYREG_GPIO_PRT4_INTR
SRV3EN__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV3EN__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SRV3EN__0__MASK EQU 0x20
SRV3EN__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
SRV3EN__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
SRV3EN__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
SRV3EN__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
SRV3EN__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
SRV3EN__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
SRV3EN__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
SRV3EN__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
SRV3EN__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
SRV3EN__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
SRV3EN__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
SRV3EN__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
SRV3EN__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
SRV3EN__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
SRV3EN__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
SRV3EN__0__PC EQU CYREG_GPIO_PRT4_PC
SRV3EN__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SRV3EN__0__PORT EQU 4
SRV3EN__0__PS EQU CYREG_GPIO_PRT4_PS
SRV3EN__0__SHIFT EQU 5
SRV3EN__DR EQU CYREG_GPIO_PRT4_DR
SRV3EN__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SRV3EN__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SRV3EN__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SRV3EN__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV3EN__INTR EQU CYREG_GPIO_PRT4_INTR
SRV3EN__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SRV3EN__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SRV3EN__MASK EQU 0x20
SRV3EN__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
SRV3EN__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
SRV3EN__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
SRV3EN__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
SRV3EN__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
SRV3EN__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
SRV3EN__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
SRV3EN__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
SRV3EN__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
SRV3EN__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
SRV3EN__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
SRV3EN__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
SRV3EN__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
SRV3EN__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
SRV3EN__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
SRV3EN__PC EQU CYREG_GPIO_PRT4_PC
SRV3EN__PC2 EQU CYREG_GPIO_PRT4_PC2
SRV3EN__PORT EQU 4
SRV3EN__PS EQU CYREG_GPIO_PRT4_PS
SRV3EN__SHIFT EQU 5

/* SRV4EN */
SRV4EN__0__DR EQU CYREG_GPIO_PRT0_DR
SRV4EN__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SRV4EN__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SRV4EN__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SRV4EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SRV4EN__0__HSIOM_MASK EQU 0x0000000F
SRV4EN__0__HSIOM_SHIFT EQU 0
SRV4EN__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SRV4EN__0__INTR EQU CYREG_GPIO_PRT0_INTR
SRV4EN__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SRV4EN__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SRV4EN__0__MASK EQU 0x01
SRV4EN__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
SRV4EN__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
SRV4EN__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
SRV4EN__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
SRV4EN__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
SRV4EN__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
SRV4EN__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
SRV4EN__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
SRV4EN__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
SRV4EN__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
SRV4EN__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
SRV4EN__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
SRV4EN__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
SRV4EN__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
SRV4EN__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
SRV4EN__0__PC EQU CYREG_GPIO_PRT0_PC
SRV4EN__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SRV4EN__0__PORT EQU 0
SRV4EN__0__PS EQU CYREG_GPIO_PRT0_PS
SRV4EN__0__SHIFT EQU 0
SRV4EN__DR EQU CYREG_GPIO_PRT0_DR
SRV4EN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SRV4EN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SRV4EN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SRV4EN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SRV4EN__INTR EQU CYREG_GPIO_PRT0_INTR
SRV4EN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SRV4EN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SRV4EN__MASK EQU 0x01
SRV4EN__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
SRV4EN__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
SRV4EN__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
SRV4EN__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
SRV4EN__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
SRV4EN__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
SRV4EN__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
SRV4EN__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
SRV4EN__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
SRV4EN__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
SRV4EN__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
SRV4EN__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
SRV4EN__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
SRV4EN__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
SRV4EN__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
SRV4EN__PC EQU CYREG_GPIO_PRT0_PC
SRV4EN__PC2 EQU CYREG_GPIO_PRT0_PC2
SRV4EN__PORT EQU 0
SRV4EN__PS EQU CYREG_GPIO_PRT0_PS
SRV4EN__SHIFT EQU 0

/* EZI2C_1_SCB */
EZI2C_1_SCB__CTRL EQU CYREG_SCB1_CTRL
EZI2C_1_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
EZI2C_1_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
EZI2C_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
EZI2C_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
EZI2C_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
EZI2C_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
EZI2C_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
EZI2C_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
EZI2C_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
EZI2C_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
EZI2C_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
EZI2C_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
EZI2C_1_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
EZI2C_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
EZI2C_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
EZI2C_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
EZI2C_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
EZI2C_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
EZI2C_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
EZI2C_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
EZI2C_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
EZI2C_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
EZI2C_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
EZI2C_1_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
EZI2C_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
EZI2C_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
EZI2C_1_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
EZI2C_1_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
EZI2C_1_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
EZI2C_1_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
EZI2C_1_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
EZI2C_1_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
EZI2C_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
EZI2C_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
EZI2C_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
EZI2C_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
EZI2C_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
EZI2C_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
EZI2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
EZI2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
EZI2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
EZI2C_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
EZI2C_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
EZI2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
EZI2C_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
EZI2C_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
EZI2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
EZI2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
EZI2C_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
EZI2C_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
EZI2C_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
EZI2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
EZI2C_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
EZI2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
EZI2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
EZI2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
EZI2C_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
EZI2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
EZI2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
EZI2C_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
EZI2C_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
EZI2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
EZI2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
EZI2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
EZI2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
EZI2C_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
EZI2C_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
EZI2C_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
EZI2C_1_SCB__SS0_POSISTION EQU 0
EZI2C_1_SCB__SS1_POSISTION EQU 1
EZI2C_1_SCB__SS2_POSISTION EQU 2
EZI2C_1_SCB__SS3_POSISTION EQU 3
EZI2C_1_SCB__STATUS EQU CYREG_SCB1_STATUS
EZI2C_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
EZI2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
EZI2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
EZI2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
EZI2C_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
EZI2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
EZI2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
EZI2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
EZI2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* EZI2C_1_SCB_IRQ */
EZI2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_1_SCB_IRQ__INTC_MASK EQU 0x400
EZI2C_1_SCB_IRQ__INTC_NUMBER EQU 10
EZI2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
EZI2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* EZI2C_1_SCBCLK */
EZI2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
EZI2C_1_SCBCLK__DIV_ID EQU 0x00000043
EZI2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
EZI2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* EZI2C_1_scl */
EZI2C_1_scl__0__DR EQU CYREG_GPIO_PRT0_DR
EZI2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
EZI2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
EZI2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
EZI2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
EZI2C_1_scl__0__HSIOM_GPIO EQU 0
EZI2C_1_scl__0__HSIOM_I2C EQU 14
EZI2C_1_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_1_scl__0__HSIOM_MASK EQU 0x000F0000
EZI2C_1_scl__0__HSIOM_SHIFT EQU 16
EZI2C_1_scl__0__HSIOM_SPI EQU 15
EZI2C_1_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_1_scl__0__HSIOM_UART EQU 9
EZI2C_1_scl__0__HSIOM_UART_RX EQU 9
EZI2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
EZI2C_1_scl__0__INTR EQU CYREG_GPIO_PRT0_INTR
EZI2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
EZI2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
EZI2C_1_scl__0__MASK EQU 0x10
EZI2C_1_scl__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
EZI2C_1_scl__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
EZI2C_1_scl__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
EZI2C_1_scl__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
EZI2C_1_scl__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
EZI2C_1_scl__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
EZI2C_1_scl__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
EZI2C_1_scl__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
EZI2C_1_scl__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
EZI2C_1_scl__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
EZI2C_1_scl__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
EZI2C_1_scl__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
EZI2C_1_scl__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
EZI2C_1_scl__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
EZI2C_1_scl__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
EZI2C_1_scl__0__PC EQU CYREG_GPIO_PRT0_PC
EZI2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT0_PC2
EZI2C_1_scl__0__PORT EQU 0
EZI2C_1_scl__0__PS EQU CYREG_GPIO_PRT0_PS
EZI2C_1_scl__0__SHIFT EQU 4
EZI2C_1_scl__DR EQU CYREG_GPIO_PRT0_DR
EZI2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
EZI2C_1_scl__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
EZI2C_1_scl__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
EZI2C_1_scl__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
EZI2C_1_scl__INTR EQU CYREG_GPIO_PRT0_INTR
EZI2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
EZI2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT0_INTR
EZI2C_1_scl__MASK EQU 0x10
EZI2C_1_scl__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
EZI2C_1_scl__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
EZI2C_1_scl__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
EZI2C_1_scl__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
EZI2C_1_scl__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
EZI2C_1_scl__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
EZI2C_1_scl__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
EZI2C_1_scl__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
EZI2C_1_scl__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
EZI2C_1_scl__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
EZI2C_1_scl__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
EZI2C_1_scl__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
EZI2C_1_scl__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
EZI2C_1_scl__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
EZI2C_1_scl__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
EZI2C_1_scl__PC EQU CYREG_GPIO_PRT0_PC
EZI2C_1_scl__PC2 EQU CYREG_GPIO_PRT0_PC2
EZI2C_1_scl__PORT EQU 0
EZI2C_1_scl__PS EQU CYREG_GPIO_PRT0_PS
EZI2C_1_scl__SHIFT EQU 4

/* EZI2C_1_sda */
EZI2C_1_sda__0__DR EQU CYREG_GPIO_PRT0_DR
EZI2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
EZI2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
EZI2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
EZI2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
EZI2C_1_sda__0__HSIOM_GPIO EQU 0
EZI2C_1_sda__0__HSIOM_I2C EQU 14
EZI2C_1_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_1_sda__0__HSIOM_MASK EQU 0x00F00000
EZI2C_1_sda__0__HSIOM_SHIFT EQU 20
EZI2C_1_sda__0__HSIOM_SPI EQU 15
EZI2C_1_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_1_sda__0__HSIOM_UART EQU 9
EZI2C_1_sda__0__HSIOM_UART_TX EQU 9
EZI2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
EZI2C_1_sda__0__INTR EQU CYREG_GPIO_PRT0_INTR
EZI2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
EZI2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
EZI2C_1_sda__0__MASK EQU 0x20
EZI2C_1_sda__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
EZI2C_1_sda__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
EZI2C_1_sda__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
EZI2C_1_sda__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
EZI2C_1_sda__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
EZI2C_1_sda__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
EZI2C_1_sda__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
EZI2C_1_sda__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
EZI2C_1_sda__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
EZI2C_1_sda__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
EZI2C_1_sda__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
EZI2C_1_sda__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
EZI2C_1_sda__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
EZI2C_1_sda__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
EZI2C_1_sda__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
EZI2C_1_sda__0__PC EQU CYREG_GPIO_PRT0_PC
EZI2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT0_PC2
EZI2C_1_sda__0__PORT EQU 0
EZI2C_1_sda__0__PS EQU CYREG_GPIO_PRT0_PS
EZI2C_1_sda__0__SHIFT EQU 5
EZI2C_1_sda__DR EQU CYREG_GPIO_PRT0_DR
EZI2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
EZI2C_1_sda__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
EZI2C_1_sda__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
EZI2C_1_sda__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
EZI2C_1_sda__INTR EQU CYREG_GPIO_PRT0_INTR
EZI2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
EZI2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT0_INTR
EZI2C_1_sda__MASK EQU 0x20
EZI2C_1_sda__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
EZI2C_1_sda__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
EZI2C_1_sda__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
EZI2C_1_sda__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
EZI2C_1_sda__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
EZI2C_1_sda__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
EZI2C_1_sda__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
EZI2C_1_sda__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
EZI2C_1_sda__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
EZI2C_1_sda__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
EZI2C_1_sda__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
EZI2C_1_sda__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
EZI2C_1_sda__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
EZI2C_1_sda__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
EZI2C_1_sda__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
EZI2C_1_sda__PC EQU CYREG_GPIO_PRT0_PC
EZI2C_1_sda__PC2 EQU CYREG_GPIO_PRT0_PC2
EZI2C_1_sda__PORT EQU 0
EZI2C_1_sda__PS EQU CYREG_GPIO_PRT0_PS
EZI2C_1_sda__SHIFT EQU 5

/* SRV_CLK */
SRV_CLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
SRV_CLK__DIV_ID EQU 0x00000042
SRV_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
SRV_CLK__PA_DIV_ID EQU 0x000000FF

/* QuadDec1_cy_m0s8_tcpwm_1 */
QuadDec1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
QuadDec1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
QuadDec1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
QuadDec1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
QuadDec1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
QuadDec1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
QuadDec1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
QuadDec1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
QuadDec1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
QuadDec1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
QuadDec1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* QuadDec3_cy_m0s8_tcpwm_1 */
QuadDec3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT7_CC
QuadDec3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT7_CC_BUFF
QuadDec3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT7_COUNTER
QuadDec3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT7_CTRL
QuadDec3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT7_INTR
QuadDec3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT7_INTR_MASK
QuadDec3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT7_INTR_MASKED
QuadDec3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT7_INTR_SET
QuadDec3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT7_PERIOD
QuadDec3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT7_PERIOD_BUFF
QuadDec3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT7_STATUS
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x80
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 7
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x8000
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 15
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x80000000
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 31
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x800000
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 23
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x80
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 7
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x80
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 7
QuadDec3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 7
QuadDec3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT7_TR_CTRL0
QuadDec3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT7_TR_CTRL1
QuadDec3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT7_TR_CTRL2

/* QuadDec_2_cy_m0s8_tcpwm_1 */
QuadDec_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
QuadDec_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
QuadDec_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
QuadDec_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
QuadDec_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
QuadDec_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
QuadDec_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
QuadDec_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
QuadDec_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
QuadDec_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
QuadDec_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
QuadDec_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
QuadDec_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
QuadDec_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* QuadDec_4_cy_m0s8_tcpwm_1 */
QuadDec_4_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT6_CC
QuadDec_4_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT6_CC_BUFF
QuadDec_4_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT6_COUNTER
QuadDec_4_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT6_CTRL
QuadDec_4_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT6_INTR
QuadDec_4_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT6_INTR_MASK
QuadDec_4_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT6_INTR_MASKED
QuadDec_4_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT6_INTR_SET
QuadDec_4_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT6_PERIOD
QuadDec_4_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT6_PERIOD_BUFF
QuadDec_4_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT6_STATUS
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x40
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 6
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x4000
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 14
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x40000000
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 30
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x400000
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 22
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x40
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 6
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x40
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 6
QuadDec_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 6
QuadDec_4_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT6_TR_CTRL0
QuadDec_4_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT6_TR_CTRL1
QuadDec_4_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT6_TR_CTRL2

/* TCPWM_CLK */
TCPWM_CLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL18
TCPWM_CLK__DIV_ID EQU 0x00000040
TCPWM_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
TCPWM_CLK__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101311A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 1
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 768
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
