Analysis & Synthesis report for Computer
Tue Apr  9 02:21:40 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |TopLevel|debouncer:inst14|state_reg
 10. State Machine - |TopLevel|debouncer:inst8|state_reg
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: VGA_controller:inst6|sprites:inst6|sprite_ROM_square:inst11
 16. Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst18
 17. Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst17
 18. Parameter Settings for User Entity Instance: VGA_controller:inst6|clk_divN:inst15
 19. Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst14
 20. Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst13
 21. Parameter Settings for User Entity Instance: CPU_regN:inst27
 22. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20
 23. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12
 24. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16
 25. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst14
 26. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15
 27. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11
 28. Parameter Settings for User Entity Instance: Memory:inst1|M_RAM:inst4
 29. Parameter Settings for User Entity Instance: UART:inst44|uart_clk_divN:inst
 30. Parameter Settings for User Entity Instance: CPU:inst|CU_logic:inst27
 31. Parameter Settings for User Entity Instance: CPU:inst|ALU:inst19
 32. Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst11
 33. Parameter Settings for User Entity Instance: CPU:inst|systemBus_muxN:inst15
 34. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst6
 35. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst
 36. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst4
 37. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst5
 38. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst7
 39. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst9
 40. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst11
 41. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst13
 42. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst15
 43. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst17
 44. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst19
 45. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst21
 46. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst23
 47. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst25
 48. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst27
 49. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst29
 50. Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst12
 51. Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst13
 52. Parameter Settings for User Entity Instance: CPU:inst|CU_decoder:inst26
 53. Parameter Settings for User Entity Instance: CPU:inst|CU_counter:inst25
 54. Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst60
 55. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst2
 56. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst16
 57. Parameter Settings for User Entity Instance: CPU_regN:inst24
 58. Parameter Settings for User Entity Instance: CPU_regN:inst25
 59. Parameter Settings for User Entity Instance: CPU_regN:inst26
 60. Parameter Settings for User Entity Instance: CPU_regN:inst28
 61. Parameter Settings for User Entity Instance: CPU_regN:inst32
 62. Parameter Settings for User Entity Instance: AudioController:inst45|muxN:inst4
 63. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst
 64. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1
 65. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2
 66. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3
 67. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15
 68. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4
 69. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5
 70. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7
 71. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16
 72. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8
 73. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9
 74. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10
 75. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14
 76. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12
 77. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13
 78. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17
 79. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18
 80. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19
 81. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20
 82. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21
 83. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22
 84. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23
 85. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24
 86. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25
 87. Post-Synthesis Netlist Statistics for Top Partition
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr  9 02:21:40 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; Computer                                       ;
; Top-level Entity Name           ; TopLevel                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 5507                                           ;
; Total pins                      ; 77                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 3                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; TopLevel           ; Computer           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+-----------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                         ; Library ;
+-----------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; extra modules/CPUTimer.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv               ;         ;
; PS2/sv files/PS2bsy_detector.sv         ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/PS2bsy_detector.sv         ;         ;
; PS2/PS2controller.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/PS2controller.bdf                   ;         ;
; PS2/sv files/seven_seg_controller.sv    ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv    ;         ;
; PS2/sv files/ps2_controller.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/ps2_controller.sv          ;         ;
; PS2/sv files/break_code_detector.sv     ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/break_code_detector.sv     ;         ;
; UART/sv files/bsy_detector.sv           ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv           ;         ;
; VGA/sv files/mux12.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/mux12.sv                   ;         ;
; TopLevel.bdf                            ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf                            ;         ;
; VGA/VGA_controller.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf                  ;         ;
; VGA/sprites.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sprites.bdf                         ;         ;
; VGA/rgbMUX.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/rgbMUX.bdf                          ;         ;
; VGA/sv files/xnor_2.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/xnor_2.sv                  ;         ;
; VGA/sv files/vsync_cnt.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/vsync_cnt.sv               ;         ;
; VGA/sv files/t_ff.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/t_ff.sv                    ;         ;
; VGA/sv files/sprite_ROM_square.sv       ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_ROM_square.sv       ;         ;
; VGA/sv files/sprite_MUX.sv              ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_MUX.sv              ;         ;
; VGA/sv files/selector.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv                ;         ;
; VGA/sv files/rgb_controller.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv          ;         ;
; VGA/sv files/pixel_offset_controller.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv ;         ;
; VGA/sv files/hsync_cnt.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/hsync_cnt.sv               ;         ;
; VGA/sv files/fine_clk_divN.sv           ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv           ;         ;
; VGA/sv files/clk_divN.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/clk_divN.sv                ;         ;
; UART/UART.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf                           ;         ;
; UART/InstructionBuffer.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf              ;         ;
; UART/sv files/uart_controller.sv        ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_controller.sv        ;         ;
; UART/sv files/uart_clk_divN.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv          ;         ;
; UART/sv files/intermediaryRAM.sv        ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv        ;         ;
; UART/sv files/instructionRAM.sv         ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/instructionRAM.sv         ;         ;
; UART/sv files/debouncer.sv              ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv              ;         ;
; UART/sv files/d_ffN.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/d_ffN.sv                  ;         ;
; CPU/Memory.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf                          ;         ;
; CPU/GPR_selector.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf                    ;         ;
; CPU/CPU.bdf                             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf                             ;         ;
; CPU/sv files/systemBus_muxN.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/systemBus_muxN.sv          ;         ;
; CPU/sv files/operand_MUX.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/operand_MUX.sv             ;         ;
; CPU/sv files/M_RAM.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_RAM.sv                   ;         ;
; CPU/sv files/M_MUX.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_MUX.sv                   ;         ;
; CPU/sv files/M_mmr_selector.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_selector.sv          ;         ;
; CPU/sv files/M_mmr_MUX.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_MUX.sv               ;         ;
; CPU/sv files/M_mmr_DEMUX.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_DEMUX.sv             ;         ;
; CPU/sv files/M_DEMUX.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_DEMUX.sv                 ;         ;
; CPU/sv files/M_addr_checker.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_addr_checker.sv          ;         ;
; CPU/sv files/GPR_MUX.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_MUX.sv                 ;         ;
; CPU/sv files/GPR_DEMUX.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_DEMUX.sv               ;         ;
; CPU/sv files/flags_setter.sv            ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv            ;         ;
; CPU/sv files/dest_reg_selector.sv       ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/dest_reg_selector.sv       ;         ;
; CPU/sv files/CU_logic.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv                ;         ;
; CPU/sv files/CU_decoder.sv              ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv              ;         ;
; CPU/sv files/CU_counter.sv              ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv              ;         ;
; CPU/sv files/CPU_regN.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv                ;         ;
; CPU/sv files/CPU_latchN.sv              ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv              ;         ;
; CPU/sv files/conc32.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/conc32.sv                  ;         ;
; CPU/sv files/ALU.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/ALU.sv                     ;         ;
; Audio/music_frequencies.bdf             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf             ;         ;
; Audio/AudioController.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf               ;         ;
; Audio/sv files/special_key_detector.sv  ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/special_key_detector.sv  ;         ;
; Audio/sv files/octave_mux.sv            ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/octave_mux.sv            ;         ;
; Audio/sv files/muxN.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/muxN.sv                  ;         ;
; Audio/sv files/key_detector.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/key_detector.sv          ;         ;
+-----------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 5050         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 6253         ;
;     -- 7 input functions                    ; 219          ;
;     -- 6 input functions                    ; 3132         ;
;     -- 5 input functions                    ; 432          ;
;     -- 4 input functions                    ; 481          ;
;     -- <=3 input functions                  ; 1989         ;
;                                             ;              ;
; Dedicated logic registers                   ; 5507         ;
;                                             ;              ;
; I/O pins                                    ; 77           ;
;                                             ;              ;
; Total DSP Blocks                            ; 3            ;
;                                             ;              ;
; Maximum fan-out node                        ; sw_rst~input ;
; Maximum fan-out                             ; 4224         ;
; Total fan-out                               ; 50600        ;
; Average fan-out                             ; 4.25         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                          ; Entity Name             ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------+-------------------------+--------------+
; |TopLevel                             ; 6253 (29)           ; 5507 (0)                  ; 0                 ; 3          ; 77   ; 0            ; |TopLevel                                                                    ; TopLevel                ; work         ;
;    |AudioController:inst45|           ; 847 (0)             ; 630 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45                                             ; AudioController         ; work         ;
;       |key_detector:inst1|            ; 14 (14)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|key_detector:inst1                          ; key_detector            ; work         ;
;       |music_frequencies:inst|        ; 824 (0)             ; 624 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst                      ; music_frequencies       ; work         ;
;          |fine_clk_divN:inst10|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst12|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst13|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst14|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst15|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst16|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst17|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst18|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst19|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst1|        ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst20|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst21|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst22|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst23|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst24|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst25|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst2|        ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst3|        ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst4|        ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst5|        ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst7|        ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst8|        ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst9|        ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst|         ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst   ; fine_clk_divN           ; work         ;
;          |octave_mux:inst26|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|octave_mux:inst26    ; octave_mux              ; work         ;
;       |muxN:inst4|                    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|muxN:inst4                                  ; muxN                    ; work         ;
;       |special_key_detector:inst7|    ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|special_key_detector:inst7                  ; special_key_detector    ; work         ;
;    |CPU:inst|                         ; 2340 (0)            ; 548 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |TopLevel|CPU:inst                                                           ; CPU                     ; work         ;
;       |ALU:inst19|                    ; 190 (190)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |TopLevel|CPU:inst|ALU:inst19                                                ; ALU                     ; work         ;
;       |CPU_latchN:inst11|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_latchN:inst11                                         ; CPU_latchN              ; work         ;
;       |CPU_latchN:inst12|             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_latchN:inst12                                         ; CPU_latchN              ; work         ;
;       |CPU_latchN:inst13|             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_latchN:inst13                                         ; CPU_latchN              ; work         ;
;       |CPU_latchN:inst60|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_latchN:inst60                                         ; CPU_latchN              ; work         ;
;       |CPU_regN:inst16|               ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst16                                           ; CPU_regN                ; work         ;
;       |CPU_regN:inst2|                ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst2                                            ; CPU_regN                ; work         ;
;       |CPU_regN:inst4|                ; 2 (2)               ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst4                                            ; CPU_regN                ; work         ;
;       |CPU_regN:inst6|                ; 62 (62)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst6                                            ; CPU_regN                ; work         ;
;       |CPU_regN:inst|                 ; 2 (2)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst                                             ; CPU_regN                ; work         ;
;       |CU_counter:inst25|             ; 13 (13)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CU_counter:inst25                                         ; CU_counter              ; work         ;
;       |CU_decoder:inst26|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CU_decoder:inst26                                         ; CU_decoder              ; work         ;
;       |CU_logic:inst27|               ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CU_logic:inst27                                           ; CU_logic                ; work         ;
;       |GPR_selector:inst18|           ; 199 (0)             ; 416 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18                                       ; GPR_selector            ; work         ;
;          |CPU_regN:inst11|            ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst11                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst13|            ; 4 (4)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst13                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst15|            ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst15                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst17|            ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst17                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst19|            ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst19                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst21|            ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst21                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst23|            ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst23                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst25|            ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst25                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst27|            ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst27                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst29|            ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst29                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst5|             ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst5                        ; CPU_regN                ; work         ;
;          |CPU_regN:inst7|             ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst7                        ; CPU_regN                ; work         ;
;          |CPU_regN:inst9|             ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst9                        ; CPU_regN                ; work         ;
;          |GPR_MUX:inst2|              ; 167 (167)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|GPR_MUX:inst2                         ; GPR_MUX                 ; work         ;
;       |dest_reg_selector:inst59|      ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|dest_reg_selector:inst59                                  ; dest_reg_selector       ; work         ;
;       |flags_setter:inst23|           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|flags_setter:inst23                                       ; flags_setter            ; work         ;
;       |operand_MUX:inst20|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|operand_MUX:inst20                                        ; operand_MUX             ; work         ;
;       |operand_MUX:inst21|            ; 213 (213)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|operand_MUX:inst21                                        ; operand_MUX             ; work         ;
;       |systemBus_muxN:inst15|         ; 1534 (1534)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|systemBus_muxN:inst15                                     ; systemBus_muxN          ; work         ;
;    |CPUTimer:inst2|                   ; 49 (49)             ; 29 (29)                   ; 0                 ; 1          ; 0    ; 0            ; |TopLevel|CPUTimer:inst2                                                     ; CPUTimer                ; work         ;
;    |CPU_regN:inst24|                  ; 3 (3)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst24                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst25|                  ; 3 (3)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst25                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst26|                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst26                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst27|                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst27                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst28|                  ; 3 (3)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst28                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst32|                  ; 2 (2)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst32                                                    ; CPU_regN                ; work         ;
;    |Memory:inst1|                     ; 2508 (0)            ; 3985 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1                                                       ; Memory                  ; work         ;
;       |InstructionBuffer:inst6|       ; 1643 (0)            ; 3985 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6                               ; InstructionBuffer       ; work         ;
;          |d_ffN:inst11|               ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11                  ; d_ffN                   ; work         ;
;          |d_ffN:inst14|               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|d_ffN:inst14                  ; d_ffN                   ; work         ;
;          |d_ffN:inst15|               ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15                  ; d_ffN                   ; work         ;
;          |d_ffN:inst16|               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16                  ; d_ffN                   ; work         ;
;          |fine_clk_divN:inst12|       ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12          ; fine_clk_divN           ; work         ;
;          |instructionRAM:inst20|      ; 1562 (1562)         ; 3890 (3890)               ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20         ; instructionRAM          ; work         ;
;          |intermediaryRAM:inst1|      ; 29 (29)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1         ; intermediaryRAM         ; work         ;
;       |M_DEMUX:inst|                  ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_DEMUX:inst                                          ; M_DEMUX                 ; work         ;
;       |M_MUX:inst5|                   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_MUX:inst5                                           ; M_MUX                   ; work         ;
;       |M_RAM:inst4|                   ; 820 (820)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_RAM:inst4                                           ; M_RAM                   ; work         ;
;       |M_addr_checker:inst1|          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_addr_checker:inst1                                  ; M_addr_checker          ; work         ;
;       |M_mmr_DEMUX:inst38|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_mmr_DEMUX:inst38                                    ; M_mmr_DEMUX             ; work         ;
;       |M_mmr_MUX:inst40|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_mmr_MUX:inst40                                      ; M_mmr_MUX               ; work         ;
;       |M_mmr_selector:inst10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_mmr_selector:inst10                                 ; M_mmr_selector          ; work         ;
;    |PS2controller:inst3|              ; 40 (1)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|PS2controller:inst3                                                ; PS2controller           ; work         ;
;       |PS2bsy_detector:inst2|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|PS2controller:inst3|PS2bsy_detector:inst2                          ; PS2bsy_detector         ; work         ;
;       |break_code_detector:inst|      ; 32 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|PS2controller:inst3|break_code_detector:inst                       ; break_code_detector     ; work         ;
;       |ps2_controller:inst1|          ; 7 (7)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|PS2controller:inst3|ps2_controller:inst1                           ; ps2_controller          ; work         ;
;    |UART:inst44|                      ; 56 (0)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|UART:inst44                                                        ; UART                    ; work         ;
;       |bsy_detector:inst2|            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|UART:inst44|bsy_detector:inst2                                     ; bsy_detector            ; work         ;
;       |uart_clk_divN:inst|            ; 40 (40)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|UART:inst44|uart_clk_divN:inst                                     ; uart_clk_divN           ; work         ;
;       |uart_controller:inst1|         ; 7 (7)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|UART:inst44|uart_controller:inst1                                  ; uart_controller         ; work         ;
;    |VGA_controller:inst6|             ; 253 (0)             ; 123 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6                                               ; VGA_controller          ; work         ;
;       |clk_divN:inst15|               ; 18 (18)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|clk_divN:inst15                               ; clk_divN                ; work         ;
;       |d_ffN:inst13|                  ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|d_ffN:inst13                                  ; d_ffN                   ; work         ;
;       |d_ffN:inst14|                  ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|d_ffN:inst14                                  ; d_ffN                   ; work         ;
;       |d_ffN:inst17|                  ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|d_ffN:inst17                                  ; d_ffN                   ; work         ;
;       |d_ffN:inst18|                  ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|d_ffN:inst18                                  ; d_ffN                   ; work         ;
;       |hsync_cnt:inst1|               ; 26 (26)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|hsync_cnt:inst1                               ; hsync_cnt               ; work         ;
;       |pixel_offset_controller:inst7| ; 34 (34)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7                 ; pixel_offset_controller ; work         ;
;       |rgb_controller:inst4|          ; 5 (5)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|rgb_controller:inst4                          ; rgb_controller          ; work         ;
;       |sprites:inst6|                 ; 96 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|sprites:inst6                                 ; sprites                 ; work         ;
;          |sprite_ROM_square:inst11|   ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|sprites:inst6|sprite_ROM_square:inst11        ; sprite_ROM_square       ; work         ;
;       |t_ff:inst|                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|t_ff:inst                                     ; t_ff                    ; work         ;
;       |vsync_cnt:inst2|               ; 29 (29)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|vsync_cnt:inst2                               ; vsync_cnt               ; work         ;
;    |debouncer:inst14|                 ; 36 (36)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|debouncer:inst14                                                   ; debouncer               ; work         ;
;    |debouncer:inst8|                  ; 36 (36)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|debouncer:inst8                                                    ; debouncer               ; work         ;
;    |seven_seg_controller:inst10|      ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|seven_seg_controller:inst10                                        ; seven_seg_controller    ; work         ;
;    |seven_seg_controller:inst16|      ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|seven_seg_controller:inst16                                        ; seven_seg_controller    ; work         ;
;    |seven_seg_controller:inst4|       ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|seven_seg_controller:inst4                                         ; seven_seg_controller    ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |TopLevel|debouncer:inst14|state_reg      ;
+--------------+--------------+--------------+--------------+
; Name         ; state_reg.00 ; state_reg.10 ; state_reg.01 ;
+--------------+--------------+--------------+--------------+
; state_reg.00 ; 0            ; 0            ; 0            ;
; state_reg.01 ; 1            ; 0            ; 1            ;
; state_reg.10 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |TopLevel|debouncer:inst8|state_reg       ;
+--------------+--------------+--------------+--------------+
; Name         ; state_reg.00 ; state_reg.10 ; state_reg.01 ;
+--------------+--------------+--------------+--------------+
; state_reg.00 ; 0            ; 0            ; 0            ;
; state_reg.01 ; 1            ; 0            ; 1            ;
; state_reg.10 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+------------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal             ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------------------+------------------------+
; CPU:inst|CPU_latchN:inst12|internal_reg[12]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[12]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[8]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[13]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[13]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[9]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[14]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[14]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[10]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[15]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[15]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[11]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~519                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~551                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~583                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~615                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[7]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[7]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[1]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~513                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~545                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~577                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~609                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[1]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[2]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[2]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~514                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~546                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~578                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~610                     ; rtl~3                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~521                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~553                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~585                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~617                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[9]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~520                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~552                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~584                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~616                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[8]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[3]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[3]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~515                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~547                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~579                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~611                     ; rtl~3                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~517                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~549                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~581                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~613                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[5]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[5]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~516                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~548                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~580                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~612                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[4]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[4]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~518                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~550                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~582                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~614                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[6]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[6]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[0]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~512                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~544                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~576                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~608                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst12|internal_reg[0]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~522                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~554                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~586                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~618                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[10]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst13|internal_reg[11]          ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~523                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~555                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~587                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~619                     ; rtl~3                           ; yes                    ;
; CPU:inst|CPU_latchN:inst60|internal_reg[1]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst60|internal_reg[2]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst60|internal_reg[3]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst11|internal_reg[0]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; CPU:inst|CPU_latchN:inst60|internal_reg[0]           ; CPU:inst|CU_logic:inst27|Equal2 ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~540                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~572                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~604                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~636                     ; rtl~3                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~524                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~556                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~588                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~620                     ; rtl~3                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~536                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~568                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~600                     ; rtl~2                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~632                     ; rtl~3                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~541                     ; rtl~0                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~573                     ; rtl~1                           ; yes                    ;
; Memory:inst1|M_RAM:inst4|RAM~605                     ; rtl~2                           ; yes                    ;
; Number of user-specified and inferred latches = 690  ;                                 ;                        ;
+------------------------------------------------------+---------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5507  ;
; Number of registers using Synchronous Clear  ; 1519  ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 3986  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4593  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; PS2controller:inst3|ps2_controller:inst1|bsy ; 8       ;
; UART:inst44|uart_controller:inst1|bsy        ; 11      ;
; Total number of inverted registers = 2       ;         ;
+----------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TopLevel|VGA_controller:inst6|hsync_cnt:inst1|count_reg[9]                                  ;
; 3:1                ; 38 bits   ; 76 LEs        ; 0 LEs                ; 76 LEs                 ; Yes        ; |TopLevel|CPU:inst|CPU_regN:inst4|internal_reg[15]                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopLevel|CPU:inst|CPU_regN:inst|internal_reg[2]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[0][2]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[1][1]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][0]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][6]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][5]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][0]               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[0]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopLevel|CPU:inst|CPU_regN:inst6|internal_reg[6]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|CPU_regN:inst16|internal_reg[1]                                           ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10|counter_reg[14] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25|counter_reg[5]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9|counter_reg[5]   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24|counter_reg[19] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8|counter_reg[21]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23|counter_reg[21] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16|counter_reg[17] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22|counter_reg[17] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7|counter_reg[17]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21|counter_reg[17] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5|counter_reg[14]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20|counter_reg[14] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4|counter_reg[16]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19|counter_reg[4]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15|counter_reg[4]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18|counter_reg[7]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3|counter_reg[24]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17|counter_reg[2]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2|counter_reg[9]   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13|counter_reg[0]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1|counter_reg[1]   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12|counter_reg[6]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst|counter_reg[3]    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14|counter_reg[23] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|VGA_controller:inst6|rgb_controller:inst4|colour_reg[3]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopLevel|VGA_controller:inst6|rgb_controller:inst4|colour_reg[5]                            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|counter_reg[0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopLevel|PS2controller:inst3|ps2_controller:inst1|data_out[1]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopLevel|UART:inst44|uart_controller:inst1|shift_reg[3]                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TopLevel|VGA_controller:inst6|vsync_cnt:inst2|count_reg[4]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopLevel|CPU_regN:inst24|internal_reg[6]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopLevel|CPU_regN:inst25|internal_reg[1]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|CPU_regN:inst26|internal_reg[1]                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopLevel|CPU_regN:inst28|internal_reg[2]                                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |TopLevel|CPU_regN:inst32|internal_reg[9]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst5|internal_reg[28]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst7|internal_reg[30]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst9|internal_reg[3]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst11|internal_reg[15]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst13|internal_reg[5]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst15|internal_reg[7]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst17|internal_reg[27]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst19|internal_reg[12]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst21|internal_reg[18]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst23|internal_reg[18]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst25|internal_reg[14]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst27|internal_reg[7]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst29|internal_reg[22]                      ;
; 4:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |TopLevel|CPUTimer:inst2|count_reg[22]                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|UART:inst44|uart_clk_divN:inst|counter_reg[3]                                      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |TopLevel|UART:inst44|uart_clk_divN:inst|counter_reg[12]                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopLevel|CPU:inst|CPU_regN:inst2|internal_reg[7]                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|VGA_controller:inst6|hsync_cnt:inst1|hsync                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|VGA_controller:inst6|vsync_cnt:inst2|vsync                                         ;
; 6:1                ; 25 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; Yes        ; |TopLevel|debouncer:inst14|counter_reg[21]                                                   ;
; 6:1                ; 25 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; Yes        ; |TopLevel|debouncer:inst8|counter_reg[21]                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopLevel|CPU:inst|CPU_regN:inst6|internal_reg[27]                                           ;
; 34:1               ; 11 bits   ; 242 LEs       ; 11 LEs               ; 231 LEs                ; Yes        ; |TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[5]               ;
; 34:1               ; 11 bits   ; 242 LEs       ; 11 LEs               ; 231 LEs                ; Yes        ; |TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[7]            ;
; 129:1              ; 10 bits   ; 860 LEs       ; 660 LEs              ; 200 LEs                ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debugA[6]               ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TopLevel|CPU:inst|CPU_regN:inst6|internal_reg[15]                                           ;
; 256:1              ; 14 bits   ; 2380 LEs      ; 1862 LEs             ; 518 LEs                ; Yes        ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debugC[0]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopLevel|CPU:inst|dest_reg_selector:inst59|GPR_sel1[2]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopLevel|CPU:inst|ALU:inst19|ShiftRight0                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopLevel|CPU:inst|ALU:inst19|ShiftRight0                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopLevel|CPU:inst|ALU:inst19|ShiftRight0                                                    ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |TopLevel|CPU:inst|ALU:inst19|ShiftRight0                                                    ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |TopLevel|CPU:inst|GPR_selector:inst18|GPR_MUX:inst2|Mux22                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; No         ; |TopLevel|CPU:inst|flags_setter:inst23|Mux3                                                  ;
; 17:1               ; 20 bits   ; 220 LEs       ; 200 LEs              ; 20 LEs                 ; No         ; |TopLevel|CPU:inst|operand_MUX:inst21|data_out[23]                                           ;
; 17:1               ; 12 bits   ; 132 LEs       ; 120 LEs              ; 12 LEs                 ; No         ; |TopLevel|CPU:inst|operand_MUX:inst21|data_out[11]                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopLevel|debouncer:inst14|Selector2                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopLevel|debouncer:inst8|Selector2                                                          ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopLevel|CPU:inst|ALU:inst19|Mux26                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopLevel|CPU:inst|ALU:inst19|Mux30                                                          ;
; 144:1              ; 6 bits    ; 576 LEs       ; 432 LEs              ; 144 LEs                ; No         ; |TopLevel|CPU:inst|systemBus_muxN:inst15|Mux1                                                ;
; 146:1              ; 16 bits   ; 1552 LEs      ; 1216 LEs             ; 336 LEs                ; No         ; |TopLevel|CPU:inst|systemBus_muxN:inst15|Mux20                                               ;
; 146:1              ; 4 bits    ; 388 LEs       ; 304 LEs              ; 84 LEs                 ; No         ; |TopLevel|CPU:inst|systemBus_muxN:inst15|Mux24                                               ;
; 161:1              ; 3 bits    ; 321 LEs       ; 246 LEs              ; 75 LEs                 ; No         ; |TopLevel|CPU:inst|systemBus_muxN:inst15|Mux28                                               ;
; 161:1              ; 4 bits    ; 428 LEs       ; 332 LEs              ; 96 LEs                 ; No         ; |TopLevel|CPU:inst|systemBus_muxN:inst15|Mux31                                               ;
; 161:1              ; 2 bits    ; 214 LEs       ; 166 LEs              ; 48 LEs                 ; No         ; |TopLevel|CPU:inst|systemBus_muxN:inst15|Mux34                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|sprites:inst6|sprite_ROM_square:inst11 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst18 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 11    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst17 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 11    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|clk_divN:inst15 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 18    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst14 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 11    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst13 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 11    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst27 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20 ;
+------------------------+-------+------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                   ;
+------------------------+-------+------------------------------------------------------------------------+
; NUMBER_OF_INSTRUCTIONS ; 100   ; Signed Integer                                                         ;
+------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; f              ; 9600  ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst14 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|M_RAM:inst4 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                               ;
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst44|uart_clk_divN:inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; baud           ; 9600  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CU_logic:inst27 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; states         ; 40    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|ALU:inst19 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst11 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 2     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|systemBus_muxN:inst15 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 38    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 12    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 38    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst5 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst7 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst9 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst11 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst13 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst15 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst17 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst19 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst21 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst23 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst25 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst27 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst29 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst12 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst13 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CU_decoder:inst26 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 6     ; Signed Integer                                 ;
; states         ; 40    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CU_counter:inst25 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; opcode_bits    ; 4     ; Signed Integer                                 ;
; N              ; 6     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst60 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 12    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst16 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst24 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst25 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst26 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst28 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 12    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst32 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 13    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|muxN:inst4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 13    ; Signed Integer                                        ;
; M              ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst ;
+----------------+--------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------+
; f              ; 493.88 ; Signed Float                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 466.16 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 440.00 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 415.30 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 392.00 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 369.99 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 349.23 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 329.63 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 311.13 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 293.66 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 277.18 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 261.63 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 246.94 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 233.08 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 220.00 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 207.65 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 196.00 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 185.00 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 174.61 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 164.81 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 155.56 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 146.83 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 138.59 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 130.81 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5507                        ;
;     CLR               ; 33                          ;
;     CLR SCLR          ; 24                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 3863                        ;
;     ENA CLR SCLR      ; 66                          ;
;     ENA SCLR          ; 636                         ;
;     ENA SCLR SLD      ; 12                          ;
;     SCLR              ; 773                         ;
;     SCLR SLD          ; 8                           ;
;     plain             ; 76                          ;
; arriav_lcell_comb     ; 6259                        ;
;     arith             ; 1056                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 949                         ;
;         2 data inputs ; 42                          ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 40                          ;
;     extend            ; 219                         ;
;         7 data inputs ; 219                         ;
;     normal            ; 4984                        ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 235                         ;
;         3 data inputs ; 761                         ;
;         4 data inputs ; 457                         ;
;         5 data inputs ; 392                         ;
;         6 data inputs ; 3132                        ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 77                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 5.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Apr  9 02:21:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file temp.bdf
    Info (12023): Found entity 1: temp
Info (12021): Found 1 design units, including 1 entities, in source file extra modules/cputimer.sv
    Info (12023): Found entity 1: CPUTimer File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/sv files/ps2bsy_detector.sv
    Info (12023): Found entity 1: PS2bsy_detector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/PS2bsy_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2controller.bdf
    Info (12023): Found entity 1: PS2controller
Info (12021): Found 1 design units, including 1 entities, in source file ps2/sv files/seven_seg_controller.sv
    Info (12023): Found entity 1: seven_seg_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/sv files/ps2_controller.sv
    Info (12023): Found entity 1: ps2_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/ps2_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/sv files/break_code_detector.sv
    Info (12023): Found entity 1: break_code_detector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/break_code_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/bsy_detector.sv
    Info (12023): Found entity 1: bsy_detector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/mux12.sv
    Info (12023): Found entity 1: mux12 File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/mux12.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: TopLevel
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_controller.bdf
    Info (12023): Found entity 1: VGA_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga/sprites.bdf
    Info (12023): Found entity 1: sprites
Info (12021): Found 1 design units, including 1 entities, in source file vga/rgbmux.bdf
    Info (12023): Found entity 1: rgbMUX
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/xnor_2.sv
    Info (12023): Found entity 1: xnor_2 File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/xnor_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/vsync_cnt.sv
    Info (12023): Found entity 1: vsync_cnt File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/vsync_cnt.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/t_ff.sv
    Info (12023): Found entity 1: t_ff File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/t_ff.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/sprite_rom_square.sv
    Info (12023): Found entity 1: sprite_ROM_square File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_ROM_square.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/sprite_mux.sv
    Info (12023): Found entity 1: sprite_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/selector.sv
    Info (12023): Found entity 1: selector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/rgb_controller.sv
    Info (12023): Found entity 1: rgb_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/pixel_offset_controller.sv
    Info (12023): Found entity 1: pixel_offset_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/not4.sv
    Info (12023): Found entity 1: not4 File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/not4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/hsync_cnt.sv
    Info (12023): Found entity 1: hsync_cnt File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/hsync_cnt.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/fine_clk_divn.sv
    Info (12023): Found entity 1: fine_clk_divN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/clk_divn.sv
    Info (12023): Found entity 1: clk_divN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/clk_divN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart.bdf
    Info (12023): Found entity 1: UART
Info (12021): Found 1 design units, including 1 entities, in source file uart/instructionbuffer.bdf
    Info (12023): Found entity 1: InstructionBuffer
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/uart_controller.sv
    Info (12023): Found entity 1: uart_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/uart_clk_divn.sv
    Info (12023): Found entity 1: uart_clk_divN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 1
Info (15248): File "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/seven_seg_controller.sv" is a duplicate of already analyzed file "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file uart/sv files/seven_seg_controller.sv
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/pulse_gen.sv
    Info (12023): Found entity 1: pulse_gen File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/pulse_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/intermediaryram.sv
    Info (12023): Found entity 1: intermediaryRAM File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/instructionram.sv
    Info (12023): Found entity 1: instructionRAM File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/instructionRAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/debug_address_countern.sv
    Info (12023): Found entity 1: debug_address_counterN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debug_address_counterN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/debouncer.sv
    Info (12023): Found entity 1: debouncer File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/d_ffn.sv
    Info (12023): Found entity 1: d_ffN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/d_ffN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/testcircuit.bdf
    Info (12023): Found entity 1: TestCircuit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/memory.bdf
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file cpu/gpr_selector.bdf
    Info (12023): Found entity 1: GPR_selector
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/testrom.sv
    Info (12023): Found entity 1: testROM File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/testROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/systembus_muxn.sv
    Info (12023): Found entity 1: systemBus_muxN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/systemBus_muxN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/operand_mux.sv
    Info (12023): Found entity 1: operand_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/operand_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_ram.sv
    Info (12023): Found entity 1: M_RAM File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_RAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_mux.sv
    Info (12023): Found entity 1: M_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_selector.sv
    Info (12023): Found entity 1: M_mmr_selector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_mux.sv
    Info (12023): Found entity 1: M_mmr_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_demux.sv
    Info (12023): Found entity 1: M_mmr_DEMUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_DEMUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_demux.sv
    Info (12023): Found entity 1: M_DEMUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_DEMUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_addr_checker.sv
    Info (12023): Found entity 1: M_addr_checker File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_addr_checker.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/gpr_mux.sv
    Info (12023): Found entity 1: GPR_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/gpr_demux.sv
    Info (12023): Found entity 1: GPR_DEMUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_DEMUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/flags_setter.sv
    Info (12023): Found entity 1: flags_setter File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/dest_reg_selector.sv
    Info (12023): Found entity 1: dest_reg_selector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/dest_reg_selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cu_logic.sv
    Info (12023): Found entity 1: CU_logic File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cu_decoder.sv
    Info (12023): Found entity 1: CU_decoder File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cu_counter.sv
    Info (12023): Found entity 1: CU_counter File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cpu_regn.sv
    Info (12023): Found entity 1: CPU_regN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cpu_latchn.sv
    Info (12023): Found entity 1: CPU_latchN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/conc32.sv
    Info (12023): Found entity 1: conc32 File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/conc32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/music_frequencies.bdf
    Info (12023): Found entity 1: music_frequencies
Info (12021): Found 1 design units, including 1 entities, in source file audio/audiocontroller.bdf
    Info (12023): Found entity 1: AudioController
Info (12021): Found 1 design units, including 1 entities, in source file audio/sv files/special_key_detector.sv
    Info (12023): Found entity 1: special_key_detector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/special_key_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/sv files/octave_mux.sv
    Info (12023): Found entity 1: octave_mux File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/octave_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/sv files/muxn.sv
    Info (12023): Found entity 1: muxN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/muxN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/sv files/key_detector.sv
    Info (12023): Found entity 1: key_detector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/key_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/ps2_test.bdf
    Info (12023): Found entity 1: PS2_test
Warning (10222): Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module "fine_clk_divN" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at uart_clk_divN.sv(18): Parameter Declaration in module "uart_clk_divN" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at testROM.sv(8): Parameter Declaration in module "testROM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/testROM.sv Line: 8
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:inst6"
Info (12128): Elaborating entity "hsync_cnt" for hierarchy "VGA_controller:inst6|hsync_cnt:inst1"
Warning (10230): Verilog HDL assignment warning at hsync_cnt.sv(25): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/hsync_cnt.sv Line: 25
Info (12128): Elaborating entity "t_ff" for hierarchy "VGA_controller:inst6|t_ff:inst"
Info (12128): Elaborating entity "vsync_cnt" for hierarchy "VGA_controller:inst6|vsync_cnt:inst2"
Warning (10230): Verilog HDL assignment warning at vsync_cnt.sv(27): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/vsync_cnt.sv Line: 27
Info (12128): Elaborating entity "rgb_controller" for hierarchy "VGA_controller:inst6|rgb_controller:inst4"
Warning (10036): Verilog HDL or VHDL warning at rgb_controller.sv(4): object "row_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv Line: 4
Warning (10036): Verilog HDL or VHDL warning at rgb_controller.sv(5): object "column_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv Line: 5
Info (12128): Elaborating entity "xnor_2" for hierarchy "VGA_controller:inst6|xnor_2:inst5"
Info (12128): Elaborating entity "mux12" for hierarchy "VGA_controller:inst6|mux12:inst8"
Info (12128): Elaborating entity "sprites" for hierarchy "VGA_controller:inst6|sprites:inst6"
Info (12128): Elaborating entity "sprite_ROM_square" for hierarchy "VGA_controller:inst6|sprites:inst6|sprite_ROM_square:inst11"
Info (12128): Elaborating entity "rgbMUX" for hierarchy "VGA_controller:inst6|sprites:inst6|rgbMUX:inst9"
Info (12128): Elaborating entity "sprite_MUX" for hierarchy "VGA_controller:inst6|sprites:inst6|rgbMUX:inst9|sprite_MUX:inst1"
Info (12128): Elaborating entity "selector" for hierarchy "VGA_controller:inst6|sprites:inst6|rgbMUX:inst9|selector:inst"
Warning (10935): Verilog HDL Casex/Casez warning at selector.sv(18): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv Line: 18
Warning (10935): Verilog HDL Casex/Casez warning at selector.sv(24): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv Line: 24
Info (12128): Elaborating entity "d_ffN" for hierarchy "VGA_controller:inst6|d_ffN:inst18"
Info (12128): Elaborating entity "pixel_offset_controller" for hierarchy "VGA_controller:inst6|pixel_offset_controller:inst7"
Warning (10230): Verilog HDL assignment warning at pixel_offset_controller.sv(42): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 42
Warning (10230): Verilog HDL assignment warning at pixel_offset_controller.sv(54): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 54
Warning (10230): Verilog HDL assignment warning at pixel_offset_controller.sv(64): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 64
Warning (10230): Verilog HDL assignment warning at pixel_offset_controller.sv(75): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 75
Info (12128): Elaborating entity "clk_divN" for hierarchy "VGA_controller:inst6|clk_divN:inst15"
Warning (10230): Verilog HDL assignment warning at clk_divN.sv(26): truncated value with size 32 to match size of target (18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/clk_divN.sv Line: 26
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU_regN:inst27"
Warning (10230): Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (1) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 45
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:inst1"
Info (12128): Elaborating entity "M_MUX" for hierarchy "Memory:inst1|M_MUX:inst5"
Info (12128): Elaborating entity "InstructionBuffer" for hierarchy "Memory:inst1|InstructionBuffer:inst6"
Warning (275011): Block or symbol "d_ffN" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "d_ffN" of instance "inst14" overlaps another block or symbol
Warning (275011): Block or symbol "d_ffN" of instance "inst15" overlaps another block or symbol
Warning (275011): Block or symbol "d_ffN" of instance "inst16" overlaps another block or symbol
Warning (275009): Pin "debug_sw" not connected
Info (12128): Elaborating entity "instructionRAM" for hierarchy "Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20"
Warning (10240): Verilog HDL Always Construct warning at instructionRAM.sv(35): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/instructionRAM.sv Line: 35
Info (12128): Elaborating entity "intermediaryRAM" for hierarchy "Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"
Warning (10036): Verilog HDL or VHDL warning at intermediaryRAM.sv(39): object "current_data_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 39
Warning (10036): Verilog HDL or VHDL warning at intermediaryRAM.sv(40): object "prev_data_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 40
Warning (10230): Verilog HDL assignment warning at intermediaryRAM.sv(95): truncated value with size 32 to match size of target (12) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 95
Warning (10230): Verilog HDL assignment warning at intermediaryRAM.sv(129): truncated value with size 32 to match size of target (12) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 129
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(19): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 19
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "d_ffN" for hierarchy "Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16"
Info (12128): Elaborating entity "d_ffN" for hierarchy "Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15"
Info (12128): Elaborating entity "M_DEMUX" for hierarchy "Memory:inst1|M_DEMUX:inst"
Info (12128): Elaborating entity "M_addr_checker" for hierarchy "Memory:inst1|M_addr_checker:inst1"
Warning (10036): Verilog HDL or VHDL warning at M_addr_checker.sv(15): object "state" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_addr_checker.sv Line: 15
Info (12128): Elaborating entity "M_mmr_MUX" for hierarchy "Memory:inst1|M_mmr_MUX:inst40"
Info (12128): Elaborating entity "M_mmr_selector" for hierarchy "Memory:inst1|M_mmr_selector:inst10"
Warning (10230): Verilog HDL assignment warning at M_mmr_selector.sv(13): truncated value with size 12 to match size of target (7) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_selector.sv Line: 13
Info (12128): Elaborating entity "M_RAM" for hierarchy "Memory:inst1|M_RAM:inst4"
Info (12128): Elaborating entity "M_mmr_DEMUX" for hierarchy "Memory:inst1|M_mmr_DEMUX:inst38"
Info (12128): Elaborating entity "conc32" for hierarchy "Memory:inst1|conc32:inst2"
Info (12128): Elaborating entity "UART" for hierarchy "UART:inst44"
Warning (275085): Found inconsistent dimensions for element "data"
Warning (275085): Found inconsistent dimensions for element "data"
Warning (275085): Found inconsistent dimensions for element "data"
Warning (275080): Converted elements in bus name "data" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data[7..0]" to "data7..0"
    Warning (275081): Converted element name(s) from "data[7..0]" to "data7..0"
Info (12128): Elaborating entity "bsy_detector" for hierarchy "UART:inst44|bsy_detector:inst2"
Info (10041): Inferred latch for "eot" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[0]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[1]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[2]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[3]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[4]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[5]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[6]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[7]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (12128): Elaborating entity "uart_controller" for hierarchy "UART:inst44|uart_controller:inst1"
Warning (10230): Verilog HDL assignment warning at uart_controller.sv(35): truncated value with size 32 to match size of target (4) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_controller.sv Line: 35
Info (12128): Elaborating entity "uart_clk_divN" for hierarchy "UART:inst44|uart_clk_divN:inst"
Warning (10230): Verilog HDL assignment warning at uart_clk_divN.sv(19): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 19
Warning (10230): Verilog HDL assignment warning at uart_clk_divN.sv(29): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 29
Warning (10230): Verilog HDL assignment warning at uart_clk_divN.sv(68): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 68
Warning (10230): Verilog HDL assignment warning at uart_clk_divN.sv(86): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 86
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:inst"
Info (12128): Elaborating entity "CU_logic" for hierarchy "CPU:inst|CU_logic:inst27"
Warning (10036): Verilog HDL or VHDL warning at CU_logic.sv(28): object "CPUstate" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv Line: 28
Warning (10762): Verilog HDL Case Statement warning at CU_logic.sv(93): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv Line: 93
Info (10264): Verilog HDL Case Statement information at CU_logic.sv(93): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv Line: 93
Info (12128): Elaborating entity "flags_setter" for hierarchy "CPU:inst|flags_setter:inst23"
Warning (10036): Verilog HDL or VHDL warning at flags_setter.sv(15): object "instruction" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 15
Warning (10270): Verilog HDL Case Statement warning at flags_setter.sv(36): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 36
Info (10041): Inferred latch for "V" at flags_setter.sv(27) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 27
Info (10041): Inferred latch for "C" at flags_setter.sv(27) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 27
Info (10041): Inferred latch for "Z" at flags_setter.sv(27) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 27
Info (10041): Inferred latch for "N" at flags_setter.sv(27) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 27
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:inst|ALU:inst19"
Info (12128): Elaborating entity "operand_MUX" for hierarchy "CPU:inst|operand_MUX:inst20"
Info (12128): Elaborating entity "CPU_latchN" for hierarchy "CPU:inst|CPU_latchN:inst11"
Warning (10230): Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (2) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 50
Warning (10270): Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10264): Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10041): Inferred latch for "internal_reg[0]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[1]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (12128): Elaborating entity "systemBus_muxN" for hierarchy "CPU:inst|systemBus_muxN:inst15"
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU:inst|CPU_regN:inst6"
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU:inst|CPU_regN:inst"
Warning (10230): Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (12) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 45
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU:inst|CPU_regN:inst4"
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "GPR_selector" for hierarchy "CPU:inst|GPR_selector:inst18"
Warning (275083): Bus "sel2[3..0]" found using same base name as "sel", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "sel" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "sel[3..0]" to "sel3..0"
    Warning (275081): Converted element name(s) from "sel[3..0]" to "sel3..0"
Warning (275080): Converted elements in bus name "sel2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "sel2[3..0]" to "sel23..0"
Info (12128): Elaborating entity "GPR_MUX" for hierarchy "CPU:inst|GPR_selector:inst18|GPR_MUX:inst2"
Info (12128): Elaborating entity "GPR_DEMUX" for hierarchy "CPU:inst|GPR_selector:inst18|GPR_DEMUX:inst"
Info (12128): Elaborating entity "dest_reg_selector" for hierarchy "CPU:inst|dest_reg_selector:inst59"
Info (12128): Elaborating entity "CPU_latchN" for hierarchy "CPU:inst|CPU_latchN:inst12"
Warning (10230): Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (16) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 50
Warning (10270): Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10264): Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10041): Inferred latch for "internal_reg[0]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[1]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[2]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[3]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[4]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[5]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[6]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[7]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[8]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[9]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[10]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[11]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[12]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[13]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[14]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[15]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (12128): Elaborating entity "CU_decoder" for hierarchy "CPU:inst|CU_decoder:inst26"
Warning (10270): Verilog HDL Case Statement warning at CU_decoder.sv(20): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 20
Info (10041): Inferred latch for "CPU_state[0]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[1]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[2]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[3]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[4]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[5]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[6]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[7]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[8]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[9]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[10]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[11]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[12]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[13]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[14]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[15]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[16]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[17]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[18]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[19]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[20]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[21]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[22]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[23]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[24]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[25]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[26]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[27]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[28]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[29]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[30]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[31]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[32]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[33]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[34]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[35]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[36]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[37]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[38]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[39]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (12128): Elaborating entity "CU_counter" for hierarchy "CPU:inst|CU_counter:inst25"
Warning (10036): Verilog HDL or VHDL warning at CU_counter.sv(14): object "opcode_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 14
Warning (10230): Verilog HDL assignment warning at CU_counter.sv(238): truncated value with size 32 to match size of target (6) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 238
Info (10264): Verilog HDL Case Statement information at CU_counter.sv(115): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 115
Info (12128): Elaborating entity "CPU_latchN" for hierarchy "CPU:inst|CPU_latchN:inst60"
Warning (10230): Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (4) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 50
Warning (10270): Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10264): Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10041): Inferred latch for "internal_reg[0]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[1]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[2]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[3]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:inst8"
Warning (10230): Verilog HDL assignment warning at debouncer.sv(48): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv Line: 48
Warning (10230): Verilog HDL assignment warning at debouncer.sv(75): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv Line: 75
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU_regN:inst24"
Warning (10230): Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (8) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 45
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "PS2controller" for hierarchy "PS2controller:inst3"
Info (12128): Elaborating entity "PS2bsy_detector" for hierarchy "PS2controller:inst3|PS2bsy_detector:inst2"
Info (12128): Elaborating entity "ps2_controller" for hierarchy "PS2controller:inst3|ps2_controller:inst1"
Warning (10230): Verilog HDL assignment warning at ps2_controller.sv(30): truncated value with size 32 to match size of target (4) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/ps2_controller.sv Line: 30
Info (12128): Elaborating entity "break_code_detector" for hierarchy "PS2controller:inst3|break_code_detector:inst"
Warning (10230): Verilog HDL assignment warning at break_code_detector.sv(32): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/break_code_detector.sv Line: 32
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU_regN:inst26"
Warning (10230): Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (4) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 45
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "CPUTimer" for hierarchy "CPUTimer:inst2"
Warning (10230): Verilog HDL assignment warning at CPUTimer.sv(24): truncated value with size 32 to match size of target (28) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv Line: 24
Warning (10230): Verilog HDL assignment warning at CPUTimer.sv(51): truncated value with size 32 to match size of target (28) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv Line: 51
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU_regN:inst32"
Warning (10230): Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (13) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 45
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "AudioController" for hierarchy "AudioController:inst45"
Info (12128): Elaborating entity "muxN" for hierarchy "AudioController:inst45|muxN:inst4"
Info (12128): Elaborating entity "music_frequencies" for hierarchy "AudioController:inst45|music_frequencies:inst"
Info (12128): Elaborating entity "octave_mux" for hierarchy "AudioController:inst45|music_frequencies:inst|octave_mux:inst26"
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "special_key_detector" for hierarchy "AudioController:inst45|special_key_detector:inst7"
Info (12128): Elaborating entity "key_detector" for hierarchy "AudioController:inst45|key_detector:inst1"
Info (12128): Elaborating entity "seven_seg_controller" for hierarchy "seven_seg_controller:inst4"
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[12] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[12] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[8] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[13] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[13] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[9] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[14] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[14] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[10] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[15] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[15] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[11] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[7] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[7] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[1] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[1] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[2] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[2] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[9] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[8] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[3] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[3] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[5] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[5] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[4] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[4] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[6] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[6] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[0] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst12|internal_reg[0] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[10] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst13|internal_reg[11] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst60|internal_reg[1] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst60|internal_reg[2] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst60|internal_reg[3] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst11|internal_reg[0] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst60|internal_reg[0] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|CPU_latchN:inst11|internal_reg[1] has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|flags_setter:inst23|Z has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Warning (13012): Latch CPU:inst|flags_setter:inst23|V has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CPU_latchN:inst60|internal_reg[0] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Warning (13012): Latch CPU:inst|flags_setter:inst23|N has unsafe behavior File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|CU_counter:inst25|counter_reg[3] File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 90
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10748 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 67 output pins
    Info (21061): Implemented 10668 logic cells
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Tue Apr  9 02:21:40 2024
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:26


