{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/tmp/e097938cffd0416cabc44d12e1de2294.lib ",
   "modules": {
      "\\pll_top": {
         "num_wires":         1517,
         "num_wire_bits":     1832,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1716,
         "area":              9803.763200,
         "num_cells_by_type": {
            "$_ANDNOT_": 444,
            "$_AND_": 37,
            "$_MUX_": 227,
            "$_NAND_": 88,
            "$_NOR_": 137,
            "$_NOT_": 127,
            "$_ORNOT_": 21,
            "$_OR_": 178,
            "$_XNOR_": 76,
            "$_XOR_": 227,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 154
         }
      }
   },
      "design": {
         "num_wires":         1517,
         "num_wire_bits":     1832,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1716,
         "area":              9803.763200,
         "num_cells_by_type": {
            "$_ANDNOT_": 444,
            "$_AND_": 37,
            "$_MUX_": 227,
            "$_NAND_": 88,
            "$_NOR_": 137,
            "$_NOT_": 127,
            "$_ORNOT_": 21,
            "$_OR_": 178,
            "$_XNOR_": 76,
            "$_XOR_": 227,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 154
         }
      }
}

