multiline_comment|/* &n; * Copyright (C) 2001 David J. Mckay (david.mckay@st.com)&n; *&n; * May be copied or modified under the terms of the GNU General Public&n; * License.  See linux/COPYING for more information.                            &n; *&n; * Support functions for the ST40 PCI hardware.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;asm/pci.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;&t;/* irqreturn_t */
macro_line|#include &quot;pci-st40.h&quot;
multiline_comment|/* This is in P2 of course */
DECL|macro|ST40PCI_BASE_ADDRESS
mdefine_line|#define ST40PCI_BASE_ADDRESS     (0xb0000000)
DECL|macro|ST40PCI_MEM_ADDRESS
mdefine_line|#define ST40PCI_MEM_ADDRESS      (ST40PCI_BASE_ADDRESS+0x0)
DECL|macro|ST40PCI_IO_ADDRESS
mdefine_line|#define ST40PCI_IO_ADDRESS       (ST40PCI_BASE_ADDRESS+0x06000000)
DECL|macro|ST40PCI_REG_ADDRESS
mdefine_line|#define ST40PCI_REG_ADDRESS      (ST40PCI_BASE_ADDRESS+0x07000000)
DECL|macro|ST40PCI_REG
mdefine_line|#define ST40PCI_REG(x) (ST40PCI_REG_ADDRESS+(ST40PCI_##x))
DECL|macro|ST40PCI_REG_INDEXED
mdefine_line|#define ST40PCI_REG_INDEXED(reg, index) &t;&t;&t;&t;&bslash;&n;&t;(ST40PCI_REG(reg##0) +&t;&t;&t;&t;&t;&bslash;&n;&t;  ((ST40PCI_REG(reg##1) - ST40PCI_REG(reg##0))*index))
DECL|macro|ST40PCI_WRITE
mdefine_line|#define ST40PCI_WRITE(reg,val) writel((val),ST40PCI_REG(reg))
DECL|macro|ST40PCI_WRITE_SHORT
mdefine_line|#define ST40PCI_WRITE_SHORT(reg,val) writew((val),ST40PCI_REG(reg))
DECL|macro|ST40PCI_WRITE_BYTE
mdefine_line|#define ST40PCI_WRITE_BYTE(reg,val) writeb((val),ST40PCI_REG(reg))
DECL|macro|ST40PCI_WRITE_INDEXED
mdefine_line|#define ST40PCI_WRITE_INDEXED(reg, index, val)&t;&t;&t;&t;&bslash;&n;&t; writel((val), ST40PCI_REG_INDEXED(reg, index));
DECL|macro|ST40PCI_READ
mdefine_line|#define ST40PCI_READ(reg) readl(ST40PCI_REG(reg))
DECL|macro|ST40PCI_READ_SHORT
mdefine_line|#define ST40PCI_READ_SHORT(reg) readw(ST40PCI_REG(reg))
DECL|macro|ST40PCI_READ_BYTE
mdefine_line|#define ST40PCI_READ_BYTE(reg) readb(ST40PCI_REG(reg))
DECL|macro|ST40PCI_SERR_IRQ
mdefine_line|#define ST40PCI_SERR_IRQ&t;64
DECL|macro|ST40PCI_ERR_IRQ
mdefine_line|#define ST40PCI_ERR_IRQ        &t;65
multiline_comment|/* Macros to extract PLL params */
DECL|macro|PLL_MDIV
mdefine_line|#define PLL_MDIV(reg)  ( ((unsigned)reg) &amp; 0xff )
DECL|macro|PLL_NDIV
mdefine_line|#define PLL_NDIV(reg) ( (((unsigned)reg)&gt;&gt;8) &amp; 0xff )
DECL|macro|PLL_PDIV
mdefine_line|#define PLL_PDIV(reg) ( (((unsigned)reg)&gt;&gt;16) &amp; 0x3 )
DECL|macro|PLL_SETUP
mdefine_line|#define PLL_SETUP(reg) ( (((unsigned)reg)&gt;&gt;19) &amp; 0x1ff )
multiline_comment|/* Build up the appropriate settings */
DECL|macro|PLL_SET
mdefine_line|#define PLL_SET(mdiv,ndiv,pdiv,setup) &bslash;&n;( ((mdiv)&amp;0xff) | (((ndiv)&amp;0xff)&lt;&lt;8) | (((pdiv)&amp;3)&lt;&lt;16)| (((setup)&amp;0x1ff)&lt;&lt;19))
DECL|macro|PLLPCICR
mdefine_line|#define PLLPCICR (0xbb040000+0x10)
DECL|macro|PLLPCICR_POWERON
mdefine_line|#define PLLPCICR_POWERON (1&lt;&lt;28)
DECL|macro|PLLPCICR_OUT_EN
mdefine_line|#define PLLPCICR_OUT_EN (1&lt;&lt;29)
DECL|macro|PLLPCICR_LOCKSELECT
mdefine_line|#define PLLPCICR_LOCKSELECT (1&lt;&lt;30)
DECL|macro|PLLPCICR_LOCK
mdefine_line|#define PLLPCICR_LOCK (1&lt;&lt;31)
DECL|macro|PLL_25MHZ
mdefine_line|#define PLL_25MHZ 0x793c8512
DECL|macro|PLL_33MHZ
mdefine_line|#define PLL_33MHZ PLL_SET(18,88,3,295)
r_static
r_void
id|pci_set_rbar_region
c_func
(paren
r_int
r_int
id|region
comma
r_int
r_int
id|localAddr
comma
r_int
r_int
id|pciOffset
comma
r_int
r_int
id|regionSize
)paren
suffix:semicolon
multiline_comment|/*&n; * The pcibios_map_platform_irq function is defined in the appropriate&n; * board specific code and referenced here&n; */
r_extern
r_int
id|__init
id|pcibios_map_platform_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|u8
id|slot
comma
id|u8
id|pin
)paren
suffix:semicolon
DECL|function|SetPCIPLL
r_static
id|__init
r_void
id|SetPCIPLL
c_func
(paren
r_void
)paren
(brace
(brace
multiline_comment|/* Lets play with the PLL values */
r_int
r_int
id|pll1cr1
suffix:semicolon
r_int
r_int
id|mdiv
comma
id|ndiv
comma
id|pdiv
suffix:semicolon
r_int
r_int
id|muxcr
suffix:semicolon
r_int
r_int
id|muxcr_ratios
(braket
l_int|4
)braket
op_assign
(brace
l_int|8
comma
l_int|16
comma
l_int|21
comma
l_int|1
)brace
suffix:semicolon
r_int
r_int
id|freq
suffix:semicolon
DECL|macro|CLKGENA
mdefine_line|#define CLKGENA            0xbb040000
DECL|macro|CLKGENA_PLL2_MUXCR
mdefine_line|#define CLKGENA_PLL2_MUXCR CLKGENA + 0x48
id|pll1cr1
op_assign
id|ctrl_inl
c_func
(paren
id|PLLPCICR
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;PLL1CR1 %08lx&bslash;n&quot;
comma
id|pll1cr1
)paren
suffix:semicolon
id|mdiv
op_assign
id|PLL_MDIV
c_func
(paren
id|pll1cr1
)paren
suffix:semicolon
id|ndiv
op_assign
id|PLL_NDIV
c_func
(paren
id|pll1cr1
)paren
suffix:semicolon
id|pdiv
op_assign
id|PLL_PDIV
c_func
(paren
id|pll1cr1
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;mdiv %02lx ndiv %02lx pdiv %02lx&bslash;n&quot;
comma
id|mdiv
comma
id|ndiv
comma
id|pdiv
)paren
suffix:semicolon
id|freq
op_assign
(paren
(paren
l_int|2
op_star
l_int|27
op_star
id|ndiv
)paren
op_div
id|mdiv
)paren
op_div
(paren
l_int|1
op_lshift
id|pdiv
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;PLL freq %dMHz&bslash;n&quot;
comma
id|freq
)paren
suffix:semicolon
id|muxcr
op_assign
id|ctrl_inl
c_func
(paren
id|CLKGENA_PLL2_MUXCR
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;PCI freq %dMhz&bslash;n&quot;
comma
id|freq
op_div
id|muxcr_ratios
(braket
id|muxcr
op_amp
l_int|3
)braket
)paren
suffix:semicolon
)brace
)brace
DECL|struct|pci_err
r_struct
id|pci_err
(brace
DECL|member|mask
r_int
id|mask
suffix:semicolon
DECL|member|error_string
r_const
r_char
op_star
id|error_string
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|int_error
r_static
r_struct
id|pci_err
id|int_error
(braket
)braket
op_assign
initialization_block
suffix:semicolon
DECL|macro|NUM_PCI_INT_ERRS
mdefine_line|#define NUM_PCI_INT_ERRS (sizeof(int_error)/sizeof(struct pci_err))
DECL|variable|aint_error
r_static
r_struct
id|pci_err
id|aint_error
(braket
)braket
op_assign
initialization_block
suffix:semicolon
DECL|macro|NUM_PCI_AINT_ERRS
mdefine_line|#define NUM_PCI_AINT_ERRS (sizeof(aint_error)/sizeof(struct pci_err))
DECL|function|print_pci_errors
r_static
r_void
id|print_pci_errors
c_func
(paren
r_int
id|reg
comma
r_struct
id|pci_err
op_star
id|error
comma
r_int
id|num_errors
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|num_errors
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|reg
op_amp
id|error
(braket
id|i
)braket
dot
id|mask
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;%s&bslash;n&quot;
comma
id|error
(braket
id|i
)braket
dot
id|error_string
)paren
suffix:semicolon
)brace
)brace
)brace
DECL|variable|pci_commands
r_static
r_char
op_star
id|pci_commands
(braket
l_int|16
)braket
op_assign
initialization_block
suffix:semicolon
DECL|function|st40_pci_irq
r_static
id|irqreturn_t
id|st40_pci_irq
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_instance
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|pci_int
comma
id|pci_air
comma
id|pci_cir
comma
id|pci_aint
suffix:semicolon
r_static
r_int
id|count
op_assign
l_int|0
suffix:semicolon
id|pci_int
op_assign
id|ST40PCI_READ
c_func
(paren
id|INT
)paren
suffix:semicolon
id|pci_aint
op_assign
id|ST40PCI_READ
c_func
(paren
id|AINT
)paren
suffix:semicolon
id|pci_cir
op_assign
id|ST40PCI_READ
c_func
(paren
id|CIR
)paren
suffix:semicolon
id|pci_air
op_assign
id|ST40PCI_READ
c_func
(paren
id|AIR
)paren
suffix:semicolon
multiline_comment|/* Reset state to stop multiple interrupts */
id|ST40PCI_WRITE
c_func
(paren
id|INT
comma
op_complement
l_int|0
)paren
suffix:semicolon
id|ST40PCI_WRITE
c_func
(paren
id|AINT
comma
op_complement
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
op_increment
id|count
OG
l_int|1
)paren
(brace
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;** PCI ERROR **&bslash;n&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pci_int
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;** INT register status&bslash;n&quot;
)paren
suffix:semicolon
id|print_pci_errors
c_func
(paren
id|pci_int
comma
id|int_error
comma
id|NUM_PCI_INT_ERRS
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|pci_aint
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;** AINT register status&bslash;n&quot;
)paren
suffix:semicolon
id|print_pci_errors
c_func
(paren
id|pci_aint
comma
id|aint_error
comma
id|NUM_PCI_AINT_ERRS
)paren
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;** Address and command info&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;** Command  %s : Address 0x%x&bslash;n&quot;
comma
id|pci_commands
(braket
id|pci_cir
op_amp
l_int|0xf
)braket
comma
id|pci_air
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pci_cir
op_amp
id|CIR_PIOTEM
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;CIR_PIOTEM:PIO transfer error for master&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|pci_cir
op_amp
id|CIR_RWTET
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;CIR_RWTET:Read/Write transfer error for target&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
multiline_comment|/* Rounds a number UP to the nearest power of two. Used for&n; * sizing the PCI window.&n; */
DECL|function|r2p2
r_static
id|u32
id|r2p2
c_func
(paren
id|u32
id|num
)paren
(brace
r_int
id|i
op_assign
l_int|31
suffix:semicolon
id|u32
id|tmp
op_assign
id|num
suffix:semicolon
r_if
c_cond
(paren
id|num
op_eq
l_int|0
)paren
r_return
l_int|0
suffix:semicolon
r_do
(brace
r_if
c_cond
(paren
id|tmp
op_amp
(paren
l_int|1
op_lshift
l_int|31
)paren
)paren
r_break
suffix:semicolon
id|i
op_decrement
suffix:semicolon
id|tmp
op_lshift_assign
l_int|1
suffix:semicolon
)brace
r_while
c_loop
(paren
id|i
op_ge
l_int|0
)paren
suffix:semicolon
id|tmp
op_assign
l_int|1
op_lshift
id|i
suffix:semicolon
multiline_comment|/* If the original number isn&squot;t a power of 2, round it up */
r_if
c_cond
(paren
id|tmp
op_ne
id|num
)paren
id|tmp
op_lshift_assign
l_int|1
suffix:semicolon
r_return
id|tmp
suffix:semicolon
)brace
DECL|function|pci_fixup_ide_bases
r_static
r_void
id|__init
id|pci_fixup_ide_bases
c_func
(paren
r_struct
id|pci_dev
op_star
id|d
)paren
(brace
r_int
id|i
suffix:semicolon
multiline_comment|/*&n;&t; * PCI IDE controllers use non-standard I/O port decoding, respect it.&n;&t; */
r_if
c_cond
(paren
(paren
id|d
op_member_access_from_pointer
r_class
op_rshift
l_int|8
)paren
op_ne
id|PCI_CLASS_STORAGE_IDE
)paren
r_return
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;PCI: IDE base address fixup for %s&bslash;n&quot;
comma
id|pci_name
c_func
(paren
id|d
)paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|4
suffix:semicolon
id|i
op_increment
)paren
(brace
r_struct
id|resource
op_star
id|r
op_assign
op_amp
id|d-&gt;resource
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
(paren
id|r-&gt;start
op_amp
op_complement
l_int|0x80
)paren
op_eq
l_int|0x374
)paren
(brace
id|r-&gt;start
op_or_assign
l_int|2
suffix:semicolon
id|r-&gt;end
op_assign
id|r-&gt;start
suffix:semicolon
)brace
)brace
)brace
id|DECLARE_PCI_FIXUP_HEADER
c_func
(paren
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
id|pci_fixup_ide_bases
)paren
suffix:semicolon
DECL|function|st40pci_init
r_int
id|__init
id|st40pci_init
c_func
(paren
r_int
id|memStart
comma
r_int
id|memSize
)paren
(brace
id|u32
id|lsr0
suffix:semicolon
id|SetPCIPLL
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Initialises the ST40 pci subsystem, performing a reset, then programming&n;&t; * up the address space decoders appropriately&n;&t; */
multiline_comment|/* Should reset core here as well methink */
id|ST40PCI_WRITE
c_func
(paren
id|CR
comma
id|CR_LOCK_MASK
op_or
id|CR_SOFT_RESET
)paren
suffix:semicolon
multiline_comment|/* Loop while core resets */
r_while
c_loop
(paren
id|ST40PCI_READ
c_func
(paren
id|CR
)paren
op_amp
id|CR_SOFT_RESET
)paren
suffix:semicolon
multiline_comment|/* Switch off interrupts */
id|ST40PCI_WRITE
c_func
(paren
id|INTM
comma
l_int|0
)paren
suffix:semicolon
id|ST40PCI_WRITE
c_func
(paren
id|AINT
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Now, lets reset all the cards on the bus with extreme prejudice */
id|ST40PCI_WRITE
c_func
(paren
id|CR
comma
id|CR_LOCK_MASK
op_or
id|CR_RSTCTL
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|250
)paren
suffix:semicolon
multiline_comment|/* Set bus active, take it out of reset */
id|ST40PCI_WRITE
c_func
(paren
id|CR
comma
id|CR_LOCK_MASK
op_or
id|CR_BMAM
op_or
id|CR_CFINT
op_or
id|CR_PFCS
op_or
id|CR_PFE
)paren
suffix:semicolon
multiline_comment|/* The PCI spec says that no access must be made to the bus until 1 second&n;&t; * after reset. This seem ludicrously long, but some delay is needed here&n;&t; */
id|mdelay
c_func
(paren
l_int|1000
)paren
suffix:semicolon
multiline_comment|/* Switch off interrupts */
id|ST40PCI_WRITE
c_func
(paren
id|INTM
comma
l_int|0
)paren
suffix:semicolon
id|ST40PCI_WRITE
c_func
(paren
id|AINT
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Allow it to be a master */
id|ST40PCI_WRITE_SHORT
c_func
(paren
id|CSR_CMD
comma
id|PCI_COMMAND_MEMORY
op_or
id|PCI_COMMAND_MASTER
op_or
id|PCI_COMMAND_IO
)paren
suffix:semicolon
multiline_comment|/* Accesse to the 0xb0000000 -&gt; 0xb6000000 area will go through to 0x10000000 -&gt; 0x16000000&n;&t; * on the PCI bus. This allows a nice 1-1 bus to phys mapping.&n;&t; */
id|ST40PCI_WRITE
c_func
(paren
id|MBR
comma
l_int|0x10000000
)paren
suffix:semicolon
multiline_comment|/* Always set the max size 128M (actually, it is only 96MB wide) */
id|ST40PCI_WRITE
c_func
(paren
id|MBMR
comma
l_int|0x07ff0000
)paren
suffix:semicolon
multiline_comment|/* I/O addresses are mapped at 0xb6000000 -&gt; 0xb7000000. These are changed to 0, to &n;&t; * allow cards that have legacy io such as vga to function correctly. This gives a &n;&t; * maximum of 64K of io/space as only the bottom 16 bits of the address are copied &n;&t; * over to the bus  when the transaction is made. 64K of io space is more than enough&n;&t; */
id|ST40PCI_WRITE
c_func
(paren
id|IOBR
comma
l_int|0x0
)paren
suffix:semicolon
multiline_comment|/* Set up the 64K window */
id|ST40PCI_WRITE
c_func
(paren
id|IOBMR
comma
l_int|0x0
)paren
suffix:semicolon
multiline_comment|/* Now we set up the mbars so the PCI bus can see the local memory */
multiline_comment|/* Expose a 256M window starting at PCI address 0... */
id|ST40PCI_WRITE
c_func
(paren
id|CSR_MBAR0
comma
l_int|0
)paren
suffix:semicolon
id|ST40PCI_WRITE
c_func
(paren
id|LSR0
comma
l_int|0x0fff0001
)paren
suffix:semicolon
multiline_comment|/* ... and set up the initial incomming window to expose all of RAM */
id|pci_set_rbar_region
c_func
(paren
l_int|7
comma
id|memStart
comma
id|memStart
comma
id|memSize
)paren
suffix:semicolon
multiline_comment|/* Maximise timeout values */
id|ST40PCI_WRITE_BYTE
c_func
(paren
id|CSR_TRDY
comma
l_int|0xff
)paren
suffix:semicolon
id|ST40PCI_WRITE_BYTE
c_func
(paren
id|CSR_RETRY
comma
l_int|0xff
)paren
suffix:semicolon
id|ST40PCI_WRITE_BYTE
c_func
(paren
id|CSR_MIT
comma
l_int|0xff
)paren
suffix:semicolon
id|ST40PCI_WRITE_BYTE
c_func
(paren
id|PERF
comma
id|PERF_MASTER_WRITE_POSTING
)paren
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
DECL|function|pcibios_setup
r_char
op_star
id|__init
id|pcibios_setup
c_func
(paren
r_char
op_star
id|str
)paren
(brace
r_return
id|str
suffix:semicolon
)brace
DECL|macro|SET_CONFIG_BITS
mdefine_line|#define SET_CONFIG_BITS(bus,devfn,where)&bslash;&n;  (((bus) &lt;&lt; 16) | ((devfn) &lt;&lt; 8) | ((where) &amp; ~3) | (bus!=0))
DECL|macro|CONFIG_CMD
mdefine_line|#define CONFIG_CMD(bus, devfn, where) SET_CONFIG_BITS(bus-&gt;number,devfn,where)
DECL|function|CheckForMasterAbort
r_static
r_int
id|CheckForMasterAbort
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|ST40PCI_READ
c_func
(paren
id|INT
)paren
op_amp
id|INT_MADIM
)paren
(brace
multiline_comment|/* Should we clear config space version as well ??? */
id|ST40PCI_WRITE
c_func
(paren
id|INT
comma
id|INT_MADIM
)paren
suffix:semicolon
id|ST40PCI_WRITE_SHORT
c_func
(paren
id|CSR_STATUS
comma
l_int|0
)paren
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* Write to config register */
DECL|function|st40pci_read
r_static
r_int
id|st40pci_read
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
op_star
id|val
)paren
(brace
id|ST40PCI_WRITE
c_func
(paren
id|PAR
comma
id|CONFIG_CMD
c_func
(paren
id|bus
comma
id|devfn
comma
id|where
)paren
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|size
)paren
(brace
r_case
l_int|1
suffix:colon
op_star
id|val
op_assign
(paren
id|u8
)paren
id|ST40PCI_READ_BYTE
c_func
(paren
id|PDR
op_plus
(paren
id|where
op_amp
l_int|3
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
op_star
id|val
op_assign
(paren
id|u16
)paren
id|ST40PCI_READ_SHORT
c_func
(paren
id|PDR
op_plus
(paren
id|where
op_amp
l_int|2
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
op_star
id|val
op_assign
id|ST40PCI_READ
c_func
(paren
id|PDR
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|CheckForMasterAbort
c_func
(paren
)paren
)paren
(brace
r_switch
c_cond
(paren
id|size
)paren
(brace
r_case
l_int|1
suffix:colon
op_star
id|val
op_assign
(paren
id|u8
)paren
l_int|0xff
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
op_star
id|val
op_assign
(paren
id|u16
)paren
l_int|0xffff
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
op_star
id|val
op_assign
l_int|0xffffffff
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|st40pci_write
r_static
r_int
id|st40pci_write
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
id|val
)paren
(brace
id|ST40PCI_WRITE
c_func
(paren
id|PAR
comma
id|CONFIG_CMD
c_func
(paren
id|bus
comma
id|devfn
comma
id|where
)paren
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|size
)paren
(brace
r_case
l_int|1
suffix:colon
id|ST40PCI_WRITE_BYTE
c_func
(paren
id|PDR
op_plus
(paren
id|where
op_amp
l_int|3
)paren
comma
(paren
id|u8
)paren
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|ST40PCI_WRITE_SHORT
c_func
(paren
id|PDR
op_plus
(paren
id|where
op_amp
l_int|2
)paren
comma
(paren
id|u16
)paren
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
id|ST40PCI_WRITE
c_func
(paren
id|PDR
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|CheckForMasterAbort
c_func
(paren
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|variable|st40pci_config_ops
r_struct
id|pci_ops
id|st40pci_config_ops
op_assign
(brace
dot
id|read
op_assign
id|st40pci_read
comma
dot
id|write
op_assign
id|st40pci_write
comma
)brace
suffix:semicolon
multiline_comment|/* Everything hangs off this */
DECL|variable|pci_root_bus
r_static
r_struct
id|pci_bus
op_star
id|pci_root_bus
suffix:semicolon
DECL|function|no_swizzle
r_static
id|u8
id|__init
id|no_swizzle
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|u8
op_star
id|pin
)paren
(brace
r_return
id|PCI_SLOT
c_func
(paren
id|dev-&gt;devfn
)paren
suffix:semicolon
)brace
DECL|function|pcibios_init
r_static
r_int
id|__init
id|pcibios_init
c_func
(paren
r_void
)paren
(brace
r_extern
r_int
r_int
id|memory_start
comma
id|memory_end
suffix:semicolon
id|printk
c_func
(paren
id|KERN_ALERT
l_string|&quot;pci-st40.c: pcibios_init&bslash;n&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|sh_mv.mv_init_pci
op_ne
l_int|NULL
)paren
(brace
id|sh_mv
dot
id|mv_init_pci
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/* The pci subsytem needs to know where memory is and how much &n;&t; * of it there is. I&squot;ve simply made these globals. A better mechanism&n;&t; * is probably needed.&n;&t; */
id|st40pci_init
c_func
(paren
id|PHYSADDR
c_func
(paren
id|memory_start
)paren
comma
id|PHYSADDR
c_func
(paren
id|memory_end
)paren
op_minus
id|PHYSADDR
c_func
(paren
id|memory_start
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|request_irq
c_func
(paren
id|ST40PCI_ERR_IRQ
comma
id|st40_pci_irq
comma
id|SA_INTERRUPT
comma
l_string|&quot;st40pci&quot;
comma
l_int|NULL
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;st40pci: Cannot hook interrupt&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|EIO
suffix:semicolon
)brace
multiline_comment|/* Enable the PCI interrupts on the device */
id|ST40PCI_WRITE
c_func
(paren
id|INTM
comma
op_complement
l_int|0
)paren
suffix:semicolon
id|ST40PCI_WRITE
c_func
(paren
id|AINT
comma
op_complement
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Map the io address apprioately */
macro_line|#ifdef CONFIG_HD64465
id|hd64465_port_map
c_func
(paren
id|PCIBIOS_MIN_IO
comma
(paren
l_int|64
op_star
l_int|1024
)paren
op_minus
id|PCIBIOS_MIN_IO
op_plus
l_int|1
comma
id|ST40_IO_ADDR
op_plus
id|PCIBIOS_MIN_IO
comma
l_int|0
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* ok, do the scan man */
id|pci_root_bus
op_assign
id|pci_scan_bus
c_func
(paren
l_int|0
comma
op_amp
id|st40pci_config_ops
comma
l_int|NULL
)paren
suffix:semicolon
id|pci_assign_unassigned_resources
c_func
(paren
)paren
suffix:semicolon
id|pci_fixup_irqs
c_func
(paren
id|no_swizzle
comma
id|pcibios_map_platform_irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|pcibios_init
id|subsys_initcall
c_func
(paren
id|pcibios_init
)paren
suffix:semicolon
DECL|function|pcibios_fixup_bus
r_void
id|__init
id|pcibios_fixup_bus
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
)paren
(brace
)brace
multiline_comment|/*&n; * Publish a region of local address space over the PCI bus&n; * to other devices.&n; */
DECL|function|pci_set_rbar_region
r_static
r_void
id|pci_set_rbar_region
c_func
(paren
r_int
r_int
id|region
comma
r_int
r_int
id|localAddr
comma
r_int
r_int
id|pciOffset
comma
r_int
r_int
id|regionSize
)paren
(brace
r_int
r_int
id|mask
suffix:semicolon
r_if
c_cond
(paren
id|region
OG
l_int|7
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|regionSize
OG
(paren
l_int|512
op_star
l_int|1024
op_star
l_int|1024
)paren
)paren
r_return
suffix:semicolon
id|mask
op_assign
id|r2p2
c_func
(paren
id|regionSize
)paren
op_minus
l_int|0x10000
suffix:semicolon
multiline_comment|/* Diable the region (in case currently in use, should never happen) */
id|ST40PCI_WRITE_INDEXED
c_func
(paren
id|RSR
comma
id|region
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Start of local address space to publish */
id|ST40PCI_WRITE_INDEXED
c_func
(paren
id|RLAR
comma
id|region
comma
id|PHYSADDR
c_func
(paren
id|localAddr
)paren
)paren
suffix:semicolon
multiline_comment|/* Start of region in PCI address space as an offset from MBAR0 */
id|ST40PCI_WRITE_INDEXED
c_func
(paren
id|RBAR
comma
id|region
comma
id|pciOffset
)paren
suffix:semicolon
multiline_comment|/* Size of region */
id|ST40PCI_WRITE_INDEXED
c_func
(paren
id|RSR
comma
id|region
comma
id|mask
op_or
l_int|1
)paren
suffix:semicolon
)brace
eof
