Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Sina HZ/Vending_machine/Last_TestBench_isim_beh.exe -prj C:/Users/Sina HZ/Vending_machine/Last_TestBench_beh.prj work.Last_TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Sina HZ/Vending_machine/Owner_retrieve.v" into library work
Analyzing Verilog file "C:/Users/Sina HZ/Vending_machine/Owner_charge.v" into library work
Analyzing Verilog file "C:/Users/Sina HZ/Vending_machine/display2.v" into library work
Analyzing Verilog file "C:/Users/Sina HZ/Vending_machine/display.v" into library work
Analyzing Verilog file "C:/Users/Sina HZ/Vending_machine/Customer.v" into library work
Analyzing Verilog file "C:/Users/Sina HZ/Vending_machine/Main.v" into library work
Analyzing Verilog file "C:/Users/Sina HZ/Vending_machine/Last_TestBench.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Sina HZ/Vending_machine/Main.v" Line 144: Size mismatch in connection of port <machineAcc>. Formal port size is 5-bit while actual signal size is 9-bit.
WARNING:HDLCompiler:189 - "C:/Users/Sina HZ/Vending_machine/Main.v" Line 147: Size mismatch in connection of port <totalMoneyRetrieve_out>. Formal port size is 7-bit while actual signal size is 9-bit.
WARNING:HDLCompiler:189 - "C:/Users/Sina HZ/Vending_machine/Main.v" Line 153: Size mismatch in connection of port <data>. Formal port size is 7-bit while actual signal size is 9-bit.
Completed static elaboration
Compiling module Customer
Compiling module Owner_charge
Compiling module Owner_retrieve
Compiling module display
Compiling module display2
Compiling module Main
Compiling module Last_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 8 Verilog Units
Built simulation executable C:/Users/Sina HZ/Vending_machine/Last_TestBench_isim_beh.exe
Fuse Memory Usage: 28296 KB
Fuse CPU Usage: 515 ms
