Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct 21 21:11:25 2023
| Host         : DESKTOP-S28V71U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_key_beep_timing_summary_routed.rpt -pb top_key_beep_timing_summary_routed.pb -rpx top_key_beep_timing_summary_routed.rpx -warn_on_violation
| Design       : top_key_beep
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.520        0.000                      0                   25        0.142        0.000                      0                   25        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.520        0.000                      0                   25        0.142        0.000                      0                   25        9.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.520ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.951ns (27.591%)  route 2.496ns (72.409%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          1.035     8.475    u1/cnt1
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.105     8.580 r  u1/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.580    u1/p_0_in[11]
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[11]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.030    25.100    u1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                 16.520    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.951ns (27.764%)  route 2.474ns (72.236%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          1.014     8.454    u1/cnt1
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.105     8.559 r  u1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.559    u1/p_0_in[0]
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[0]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X111Y101       FDCE (Setup_fdce_C_D)        0.030    25.100    u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.543ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.951ns (27.764%)  route 2.474ns (72.236%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          1.014     8.454    u1/cnt1
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.105     8.559 r  u1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.559    u1/p_0_in[2]
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[2]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X111Y101       FDCE (Setup_fdce_C_D)        0.032    25.102    u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.102    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 16.543    

Slack (MET) :             16.545ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.965ns (27.884%)  route 2.496ns (72.116%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          1.035     8.475    u1/cnt1
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.119     8.594 r  u1/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.594    u1/p_0_in[12]
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[12]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.069    25.139    u1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         25.139    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                 16.545    

Slack (MET) :             16.570ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.961ns (27.974%)  route 2.474ns (72.026%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          1.014     8.454    u1/cnt1
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.115     8.569 r  u1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.569    u1/p_0_in[1]
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[1]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X111Y101       FDCE (Setup_fdce_C_D)        0.069    25.139    u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.139    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 16.570    

Slack (MET) :             16.570ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.961ns (27.974%)  route 2.474ns (72.026%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          1.014     8.454    u1/cnt1
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.115     8.569 r  u1/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.569    u1/p_0_in[3]
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[3]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X111Y101       FDCE (Setup_fdce_C_D)        0.069    25.139    u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.139    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 16.570    

Slack (MET) :             16.672ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.951ns (28.845%)  route 2.346ns (71.155%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          0.886     8.325    u1/cnt1
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.105     8.430 r  u1/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.430    u1/p_0_in[6]
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[6]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.032    25.102    u1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.102    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 16.672    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.961ns (29.060%)  route 2.346ns (70.940%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          0.886     8.325    u1/cnt1
    SLICE_X111Y103       LUT4 (Prop_lut4_I1_O)        0.115     8.440 r  u1/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.440    u1/p_0_in[9]
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[9]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.069    25.139    u1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         25.139    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.783ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.951ns (29.209%)  route 2.305ns (70.791%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          0.845     8.284    u1/cnt1
    SLICE_X112Y104       LUT4 (Prop_lut4_I1_O)        0.105     8.389 r  u1/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     8.389    u1/p_0_in[18]
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[18]/C
                         clock pessimism              0.422    25.133    
                         clock uncertainty           -0.035    25.098    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.074    25.172    u1/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 16.783    

Slack (MET) :             16.793ns  (required time - arrival time)
  Source:                 u1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.973ns (29.685%)  route 2.305ns (70.315%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.746     5.133    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  u1/cnt_reg[15]/Q
                         net (fo=4, routed)           0.805     6.371    u1/cnt[15]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.127     6.498 r  u1/cnt[19]_i_3/O
                         net (fo=1, routed)           0.656     7.154    u1/cnt[19]_i_3_n_0
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.286     7.440 r  u1/cnt[19]_i_2/O
                         net (fo=20, routed)          0.845     8.284    u1/cnt1
    SLICE_X112Y104       LUT4 (Prop_lut4_I1_O)        0.127     8.411 r  u1/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     8.411    u1/p_0_in[19]
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.570    24.711    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[19]/C
                         clock pessimism              0.422    25.133    
                         clock uncertainty           -0.035    25.098    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.106    25.204    u1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.204    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 16.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u2/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/beep_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.684    u2/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  u2/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.825 r  u2/out_reg/Q
                         net (fo=1, routed)           0.090     1.916    u2/out
    SLICE_X112Y103       LUT2 (Prop_lut2_I0_O)        0.045     1.961 r  u2/beep_i_1/O
                         net (fo=1, routed)           0.000     1.961    u2/beep_i_1_n_0
    SLICE_X112Y103       FDPE                                         r  u2/beep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.208    u2/clk_IBUF_BUFG
    SLICE_X112Y103       FDPE                                         r  u2/beep_reg/C
                         clock pessimism             -0.511     1.697    
    SLICE_X112Y103       FDPE (Hold_fdpe_C_D)         0.121     1.818    u2/beep_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/key_filter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/u1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (48.018%)  route 0.178ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.684    u1/clk_IBUF_BUFG
    SLICE_X112Y103       FDPE                                         r  u1/key_filter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.164     1.848 r  u1/key_filter_reg/Q
                         net (fo=3, routed)           0.178     2.026    u2/u1/key_filter
    SLICE_X113Y103       FDRE                                         r  u2/u1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.208    u2/u1/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  u2/u1/q_reg/C
                         clock pessimism             -0.511     1.697    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.066     1.763    u2/u1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/key_filter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/key_filter_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.684    u1/clk_IBUF_BUFG
    SLICE_X112Y103       FDPE                                         r  u1/key_filter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.164     1.848 r  u1/key_filter_reg/Q
                         net (fo=3, routed)           0.174     2.022    u1/key_filter
    SLICE_X112Y103       LUT4 (Prop_lut4_I3_O)        0.045     2.067 r  u1/key_filter_i_1/O
                         net (fo=1, routed)           0.000     2.067    u1/key_filter_i_1_n_0
    SLICE_X112Y103       FDPE                                         r  u1/key_filter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.208    u1/clk_IBUF_BUFG
    SLICE_X112Y103       FDPE                                         r  u1/key_filter_reg/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y103       FDPE (Hold_fdpe_C_D)         0.120     1.804    u1/key_filter_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.185%)  route 0.177ns (48.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.719     1.685    u1/clk_IBUF_BUFG
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     1.826 f  u1/cnt_reg[0]/Q
                         net (fo=4, routed)           0.177     2.004    u1/cnt[0]
    SLICE_X111Y101       LUT4 (Prop_lut4_I0_O)        0.045     2.049 r  u1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.049    u1/p_0_in[0]
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.995     2.209    u1/clk_IBUF_BUFG
    SLICE_X111Y101       FDCE                                         r  u1/cnt_reg[0]/C
                         clock pessimism             -0.524     1.685    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.091     1.776    u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u1/key_d0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.213ns (45.684%)  route 0.253ns (54.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.684    u1/clk_IBUF_BUFG
    SLICE_X112Y106       FDPE                                         r  u1/key_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDPE (Prop_fdpe_C_Q)         0.164     1.848 r  u1/key_d0_reg/Q
                         net (fo=21, routed)          0.253     2.101    u1/key_d0
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.049     2.150 r  u1/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.150    u1/p_0_in[9]
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.208    u1/clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[9]/C
                         clock pessimism             -0.508     1.700    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.107     1.807    u1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u1/key_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.250ns (53.080%)  route 0.221ns (46.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.684    u1/clk_IBUF_BUFG
    SLICE_X112Y103       FDPE                                         r  u1/key_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.148     1.832 r  u1/key_d1_reg/Q
                         net (fo=21, routed)          0.221     2.053    u1/key_d1
    SLICE_X111Y103       LUT4 (Prop_lut4_I0_O)        0.102     2.155 r  u1/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.155    u1/p_0_in[12]
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.208    u1/clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[12]/C
                         clock pessimism             -0.508     1.700    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.107     1.807    u1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 u1/key_d0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.213%)  route 0.253ns (54.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.684    u1/clk_IBUF_BUFG
    SLICE_X112Y106       FDPE                                         r  u1/key_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDPE (Prop_fdpe_C_Q)         0.164     1.848 r  u1/key_d0_reg/Q
                         net (fo=21, routed)          0.253     2.101    u1/key_d0
    SLICE_X111Y103       LUT4 (Prop_lut4_I1_O)        0.045     2.146 r  u1/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.146    u1/p_0_in[6]
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.208    u1/clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[6]/C
                         clock pessimism             -0.508     1.700    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.092     1.792    u1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u1/key_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.247ns (52.779%)  route 0.221ns (47.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.684    u1/clk_IBUF_BUFG
    SLICE_X112Y103       FDPE                                         r  u1/key_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.148     1.832 r  u1/key_d1_reg/Q
                         net (fo=21, routed)          0.221     2.053    u1/key_d1
    SLICE_X111Y103       LUT4 (Prop_lut4_I0_O)        0.099     2.152 r  u1/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.152    u1/p_0_in[11]
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.208    u1/clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  u1/cnt_reg[11]/C
                         clock pessimism             -0.508     1.700    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.091     1.791    u1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 u1/key_d0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/key_d1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.779%)  route 0.270ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.684    u1/clk_IBUF_BUFG
    SLICE_X112Y106       FDPE                                         r  u1/key_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDPE (Prop_fdpe_C_Q)         0.164     1.848 r  u1/key_d0_reg/Q
                         net (fo=21, routed)          0.270     2.118    u1/key_d0
    SLICE_X112Y103       FDPE                                         r  u1/key_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.208    u1/clk_IBUF_BUFG
    SLICE_X112Y103       FDPE                                         r  u1/key_d1_reg/C
                         clock pessimism             -0.508     1.700    
    SLICE_X112Y103       FDPE (Hold_fdpe_C_D)         0.053     1.753    u1/key_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 u1/key_d0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.208ns (40.512%)  route 0.305ns (59.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.684    u1/clk_IBUF_BUFG
    SLICE_X112Y106       FDPE                                         r  u1/key_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDPE (Prop_fdpe_C_Q)         0.164     1.848 r  u1/key_d0_reg/Q
                         net (fo=21, routed)          0.305     2.154    u1/key_d0
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.044     2.198 r  u1/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.198    u1/p_0_in[16]
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.208    u1/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1/cnt_reg[16]/C
                         clock pessimism             -0.508     1.700    
    SLICE_X112Y104       FDCE (Hold_fdce_C_D)         0.131     1.831    u1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y101  u1/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y104  u1/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y103  u1/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y103  u1/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y104  u1/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y104  u1/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y104  u1/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y104  u1/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y104  u1/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  u1/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  u1/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y104  u1/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y104  u1/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y103  u1/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y103  u1/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y103  u1/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y103  u1/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y104  u1/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y104  u1/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  u1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  u1/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y104  u1/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y104  u1/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y103  u1/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y103  u1/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y103  u1/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y103  u1/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y104  u1/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y104  u1/cnt_reg[13]/C



