_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - VCVTDQ2PD: 8 occurrences\n - VMOVLHPS: 4 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n",
          details = " - Constant non-unit stride: 2 occurrence(s)\nNon-unit stride (uncontiguous) accesses are not efficiently using data caches\n",
          title = "Slow data structures access",
          txt = "Detected data structures (typically arrays) that cannot be efficiently read/written",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements. Use double instead of single precision only when/where needed by numerical stability and avoid mixing precision.",
          details = " - VCVTDQ2PD (INT32 to FP64, SIMD): 8 occurrences\n - VCVTPD2PS (FP64 to FP32, SIMD): 8 occurrences\n - VCVTTPS2DQ (FP32 to INT32, SIMD): 4 occurrences\n - VPACKUSDW: 4 occurrences\n - VPACKUSWB: 2 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "4 SSE or AVX instructions are processing arithmetic or math operations on single precision FP elements in vector mode (four at a time).\n8 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in vector mode (two at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 16 FP arithmetical operations:\n - 16: square root\nThe binary loop is loading 672 bytes (84 double precision FP elements).\nThe binary loop is storing 256 bytes (32 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.02 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 229\nnb uops            : 240\nloop length        : 1174\nused x86 registers : 11\nused mmx registers : 0\nused xmm registers : 14\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 17\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 40.00 cycles\nfront end            : 40.00 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | ALU0 | ALU1 | ALU2 | ALU3 | AGU0  | AGU1  | FP0   | FP1   | FP2   | FP3\n----------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 0.50 | 0.50 | 29.00 | 29.00 | 52.42 | 59.00 | 59.00 | 52.58\ncycles | 0.50 | 0.50 | 0.50 | 0.50 | 29.00 | 29.00 | 52.42 | 59.00 | 59.00 | 52.58\n\nCycles executing div or sqrt instructions: 32.00-64.00\nCycles loading/storing data              : 21.00\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 40.00\nDispatch  : 59.00\nDIV/SQRT  : 32.00-64.00\nData deps.: 1.00\nOverall L1: 59.00-64.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 100%\nload   : 100%\nstore  : 100%\nmul    : 100%\nadd-sub: 100%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 100%\nFP\nall     : 100%\nload    : 100%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 100%\nother   : 100%\nINT+FP\nall     : 100%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : 100%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 100%\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 42%\nload   : 50%\nstore  : 50%\nmul    : 50%\nadd-sub: 50%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 36%\nFP\nall     : 46%\nload    : 50%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 50%\nother   : 45%\nINT+FP\nall     : 43%\nload    : 50%\nstore   : 50%\nmul     : 50%\nadd-sub : 50%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 50%\nother   : 38%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 64.00 cycles. At this rate:\n - 32% of peak load performance is reached (10.50 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 25% of peak store performance is reached (4.00 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 3614\n\nInstruction                       | Nb FU | ALU0 | ALU1 | ALU2 | ALU3 | AGU0 | AGU1 | FP0  | FP1  | FP2  | FP3  | Latency | Recip. throughput\n---------------------------------------------------------------------------------------------------------------------------------------------\nVMOVDQU (%R13,%R8,1),%XMM2        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSRLDQ $0x8,%XMM2,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM5,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM2,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQU (%R12,%R8,1),%XMM2        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMOVZXWD %XMM9,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM9,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXWD %XMM6,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM4,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM15,-0x68(%RSP)        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQU (%RBP,%R8,1),%XMM15       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA %XMM0,-0x58(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM4,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXWD %XMM7,%XMM12            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM3,0x68(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQA %XMM12,-0x78(%RSP)        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM2,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM4,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM2,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM1,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM5,%XMM12         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXWD %XMM7,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM15,%XMM0            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQU (%RBX,%R8,1),%XMM15       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMOVZXWD %XMM5,%XMM7             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM4,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM9,-0x48(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSUBW %XMM0,%XMM8,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBW %XMM5,%XMM8,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSLLW $0x1,%XMM2,%XMM1           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXWD %XMM12,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSLLW $0x1,%XMM9,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM15,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM4,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQU (%R11,%R8,1),%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMOVZXBW %XMM15,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLW 0x1a98(%RIP),%XMM2,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 0    | 0    | 0    | 3       | 1\nVPMULLW 0x58(%RSP),%XMM9,%XMM2    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 0    | 0    | 0    | 3       | 1\nVPMOVZXBW %XMM4,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM9,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM15,%XMM9            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM15        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM9,-0x38(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM15,%XMM9            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM4,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM9,-0x28(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM4,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQU (%RCX,%R8,1),%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA %XMM15,-0x18(%RSP)        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQA %XMM9,-0x8(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXBW %XMM4,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM9,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM15,%XMM9            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM15        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM9,0x8(%RSP)           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM15,%XMM9            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM4,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM15,0x28(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQA -0x48(%RSP),%XMM15        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA %XMM9,0x18(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM4,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSUBD %XMM3,%XMM15,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXWD %XMM5,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM5,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPADDD %XMM4,%XMM3,%XMM3          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD %XMM15,%XMM3,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBD -0x38(%RSP),%XMM4,%XMM3    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPSUBD -0x78(%RSP),%XMM6,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x8(%RSP),%XMM3,%XMM15     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPADDD %XMM3,%XMM4,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXWD %XMM5,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLD %XMM15,%XMM15,%XMM15      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPADDD %XMM4,%XMM1,%XMM3          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBD -0x28(%RSP),%XMM3,%XMM1    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPSUBD -0x68(%RSP),%XMM7,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x18(%RSP),%XMM1,%XMM5     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPADDD %XMM3,%XMM4,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVMOVDQA %XMM5,0x38(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM2,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM2,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPADDD %XMM5,%XMM1,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBD -0x58(%RSP),%XMM12,%XMM1   | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD -0x18(%RSP),%XMM4,%XMM3    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x28(%RSP),%XMM3,%XMM3     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD %XMM5,%XMM1,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXWD %XMM2,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPADDD %XMM1,%XMM4,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBD -0x8(%RSP),%XMM0,%XMM5     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVMOVDQA %XMM9,0x78(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQU (%RDX,%R8,1),%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQU (%RDX,%R8,1),%XMM0        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMULLD %XMM3,%XMM3,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPADDD %XMM9,%XMM5,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXBW %XMM4,%XMM2             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM9,0x48(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSUBW %XMM2,%XMM8,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXBW %XMM5,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQU (%RSI,%R8,1),%XMM2        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSUBW %XMM9,%XMM8,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSLLW $0x1,%XMM1,%XMM1           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQU (%RSI,%R8,1),%XMM9        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSLLW $0x1,%XMM4,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM2,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLW 0x18fb(%RIP),%XMM5,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 0    | 0    | 0    | 3       | 1\nVPSRLDQ $0x8,%XMM9,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM1,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM4,%XMM2             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD 0x68(%RSP),%XMM9,%XMM4     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPSUBD -0x48(%RSP),%XMM4,%XMM9    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMULLW 0x58(%RSP),%XMM2,%XMM2    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 0    | 0    | 0    | 3       | 1\nVPADDD -0x38(%RSP),%XMM9,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVZXWD %XMM5,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM5,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPADDD %XMM9,%XMM4,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD 0x8(%RSP),%XMM4,%XMM9      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD -0x78(%RSP),%XMM4,%XMM1    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVZXWD %XMM5,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLD %XMM9,%XMM9,%XMM9         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPSUBD %XMM6,%XMM1,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD -0x28(%RSP),%XMM6,%XMM1    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD %XMM4,%XMM1,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVSXWD %XMM0,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD -0x68(%RSP),%XMM1,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x18(%RSP),%XMM6,%XMM5     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVZXWD %XMM2,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM2,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMULLD %XMM5,%XMM5,%XMM5         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPSUBD %XMM7,%XMM4,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD -0x18(%RSP),%XMM7,%XMM6    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD %XMM1,%XMM6,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVSXWD %XMM0,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD -0x58(%RSP),%XMM6,%XMM1    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x28(%RSP),%XMM4,%XMM7     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVZXWD %XMM2,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLD %XMM7,%XMM7,%XMM7         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPSUBD %XMM12,%XMM1,%XMM12        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD -0x8(%RSP),%XMM12,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVMOVDQA 0x38(%RSP),%XMM1          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMULLD %XMM1,%XMM1,%XMM2         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPADDD %XMM0,%XMM4,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVMOVDQA 0x48(%RSP),%XMM0          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPADDD 0x78(%RSP),%XMM6,%XMM12    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD %XMM9,%XMM15,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD %XMM7,%XMM3,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVCVTDQ2PD %XMM4,%XMM1             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPSHUFD $-0x12,%XMM4,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPADDD %XMM5,%XMM2,%XMM15         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVCVTDQ2PD %XMM4,%XMM5             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVCVTDQ2PD %XMM15,%XMM3            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPSHUFD $-0x12,%XMM15,%XMM15      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PD %XMM15,%XMM7            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPMULLD %XMM0,%XMM0,%XMM6         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVSQRTPD %XMM1,%XMM0               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTPD2PS %XMM0,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PD %XMM9,%XMM1             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPSHUFD $-0x12,%XMM9,%XMM9        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PD %XMM9,%XMM4             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPMULLD %XMM12,%XMM12,%XMM12      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVSQRTPD %XMM1,%XMM15              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTPD2PS %XMM15,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPADDD %XMM12,%XMM6,%XMM2         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVSQRTPD %XMM5,%XMM6               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTPD2PS %XMM6,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVSQRTPD %XMM3,%XMM12              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTDQ2PD %XMM2,%XMM3             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPSHUFD $-0x12,%XMM2,%XMM2        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVSQRTPD %XMM7,%XMM5               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVSQRTPD %XMM4,%XMM7               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTDQ2PD %XMM2,%XMM1             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVCVTPD2PS %XMM12,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM6,%XMM0,%XMM0        | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x88(%RSP),%XMM6          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPD2PS %XMM5,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM7,%XMM7             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVSQRTPD %XMM3,%XMM9               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVSQRTPD %XMM1,%XMM2               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTPD2PS %XMM9,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM2,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM5,%XMM12,%XMM4       | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM7,%XMM15,%XMM1       | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM9,%XMM3,%XMM12       | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCMPPS $0x2,%XMM6,%XMM0,%XMM2     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1       | 0.50\nVCMPPS $0x2,%XMM6,%XMM4,%XMM5     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1       | 0.50\nVCVTTPS2DQ %XMM0,%XMM0            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM4,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCMPPS $0x2,%XMM6,%XMM1,%XMM9     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1       | 0.50\nVCMPPS $0x2,%XMM6,%XMM12,%XMM6    | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1       | 0.50\nVPAND %XMM2,%XMM14,%XMM15         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM5,%XMM14,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM9,%XMM14,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM6,%XMM14,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVCVTTPS2DQ %XMM1,%XMM1            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM7,%XMM15,%XMM3      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPACKUSDW %XMM5,%XMM2,%XMM15      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTTPS2DQ %XMM12,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND %XMM0,%XMM14,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM3,%XMM11,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM15,%XMM11,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM4,%XMM14,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPACKUSWB %XMM3,%XMM7,%XMM9       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPACKUSDW %XMM2,%XMM6,%XMM5       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA 0x171d(%RIP),%XMM2        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPAND %XMM1,%XMM14,%XMM15         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM12,%XMM14,%XMM7         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM5,%XMM11,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPACKUSDW %XMM7,%XMM15,%XMM3      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND %XMM3,%XMM11,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPACKUSWB %XMM4,%XMM0,%XMM6       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPBLENDVB %XMM9,%XMM6,%XMM2,%XMM9 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 1       | 1\nVMOVDQU %XMM9,(%R9,%R8,1)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nADD $0x10,%R8                     | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nCMP $0xef0,%R8                    | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nJNE 3614 <sobel_baseline+0xb4>    | 1     | 0.50 | 0    | 0    | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.50\n",
        },
      },
      header = {
        "1% of peak computational performance is used (0.25 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          details = "All SSE/AVX instructions are used in vector version (process two or more data elements in vector registers).\n",
          title = "Vectorization",
          txt = "Your loop is vectorized, but using 43% register length (average across all SSE/AVX instructions).\n",
        },
        {
          workaround = " - Reduce the number of division or square root instructions:\n  * If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact. This will be done by your compiler with ffast-math or Ofast\n - Check whether you really need double precision. If not, switch to single precision to speedup execution\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by execution of divide and square root operations (the divide/square root unit is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 64.00 to 59.00 cycles (1.08x speedup).\n",
        },
      },
      potential = {
        {
          title = "Expensive FP math instructions/calls",
          txt = "Detected performance impact from expensive FP math instructions/calls.\nBy removing/reexpressing them, you can lower the cost of an iteration from 64.00 to 59.00 cycles (1.08x speedup).",
        },
      },
    },
  },
  AVG = {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - VCVTDQ2PD: 8 occurrences\n - VMOVLHPS: 4 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n",
          details = " - Constant non-unit stride: 2 occurrence(s)\nNon-unit stride (uncontiguous) accesses are not efficiently using data caches\n",
          title = "Slow data structures access",
          txt = "Detected data structures (typically arrays) that cannot be efficiently read/written",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements. Use double instead of single precision only when/where needed by numerical stability and avoid mixing precision.",
          details = " - VCVTDQ2PD (INT32 to FP64, SIMD): 8 occurrences\n - VCVTPD2PS (FP64 to FP32, SIMD): 8 occurrences\n - VCVTTPS2DQ (FP32 to INT32, SIMD): 4 occurrences\n - VPACKUSDW: 4 occurrences\n - VPACKUSWB: 2 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "4 SSE or AVX instructions are processing arithmetic or math operations on single precision FP elements in vector mode (four at a time).\n8 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in vector mode (two at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 16 FP arithmetical operations:\n - 16: square root\nThe binary loop is loading 672 bytes (84 double precision FP elements).\nThe binary loop is storing 256 bytes (32 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.02 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 229\nnb uops            : 240\nloop length        : 1174\nused x86 registers : 11\nused mmx registers : 0\nused xmm registers : 14\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 17\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 40.00 cycles\nfront end            : 40.00 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | ALU0 | ALU1 | ALU2 | ALU3 | AGU0  | AGU1  | FP0   | FP1   | FP2   | FP3\n----------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 0.50 | 0.50 | 29.00 | 29.00 | 52.42 | 59.00 | 59.00 | 52.58\ncycles | 0.50 | 0.50 | 0.50 | 0.50 | 29.00 | 29.00 | 52.42 | 59.00 | 59.00 | 52.58\n\nCycles executing div or sqrt instructions: 32.00-64.00\nCycles loading/storing data              : 21.00\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 40.00\nDispatch  : 59.00\nDIV/SQRT  : 32.00-64.00\nData deps.: 1.00\nOverall L1: 59.00-64.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 100%\nload   : 100%\nstore  : 100%\nmul    : 100%\nadd-sub: 100%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 100%\nFP\nall     : 100%\nload    : 100%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 100%\nother   : 100%\nINT+FP\nall     : 100%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : 100%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 100%\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 42%\nload   : 50%\nstore  : 50%\nmul    : 50%\nadd-sub: 50%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 36%\nFP\nall     : 46%\nload    : 50%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 50%\nother   : 45%\nINT+FP\nall     : 43%\nload    : 50%\nstore   : 50%\nmul     : 50%\nadd-sub : 50%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 50%\nother   : 38%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 64.00 cycles. At this rate:\n - 32% of peak load performance is reached (10.50 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 25% of peak store performance is reached (4.00 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 3614\n\nInstruction                       | Nb FU | ALU0 | ALU1 | ALU2 | ALU3 | AGU0 | AGU1 | FP0  | FP1  | FP2  | FP3  | Latency | Recip. throughput\n---------------------------------------------------------------------------------------------------------------------------------------------\nVMOVDQU (%R13,%R8,1),%XMM2        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSRLDQ $0x8,%XMM2,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM5,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM2,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQU (%R12,%R8,1),%XMM2        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMOVZXWD %XMM9,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM9,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXWD %XMM6,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM4,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM15,-0x68(%RSP)        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQU (%RBP,%R8,1),%XMM15       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA %XMM0,-0x58(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM4,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXWD %XMM7,%XMM12            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM3,0x68(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQA %XMM12,-0x78(%RSP)        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM2,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM4,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM2,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM1,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM5,%XMM12         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXWD %XMM7,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM15,%XMM0            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQU (%RBX,%R8,1),%XMM15       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMOVZXWD %XMM5,%XMM7             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM4,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM9,-0x48(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSUBW %XMM0,%XMM8,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBW %XMM5,%XMM8,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSLLW $0x1,%XMM2,%XMM1           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXWD %XMM12,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSLLW $0x1,%XMM9,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM15,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM4,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQU (%R11,%R8,1),%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMOVZXBW %XMM15,%XMM2            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLW 0x1a98(%RIP),%XMM2,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 0    | 0    | 0    | 3       | 1\nVPMULLW 0x58(%RSP),%XMM9,%XMM2    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 0    | 0    | 0    | 3       | 1\nVPMOVZXBW %XMM4,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM9,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM15,%XMM9            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM15        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM9,-0x38(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM15,%XMM9            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM4,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM9,-0x28(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM4,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQU (%RCX,%R8,1),%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA %XMM15,-0x18(%RSP)        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQA %XMM9,-0x8(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXBW %XMM4,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM9,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM15,%XMM9            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM15        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM9,0x8(%RSP)           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM15,%XMM9            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXWD %XMM4,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM15,0x28(%RSP)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQA -0x48(%RSP),%XMM15        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA %XMM9,0x18(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM4,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSUBD %XMM3,%XMM15,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXWD %XMM5,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM5,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPADDD %XMM4,%XMM3,%XMM3          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD %XMM15,%XMM3,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBD -0x38(%RSP),%XMM4,%XMM3    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPSUBD -0x78(%RSP),%XMM6,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x8(%RSP),%XMM3,%XMM15     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPADDD %XMM3,%XMM4,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXWD %XMM5,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLD %XMM15,%XMM15,%XMM15      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPADDD %XMM4,%XMM1,%XMM3          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBD -0x28(%RSP),%XMM3,%XMM1    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPSUBD -0x68(%RSP),%XMM7,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x18(%RSP),%XMM1,%XMM5     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPADDD %XMM3,%XMM4,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVMOVDQA %XMM5,0x38(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXWD %XMM2,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM2,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPADDD %XMM5,%XMM1,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBD -0x58(%RSP),%XMM12,%XMM1   | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD -0x18(%RSP),%XMM4,%XMM3    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x28(%RSP),%XMM3,%XMM3     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD %XMM5,%XMM1,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXWD %XMM2,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPADDD %XMM1,%XMM4,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSUBD -0x8(%RSP),%XMM0,%XMM5     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVMOVDQA %XMM9,0x78(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVDQU (%RDX,%R8,1),%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQU (%RDX,%R8,1),%XMM0        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMULLD %XMM3,%XMM3,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPADDD %XMM9,%XMM5,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXBW %XMM4,%XMM2             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQA %XMM9,0x48(%RSP)          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSUBW %XMM2,%XMM8,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVZXBW %XMM5,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQU (%RSI,%R8,1),%XMM2        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSUBW %XMM9,%XMM8,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPSLLW $0x1,%XMM1,%XMM1           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVDQU (%RSI,%R8,1),%XMM9        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSLLW $0x1,%XMM4,%XMM0           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM2,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLW 0x18fb(%RIP),%XMM5,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 0    | 0    | 0    | 3       | 1\nVPSRLDQ $0x8,%XMM9,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM1,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM4,%XMM2             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD 0x68(%RSP),%XMM9,%XMM4     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPSUBD -0x48(%RSP),%XMM4,%XMM9    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMULLW 0x58(%RSP),%XMM2,%XMM2    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 0    | 0    | 0    | 3       | 1\nVPADDD -0x38(%RSP),%XMM9,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVZXWD %XMM5,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM5,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPADDD %XMM9,%XMM4,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD 0x8(%RSP),%XMM4,%XMM9      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD -0x78(%RSP),%XMM4,%XMM1    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVZXWD %XMM5,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLD %XMM9,%XMM9,%XMM9         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPSUBD %XMM6,%XMM1,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD -0x28(%RSP),%XMM6,%XMM1    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD %XMM4,%XMM1,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVSXWD %XMM0,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD -0x68(%RSP),%XMM1,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x18(%RSP),%XMM6,%XMM5     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVZXWD %XMM2,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM2,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMULLD %XMM5,%XMM5,%XMM5         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPSUBD %XMM7,%XMM4,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD -0x18(%RSP),%XMM7,%XMM6    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD %XMM1,%XMM6,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPMOVSXWD %XMM0,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSUBD -0x58(%RSP),%XMM6,%XMM1    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD 0x28(%RSP),%XMM4,%XMM7     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPMOVZXWD %XMM2,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMULLD %XMM7,%XMM7,%XMM7         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPSUBD %XMM12,%XMM1,%XMM12        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD -0x8(%RSP),%XMM12,%XMM4    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVMOVDQA 0x38(%RSP),%XMM1          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPMULLD %XMM1,%XMM1,%XMM2         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVPADDD %XMM0,%XMM4,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVMOVDQA 0x48(%RSP),%XMM0          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPADDD 0x78(%RSP),%XMM6,%XMM12    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.50\nVPADDD %XMM9,%XMM15,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVPADDD %XMM7,%XMM3,%XMM9          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVCVTDQ2PD %XMM4,%XMM1             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPSHUFD $-0x12,%XMM4,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPADDD %XMM5,%XMM2,%XMM15         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVCVTDQ2PD %XMM4,%XMM5             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVCVTDQ2PD %XMM15,%XMM3            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPSHUFD $-0x12,%XMM15,%XMM15      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PD %XMM15,%XMM7            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPMULLD %XMM0,%XMM0,%XMM6         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVSQRTPD %XMM1,%XMM0               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTPD2PS %XMM0,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PD %XMM9,%XMM1             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPSHUFD $-0x12,%XMM9,%XMM9        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PD %XMM9,%XMM4             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPMULLD %XMM12,%XMM12,%XMM12      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 4       | 2\nVSQRTPD %XMM1,%XMM15              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTPD2PS %XMM15,%XMM15           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPADDD %XMM12,%XMM6,%XMM2         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0    | 0.33 | 1       | 0.33\nVSQRTPD %XMM5,%XMM6               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTPD2PS %XMM6,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVSQRTPD %XMM3,%XMM12              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTDQ2PD %XMM2,%XMM3             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVPSHUFD $-0x12,%XMM2,%XMM2        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVSQRTPD %XMM7,%XMM5               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVSQRTPD %XMM4,%XMM7               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTDQ2PD %XMM2,%XMM1             | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 1    | 7       | 1\nVCVTPD2PS %XMM12,%XMM12           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM6,%XMM0,%XMM0        | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x88(%RSP),%XMM6          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPD2PS %XMM5,%XMM5             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM7,%XMM7             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVSQRTPD %XMM3,%XMM9               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVSQRTPD %XMM1,%XMM2               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 8-20    | 4-8\nVCVTPD2PS %XMM9,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM2,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM5,%XMM12,%XMM4       | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM7,%XMM15,%XMM1       | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM9,%XMM3,%XMM12       | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCMPPS $0x2,%XMM6,%XMM0,%XMM2     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1       | 0.50\nVCMPPS $0x2,%XMM6,%XMM4,%XMM5     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1       | 0.50\nVCVTTPS2DQ %XMM0,%XMM0            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM4,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCMPPS $0x2,%XMM6,%XMM1,%XMM9     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1       | 0.50\nVCMPPS $0x2,%XMM6,%XMM12,%XMM6    | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1       | 0.50\nVPAND %XMM2,%XMM14,%XMM15         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM5,%XMM14,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM9,%XMM14,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM6,%XMM14,%XMM5          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVCVTTPS2DQ %XMM1,%XMM1            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM7,%XMM15,%XMM3      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPACKUSDW %XMM5,%XMM2,%XMM15      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTTPS2DQ %XMM12,%XMM12          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND %XMM0,%XMM14,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM3,%XMM11,%XMM7          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM15,%XMM11,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM4,%XMM14,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPACKUSWB %XMM3,%XMM7,%XMM9       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPACKUSDW %XMM2,%XMM6,%XMM5       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA 0x171d(%RIP),%XMM2        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPAND %XMM1,%XMM14,%XMM15         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM12,%XMM14,%XMM7         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPAND %XMM5,%XMM11,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPACKUSDW %XMM7,%XMM15,%XMM3      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND %XMM3,%XMM11,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.25\nVPACKUSWB %XMM4,%XMM0,%XMM6       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPBLENDVB %XMM9,%XMM6,%XMM2,%XMM9 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 1       | 1\nVMOVDQU %XMM9,(%R9,%R8,1)         | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nADD $0x10,%R8                     | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nCMP $0xef0,%R8                    | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nJNE 3614 <sobel_baseline+0xb4>    | 1     | 0.50 | 0    | 0    | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.50\n",
        },
      },
      header = {
        "1% of peak computational performance is used (0.25 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          details = "All SSE/AVX instructions are used in vector version (process two or more data elements in vector registers).\n",
          title = "Vectorization",
          txt = "Your loop is vectorized, but using 43% register length (average across all SSE/AVX instructions).\n",
        },
        {
          workaround = " - Reduce the number of division or square root instructions:\n  * If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact. This will be done by your compiler with ffast-math or Ofast\n - Check whether you really need double precision. If not, switch to single precision to speedup execution\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by execution of divide and square root operations (the divide/square root unit is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 64.00 to 59.00 cycles (1.08x speedup).\n",
        },
      },
      potential = {
        {
          title = "Expensive FP math instructions/calls",
          txt = "Detected performance impact from expensive FP math instructions/calls.\nBy removing/reexpressing them, you can lower the cost of an iteration from 64.00 to 59.00 cycles (1.08x speedup).",
        },
      },
    },
  common = {
    header = {
      "The loop is defined in /home/vidal/Desktop/AOC_oseret/Projet/AOC-Computer-vision/sobel.c:56,77-84.\n",
      "It is main loop of related source loop which is unrolled by 16 (including vectorization).",
    },
    nb_paths = 1,
  },
}
