\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+adc.c File Reference}
\label{stm32f4xx__adc_8c}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+adc.\+c@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+adc.\+c}}


This file provides firmware functions to manage the following functionalities of the Analog to Digital Convertor (A\+DC) peripheral\+:  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+adc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+rcc.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x\+F\+F\+F\+F1\+F\+F\+F)
\item 
\#define \textbf{ C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+E0)
\item 
\#define \textbf{ C\+R1\+\_\+\+A\+W\+D\+Mode\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x\+F\+F3\+F\+F\+D\+F\+F)
\item 
\#define \textbf{ C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x\+F\+C\+F\+F\+F\+E\+F\+F)
\item 
\#define \textbf{ C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x\+C\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \textbf{ C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x\+F\+F\+C\+F\+F\+F\+F\+F)
\item 
\#define \textbf{ C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x\+F\+F\+F0\+F\+F\+F\+F)
\item 
\#define \textbf{ C\+R2\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x\+C0\+F\+F\+F7\+F\+D)
\item 
\#define \textbf{ S\+Q\+R3\+\_\+\+S\+Q\+\_\+\+S\+ET}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \textbf{ S\+Q\+R2\+\_\+\+S\+Q\+\_\+\+S\+ET}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \textbf{ S\+Q\+R1\+\_\+\+S\+Q\+\_\+\+S\+ET}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \textbf{ S\+Q\+R1\+\_\+\+L\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x\+F\+F0\+F\+F\+F\+F\+F)
\item 
\#define \textbf{ J\+S\+Q\+R\+\_\+\+J\+S\+Q\+\_\+\+S\+ET}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \textbf{ J\+S\+Q\+R\+\_\+\+J\+L\+\_\+\+S\+ET}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ J\+S\+Q\+R\+\_\+\+J\+L\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x\+F\+F\+C\+F\+F\+F\+F\+F)
\item 
\#define \textbf{ S\+M\+P\+R1\+\_\+\+S\+M\+P\+\_\+\+S\+ET}~((uint32\+\_\+t)0x00000007)
\item 
\#define \textbf{ S\+M\+P\+R2\+\_\+\+S\+M\+P\+\_\+\+S\+ET}~((uint32\+\_\+t)0x00000007)
\item 
\#define \textbf{ J\+D\+R\+\_\+\+O\+F\+F\+S\+ET}~((uint8\+\_\+t)0x28)
\item 
\#define \textbf{ C\+D\+R\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x40012308)
\item 
\#define \textbf{ C\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x\+F\+F\+F\+C30\+E0)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ A\+D\+C\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes all A\+D\+Cs peripherals registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Init} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, \textbf{ A\+D\+C\+\_\+\+Init\+Type\+Def} $\ast$A\+D\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the A\+D\+Cx peripheral according to the specified parameters in the A\+D\+C\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Struct\+Init} (\textbf{ A\+D\+C\+\_\+\+Init\+Type\+Def} $\ast$A\+D\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each A\+D\+C\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Common\+Init} (\textbf{ A\+D\+C\+\_\+\+Common\+Init\+Type\+Def} $\ast$A\+D\+C\+\_\+\+Common\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the A\+D\+Cs peripherals according to the specified parameters in the A\+D\+C\+\_\+\+Common\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Common\+Struct\+Init} (\textbf{ A\+D\+C\+\_\+\+Common\+Init\+Type\+Def} $\ast$A\+D\+C\+\_\+\+Common\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each A\+D\+C\+\_\+\+Common\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Cmd} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified A\+DC peripheral. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Analog\+Watchdog\+Cmd} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint32\+\_\+t A\+D\+C\+\_\+\+Analog\+Watchdog)
\begin{DoxyCompactList}\small\item\em Enables or disables the analog watchdog on single/all regular or injected channels. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Analog\+Watchdog\+Thresholds\+Config} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint16\+\_\+t High\+Threshold, uint16\+\_\+t Low\+Threshold)
\begin{DoxyCompactList}\small\item\em Configures the high and low thresholds of the analog watchdog. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Analog\+Watchdog\+Single\+Channel\+Config} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Channel)
\begin{DoxyCompactList}\small\item\em Configures the analog watchdog guarded single channel. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Temp\+Sensor\+Vrefint\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the temperature sensor and Vrefint channels. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+V\+B\+A\+T\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the V\+B\+AT (Voltage Battery) channel. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Regular\+Channel\+Config} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Channel, uint8\+\_\+t Rank, uint8\+\_\+t A\+D\+C\+\_\+\+Sample\+Time)
\begin{DoxyCompactList}\small\item\em Configures for the selected A\+DC regular channel its corresponding rank in the sequencer and its sample time. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Software\+Start\+Conv} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Enables the selected A\+DC software start conversion of the regular channels. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ A\+D\+C\+\_\+\+Get\+Software\+Start\+Conv\+Status} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Gets the selected A\+DC Software start regular conversion Status. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+E\+O\+C\+On\+Each\+Regular\+Channel\+Cmd} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the E\+OC on each regular channel conversion. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Continuous\+Mode\+Cmd} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+DC continuous conversion mode. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Disc\+Mode\+Channel\+Count\+Config} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint8\+\_\+t Number)
\begin{DoxyCompactList}\small\item\em Configures the discontinuous mode for the selected A\+DC regular group channel. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Disc\+Mode\+Cmd} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the discontinuous mode on regular group channel for the specified A\+DC. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ A\+D\+C\+\_\+\+Get\+Conversion\+Value} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Returns the last A\+D\+Cx conversion result data for regular channel. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ A\+D\+C\+\_\+\+Get\+Multi\+Mode\+Conversion\+Value} (void)
\begin{DoxyCompactList}\small\item\em Returns the last A\+D\+C1, A\+D\+C2 and A\+D\+C3 regular conversions results data in the selected multi mode. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+D\+M\+A\+Cmd} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified A\+DC D\+MA request. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+D\+M\+A\+Request\+After\+Last\+Transfer\+Cmd} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+DC D\+MA request after last transfer (Single-\/\+A\+DC mode) \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Multi\+Mode\+D\+M\+A\+Request\+After\+Last\+Transfer\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+DC D\+MA request after last transfer in multi A\+DC mode. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Injected\+Channel\+Config} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Channel, uint8\+\_\+t Rank, uint8\+\_\+t A\+D\+C\+\_\+\+Sample\+Time)
\begin{DoxyCompactList}\small\item\em Configures for the selected A\+DC injected channel its corresponding rank in the sequencer and its sample time. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Injected\+Sequencer\+Length\+Config} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint8\+\_\+t Length)
\begin{DoxyCompactList}\small\item\em Configures the sequencer length for injected channels. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Set\+Injected\+Offset} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Injected\+Channel, uint16\+\_\+t Offset)
\begin{DoxyCompactList}\small\item\em Set the injected channels conversion value offset. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Injected\+Conv\+Config} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint32\+\_\+t A\+D\+C\+\_\+\+External\+Trig\+Injec\+Conv)
\begin{DoxyCompactList}\small\item\em Configures the A\+D\+Cx external trigger for injected channels conversion. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Injected\+Conv\+Edge\+Config} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint32\+\_\+t A\+D\+C\+\_\+\+External\+Trig\+Injec\+Conv\+Edge)
\begin{DoxyCompactList}\small\item\em Configures the A\+D\+Cx external trigger edge for injected channels conversion. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Software\+Start\+Injected\+Conv} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Enables the selected A\+DC software start conversion of the injected channels. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ A\+D\+C\+\_\+\+Get\+Software\+Start\+Injected\+Conv\+Cmd\+Status} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Gets the selected A\+DC Software start injected conversion Status. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Auto\+Injected\+Conv\+Cmd} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected A\+DC automatic injected group conversion after regular one. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Injected\+Disc\+Mode\+Cmd} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the discontinuous mode for injected group channel for the specified A\+DC. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ A\+D\+C\+\_\+\+Get\+Injected\+Conversion\+Value} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Injected\+Channel)
\begin{DoxyCompactList}\small\item\em Returns the A\+DC injected channel conversion result. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+I\+T\+Config} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint16\+\_\+t A\+D\+C\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified A\+DC interrupts. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ A\+D\+C\+\_\+\+Get\+Flag\+Status} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified A\+DC flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Clear\+Flag} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the A\+D\+Cx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\textbf{ I\+T\+Status} \textbf{ A\+D\+C\+\_\+\+Get\+I\+T\+Status} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint16\+\_\+t A\+D\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified A\+DC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ A\+D\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit} (\textbf{ A\+D\+C\+\_\+\+Type\+Def} $\ast$A\+D\+Cx, uint16\+\_\+t A\+D\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the A\+D\+Cx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file provides firmware functions to manage the following functionalities of the Analog to Digital Convertor (A\+DC) peripheral\+: 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011
\begin{DoxyItemize}
\item Initialization and Configuration (in addition to A\+DC multi mode selection)
\item Analog Watchdog configuration
\item Temperature Sensor \& Vrefint (Voltage Reference internal) \& V\+B\+AT management
\item Regular Channels Configuration
\item Regular Channels D\+MA Configuration
\item Injected channels Configuration
\item Interrupts and flags management
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb}*
*          ===================================================================
*                                   How to use this driver
*          ===================================================================

*          1.  Enable the ADC interface clock using 
*                  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADCx, ENABLE); 
*     
*          2. ADC pins configuration
*               - Enable the clock for the ADC GPIOs using the following function:
*                   RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);   
*                - Configure these ADC pins in analog mode using GPIO_Init();  
*
*          3. Configure the ADC Prescaler, conversion resolution and data 
*              alignment using the ADC_Init() function.
*          4. Activate the ADC peripheral using ADC_Cmd() function.
*
*          Regular channels group configuration
*          ====================================    
*            - To configure the ADC regular channels group features, use 
*              ADC_Init() and ADC_RegularChannelConfig() functions.
*            - To activate the continuous mode, use the ADC_continuousModeCmd()
*              function.
*            - To configurate and activate the Discontinuous mode, use the 
*              ADC_DiscModeChannelCountConfig() and ADC_DiscModeCmd() functions.
*            - To read the ADC converted values, use the ADC_GetConversionValue()
*              function.
*
*          Multi mode ADCs Regular channels configuration
*          ===============================================
*            - Refer to "Regular channels group configuration" description to
*              configure the ADC1, ADC2 and ADC3 regular channels.        
*            - Select the Multi mode ADC regular channels features (dual or 
*              triple mode) using ADC_CommonInit() function and configure 
*              the DMA mode using ADC_MultiModeDMARequestAfterLastTransferCmd() 
*              functions.        
*            - Read the ADCs converted values using the 
*              ADC_GetMultiModeConversionValue() function.
*
*          DMA for Regular channels group features configuration
*          ====================================================== 
*           - To enable the DMA mode for regular channels group, use the 
*             ADC_DMACmd() function.
*           - To enable the generation of DMA requests continuously at the end
*             of the last DMA transfer, use the ADC_DMARequestAfterLastTransferCmd() 
*             function.
*
*          Injected channels group configuration
*          =====================================    
*            - To configure the ADC Injected channels group features, use 
*              ADC_InjectedChannelConfig() and  ADC_InjectedSequencerLengthConfig()
*              functions.
*            - To activate the continuous mode, use the ADC_continuousModeCmd()
*              function.
*            - To activate the Injected Discontinuous mode, use the 
*              ADC_InjectedDiscModeCmd() function.  
*            - To activate the AutoInjected mode, use the ADC_AutoInjectedConvCmd() 
*              function.        
*            - To read the ADC converted values, use the ADC_GetInjectedConversionValue() 
*              function.
*
*  \end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+adc.\+c}.

