#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002a223806540 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_000002a2238066d0 .scope module, "combinational_shifter" "combinational_shifter" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "inp_shifter";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /OUTPUT 8 "out_shifter";
P_000002a22380aff0 .param/l "W" 0 3 1, +C4<00000000000000000000000000001000>;
o000002a223856fd8 .functor BUFZ 2, C4<zz>; HiZ drive
v000002a223847a90_0 .net "control", 1 0, o000002a223856fd8;  0 drivers
o000002a223857008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002a2238553b0_0 .net/s "inp_shifter", 7 0, o000002a223857008;  0 drivers
v000002a223899c40_0 .var "out_shifter", 7 0;
o000002a223857068 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a223899ce0_0 .net "shamt", 4 0, o000002a223857068;  0 drivers
v000002a223899d80_0 .var "temp_L_shift", 7 0;
v000002a223899e20_0 .var "temp_R_shift", 7 0;
v000002a223899ec0_0 .var "temp_shift", 7 0;
E_000002a22380bf30/0 .event anyedge, v000002a223847a90_0, v000002a2238553b0_0, v000002a223899ce0_0, v000002a223899e20_0;
E_000002a22380bf30/1 .event anyedge, v000002a223899d80_0;
E_000002a22380bf30 .event/or E_000002a22380bf30/0, E_000002a22380bf30/1;
    .scope S_000002a2238066d0;
T_0 ;
    %wait E_000002a22380bf30;
    %load/vec4 v000002a223847a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000002a2238553b0_0;
    %ix/getv 4, v000002a223899ce0_0;
    %shiftl 4;
    %store/vec4 v000002a223899c40_0, 0, 8;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000002a2238553b0_0;
    %ix/getv 4, v000002a223899ce0_0;
    %shiftr 4;
    %store/vec4 v000002a223899c40_0, 0, 8;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000002a2238553b0_0;
    %ix/getv 4, v000002a223899ce0_0;
    %shiftr/s 4;
    %store/vec4 v000002a223899c40_0, 0, 8;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a223899ec0_0, 0, 8;
    %load/vec4 v000002a2238553b0_0;
    %ix/getv 4, v000002a223899ce0_0;
    %shiftr 4;
    %store/vec4 v000002a223899e20_0, 0, 8;
    %load/vec4 v000002a2238553b0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v000002a223899ce0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002a223899d80_0, 0, 8;
    %load/vec4 v000002a223899e20_0;
    %load/vec4 v000002a223899d80_0;
    %add;
    %store/vec4 v000002a223899ec0_0, 0, 8;
    %load/vec4 v000002a2238553b0_0;
    %ix/getv 4, v000002a223899ce0_0;
    %shiftr 4;
    %load/vec4 v000002a2238553b0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v000002a223899ce0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v000002a223899c40_0, 0, 8;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_1_Warming_Up_for_Computer_Design/CombinationalShifterTest/tests/../hdl/combinational_shifter.v";
