=========================================================
Scheduler report file
Generated by stratus_hls 19.10-p100  (91500.011111)
On:          Thu Dec 31 22:40:52 2020
Project Dir: /home/hanji/stratus/mv1/train_npu/sfu
Module:      fp_add
HLS Config:  DPA
=========================================================
Scheduler report for : _dst_valid                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dst_valid             2 (1:FALSE)      --              FALSE  fp_add.h,l:15,c:16 -> l:73,c:7                      
                                                                                                                  
src_valid             4 (3:TRUE)       --              FALSE  fp_add.h,l:11,c:15 -> l:75,c:19                     
                                                                                                                  
dst_valid             4 (3:TRUE)       --              FALSE  fp_add.h,l:15,c:16 -> l:75,c:7                      
                                                                                                                  
                                                                                                                  
Scheduler report for : _float_add                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
write.sign            2 (1:FALSE)      --              FALSE  fp_add.h,l:50,c:9                                   
                                                                                                                  
write.exp             2 (1:FALSE)      --              FALSE  fp_add.h,l:50,c:9                                   
                                                                                                                  
write.man             2 (1:FALSE)      --              FALSE  fp_add.h,l:50,c:9                                   
                                                                                                                  
operator=::cynw_cm_f  4 (3:TRUE)       --              FALSE  fp_add.h,l:56,c:13                                  
                                                                                                                  
operator=::cynw_cm_f  4 (3:TRUE)       --              FALSE  fp_add.h,l:56,c:13                                  
                                                                                                                  
operator=::cynw_cm_f  4 (3:TRUE)       --              FALSE  fp_add.h,l:56,c:13                                  
                                                                                                                  
operator=::cynw_cm_f  4 (3:TRUE)       --              FALSE  fp_add.h,l:57,c:13                                  
                                                                                                                  
operator=::cynw_cm_f  4 (3:TRUE)       --              FALSE  fp_add.h,l:57,c:13                                  
                                                                                                                  
operator=::cynw_cm_f  4 (3:TRUE)       --              FALSE  fp_add.h,l:57,c:13                                  
                                                                                                                  
add::add_internal::c  4 (3:TRUE)       --              FALSE  fp_add.h,l:60,c:15                                  
                                                                                                                  
operator=.man         4 (3:TRUE)       --              FALSE  fp_add.h,l:66,c:9                                   
                                                                                                                  
operator=.exp         4 (3:TRUE)       --              FALSE  fp_add.h,l:66,c:9                                   
                                                                                                                  
operator=.sign        4 (3:TRUE)       --              FALSE  fp_add.h,l:66,c:9                                   
                                                                                                                  
                                                                                                                  
