{
  "entity": "Chisel (uhi)",
  "properties": {
    "instance_of": "Software",
    "developer": "University of Cambridge",
    "language": "Scala",
    "purpose": "Hardware description",
    "domain": "FPGA design",
    "license": "Apache 2.0",
    "release_date": "2012",
    "paradigm": "Domain-specific language",
    "abstraction_level": "High",
    "website": "https://chisel.rocks/"
  },
  "relationship": [
    {
      "uses": "Scala"
    },
    {
      "developed_by": "University of Cambridge"
    },
    {
      "alternative_to": "Verilog"
    },
    {
      "alternative_to": "VHDL"
    },
    {
      "influenced": "Circt"
    },
    {
      "part_of": "Open source"
    },
    {
      "used_in": "RISC-V design"
    },
    {
      "related_to": "Hardware design"
    },
    {
      "supports": "FPGA"
    },
    {
      "documentation_available_at": "https://chisel.rocks/docs/"
    }
  ]
}