 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Thu Sep  3 02:17:53 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad186/Y (phic)                                         1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U167/Y (nd3bd1_hd)
                                                          0.23       2.65 f
  khu_sensor_top/ads1292_controller/U166/Y (oa211d1_hd)
                                                          0.16       2.82 r
  khu_sensor_top/ads1292_controller/U68/Y (clknd2d1_hd)
                                                          0.16       2.98 f
  khu_sensor_top/ads1292_controller/U162/Y (oa22d1_hd)
                                                          0.13       3.11 r
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg[0]/D (fd4qd1_hd)
                                                          0.00       3.11 r
  data arrival time                                                  3.11

  clock clk (rise edge)                                   4.80       4.80
  clock network delay (ideal)                             0.75       5.55
  clock uncertainty                                      -0.48       5.07
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00       5.07 r
  library setup time                                     -0.06       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SDA (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/sda_o_reg_reg/CK (fd1qd2_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/sda_o_reg_reg/Q (fd1qd2_hd)
                                                          0.51       1.26 f
  khu_sensor_top/mpr121_controller/i2c_master/U189/Y (ivd2_hd)
                                                          0.33       1.59 r
  khu_sensor_top/mpr121_controller/i2c_master/sda_t (i2c_master)
                                                          0.00       1.59 r
  khu_sensor_top/mpr121_controller/o_I2C_SDA_EN (mpr121_controller)
                                                          0.00       1.59 r
  khu_sensor_top/MPR121_SDA_EN (khu_sensor_top)           0.00       1.59 r
  pad82/PAD (phbct12)                                     2.84       4.43 r
  MPR121_SDA (inout)                                      0.00       4.43 r
  data arrival time                                                  4.43

  clock clk (rise edge)                                   4.80       4.80
  clock network delay (ideal)                             0.75       5.55
  clock uncertainty                                      -0.48       5.07
  output external delay                                  -0.50       4.57
  data required time                                                 4.57
  --------------------------------------------------------------------------
  data required time                                                 4.57
  data arrival time                                                 -4.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_m_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_m_reg[5]/CK (fd1qd4_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_m_reg[5]/Q (fd1qd4_hd)
                                                          0.48       1.23 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/b[5] (float_multiplier_1_DW_mult_uns_2)
                                                          0.00       1.23 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U1934/Y (ivd3_hd)
                                                          0.06       1.29 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U1774/Y (xn2d2_hd)
                                                          0.33       1.62 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U1773/Y (ivd4_hd)
                                                          0.23       1.84 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U2592/Y (oa22d1_hd)
                                                          0.22       2.06 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U2591/S (fad1_hd)
                                                          0.50       2.56 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U2595/CO (fad1_hd)
                                                          0.35       2.91 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U1902/S (fad4_hd)
                                                          0.34       3.25 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U1656/Y (nr2d1_hd)
                                                          0.15       3.39 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U2639/Y (nr2d1_hd)
                                                          0.11       3.51 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U1898/Y (ao21d2_hd)
                                                          0.14       3.65 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U1897/Y (oa21d2_hd)
                                                          0.12       3.77 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U1908/Y (ao21d4_hd)
                                                          0.17       3.94 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U445/Y (oa21d8_hd)
                                                          0.12       4.06 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U416/Y (ao21d8_hd)
                                                          0.14       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U3021/Y (oa21d8_hd)
                                                          0.09       4.28 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U3020/Y (nd2d6_hd)
                                                          0.08       4.37 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U3019/Y (nd3d8_hd)
                                                          0.12       4.48 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U1909/Y (ivd20_hd)
                                                          0.15       4.63 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U230/Y (oa21d8_hd)
                                                          0.09       4.72 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U211/Y (xn2d4_hd)
                                                          0.24       4.95 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/product[37] (float_multiplier_1_DW_mult_uns_2)
                                                          0.00       4.95 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg[39]/D (fd1eqd4_hd)
                                                          0.00       4.95 r
  data arrival time                                                  4.95

  clock clk (rise edge)                                   4.80       4.80
  clock network delay (ideal)                             0.75       5.55
  clock uncertainty                                      -0.48       5.07
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg[39]/CK (fd1eqd4_hd)
                                                          0.00       5.07 r
  library setup time                                     -0.12       4.95
  data required time                                                 4.95
  --------------------------------------------------------------------------
  data required time                                                 4.95
  data arrival time                                                 -4.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   4.80       4.80
  clock network delay (ideal)                             0.75       5.55
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd2qd1_hd)
                                                          0.00 #     5.55 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd2qd1_hd)
                                                          0.55       6.10 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00       6.10 r
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00       6.10 r
  khu_sensor_top/sensor_core/U5/Y (clknd2d1_hd)           0.13       6.24 f
  khu_sensor_top/sensor_core/U302/Y (ivd1_hd)             0.13       6.37 r
  khu_sensor_top/sensor_core/U500/Y (nr2ad1_hd)           0.28       6.65 f
  khu_sensor_top/sensor_core/U501/Y (or2d1_hd)            0.27       6.92 f
  khu_sensor_top/sensor_core/U502/Y (ivd1_hd)             0.34       7.27 r
  khu_sensor_top/sensor_core/U592/Y (scg2d1_hd)           0.34       7.61 r
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[0]/D (fd4qd1_hd)
                                                          0.00       7.61 r
  data arrival time                                                  7.61

  clock clk_half (rise edge)                              9.60       9.60
  clock network delay (ideal)                             0.75      10.35
  clock uncertainty                                      -0.96       9.39
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[0]/CK (fd4qd1_hd)
                                                          0.00       9.39 r
  library setup time                                     -0.03       9.36
  data required time                                                 9.36
  --------------------------------------------------------------------------
  data required time                                                 9.36
  data arrival time                                                 -7.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


1
