INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Louis Nguyen/Desktop/School/Spring 2022/comp org/32bitadder/32bitadder.srcs/sources_1/new/fa_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_1
INFO: [VRFC 10-311] analyzing module fa_4
INFO: [VRFC 10-311] analyzing module fa_8
INFO: [VRFC 10-311] analyzing module fa_16
INFO: [VRFC 10-311] analyzing module fa_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Louis Nguyen/Desktop/School/Spring 2022/comp org/32bitadder/32bitadder.srcs/sim_1/new/tb_fa_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fa_32
