Oh no...

Cycle: 24
Writing to Different Components
MARS instruction number: 17	Instruction: lw $4,24($30)
MARS: Register Write to Reg: 0x04 Val: 0x00000000
Student: Memory Write to Addr: 0x10010FF4 Val: 0x00000000

Cycle: 28
Incorrect Write to Register File
MARS instruction number: 18	Instruction: lui $1,64
MARS: Register Write to Reg: 0x01 Val: 0x00400000
Student: Register Write to Reg: 0x02 Val: 0x00000000

Cycle: 31
Incorrect Write to Register File
MARS instruction number: 19	Instruction: ori $31,$1,68
MARS: Register Write to Reg: 0x1F Val: 0x00400044
Student: Register Write to Reg: 0x02 Val: 0x00000001

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


