
module task1b (
   output logic P, 	//P output
   output logic Q,
   input  logic A,B,C    //Inputs A,B,C
);
//logic [2:0]x;

//assign {A,B,C} = x;

always_comb begin

case({A,B,C})
3'b000 : {P,Q} = 2'b01;
3'b001 : {P,Q} = 2'b11;
3'b010 : {P,Q} = 2'b01;
3'b011 : {P,Q} = 2'b00;
3'b100 : {P,Q} = 2'b10;
3'b101 : {P,Q} = 2'b10;
3'b110 : {P,Q} = 2'b00;
3'b111 : {P,Q} = 2'b00;
   
endcase


end


endmodule