<div id="pf70" class="pf w0 h0" data-page-no="70"><div class="pc pc70 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg70.png"/><div class="t m0 xed h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 4-2.<span class="_ _1a"> </span>Peripheral bridge 0 slot assignments (continued)</div><div class="t m0 xb9 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">System 32-bit base address<span class="_ _25"> </span>Slot</div><div class="t m0 xf2 h10 y330 ff1 fs4 fc0 sc0 ls0">number</div><div class="t m0 xf3 h10 y1a6 ff1 fs4 fc0 sc0 ls0">Module</div><div class="t m0 x3d h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws1f9">0x4007_1000<span class="_ _18"> </span>113 —</div><div class="t m0 x3d h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws0">0x4007_2000<span class="_ _18"> </span>114<span class="_ _23"> </span>USB OTG FS/LS</div><div class="t m0 x3d h7 y2b5 ff2 fs4 fc0 sc0 ls0 ws0">0x4007_3000<span class="_ _18"> </span>115<span class="_ _23"> </span>Analog comparator (CMP) / 6-bit digital-to-analog converter (DAC)</div><div class="t m0 x3d h7 y2b6 ff2 fs4 fc0 sc0 ls0 ws1f9">0x4007_4000<span class="_ _18"> </span>116 —</div><div class="t m0 x3d h7 y2b7 ff2 fs4 fc0 sc0 ls0 ws1f9">0x4007_5000<span class="_ _18"> </span>117 —</div><div class="t m0 x3d h7 y498 ff2 fs4 fc0 sc0 ls0 ws0">0x4007_6000<span class="_ _18"> </span>118<span class="_ _23"> </span>SPI 0</div><div class="t m0 x3d h7 y499 ff2 fs4 fc0 sc0 ls0 ws0">0x4007_7000<span class="_ _18"> </span>119<span class="_ _23"> </span>SPI 1</div><div class="t m0 x3d h7 y49a ff2 fs4 fc0 sc0 ls0 ws1f9">0x4007_8000<span class="_ _18"> </span>120 —</div><div class="t m0 x3d h7 y49b ff2 fs4 fc0 sc0 ls0 ws1f9">0x4007_9000<span class="_ _18"> </span>121 —</div><div class="t m0 x3d h7 y49c ff2 fs4 fc0 sc0 ls0 ws1f9">0x4007_A000<span class="_ _31"> </span>122 —</div><div class="t m0 x3d h7 y49d ff2 fs4 fc0 sc0 ls0 ws1f9">0x4007_B000<span class="_ _31"> </span>123 —</div><div class="t m0 xc8 h7 y49e ff2 fs4 fc0 sc0 ls0 ws0">0x4007_C000<span class="_ _dd"> </span>124<span class="_ _120"> </span>Low-leakage wakeup unit (LLWU)</div><div class="t m0 xc8 h7 y49f ff2 fs4 fc0 sc0 ls0 ws0">0x4007_D000<span class="_ _dd"> </span>125<span class="_ _120"> </span>Power management controller (PMC)</div><div class="t m0 x3d h7 y4a0 ff2 fs4 fc0 sc0 ls0 ws0">0x4007_E000<span class="_ _31"> </span>126<span class="_ _120"> </span>System Mode controller (SMC)</div><div class="t m0 x3d h7 y4a1 ff2 fs4 fc0 sc0 ls0 ws0">0x4007_F000<span class="_ _121"> </span>127<span class="_ _120"> </span>Reset Control Module (RCM)</div><div class="t m0 x3d h7 y4a2 ff2 fs4 fc0 sc0 ls0 ws0">0x400F_F000<span class="_ _31"> </span>128<span class="_ _120"> </span>GPIO controller</div><div class="t m0 x9 he y860 ff1 fs1 fc0 sc0 ls0 ws0">4.6.3<span class="_ _b"> </span>Modules Restricted Access in User Mode</div><div class="t m0 x9 hf y861 ff3 fs5 fc0 sc0 ls0 ws0">In user mode, for MCG, RCM, SIM (slot 71 and 72), SMC, LLWU, and PMC, reads are</div><div class="t m0 x9 hf y862 ff3 fs5 fc0 sc0 ls0 ws0">allowed, but writes are blocked and generate bus error.</div><div class="t m0 x9 hd y863 ff1 fs7 fc0 sc0 ls0 ws0">4.7<span class="_ _b"> </span>Private Peripheral Bus (PPB) memory map</div><div class="t m0 x9 hf y864 ff3 fs5 fc0 sc0 ls0 ws0">The PPB is part of the defined ARM bus architecture and provides access to select</div><div class="t m0 x9 hf y865 ff3 fs5 fc0 sc0 ls0 ws0">processor-local modules. These resources are only accessible from the core; other system</div><div class="t m0 x9 hf y866 ff3 fs5 fc0 sc0 ls0 ws0">masters do not have access to them.</div><div class="t m0 x1d h9 y867 ff1 fs2 fc0 sc0 ls0 ws0">Table 4-3.<span class="_ _1a"> </span>PPB memory map</div><div class="t m0 x33 h10 y868 ff1 fs4 fc0 sc0 ls0 ws0">System 32-bit Address Range<span class="_ _52"> </span>Resource<span class="_ _122"> </span>Additional Range Detail<span class="_ _122"> </span>Resource</div><div class="t m0 x2c h7 y869 ff2 fs4 fc0 sc0 ls0 ws1fa">0xE000_0000–0xE000_DFFF Reserved</div><div class="t m0 x1b h7 y4e1 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Private Peripheral Bus (PPB) memory map</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">112<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
