[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Fri Dec  6 18:48:29 2024
[*]
[dumpfile] "/home/aaron/Oxide/git/quartz/build/vcd/QsfpModuleControllerTests_mkI2CSclStretchTimeoutTest.vcd"
[dumpfile_mtime] "Fri Dec  6 18:47:48 2024"
[dumpfile_size] 37880178
[savefile] "/home/aaron/Oxide/git/quartz/hdl/projects/sidecar/qsfp_x32/QSFPModule/test/QsfpModuleControllerTests.gtkw"
[timestart] 8337500
[size] 2592 635
[pos] -1 -1
*-15.176154 8552710 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] main.
[treeopen] main.top.
[sst_width] 445
[signals_width] 631
[sst_expanded] 1
[sst_vpaned_height] 158
@200
-DUT - QsfpModuleController
-Pins
@28
main.top.bench_controller_lpmode_
main.top.bench_controller_resetl_
main.top.bench_modprsl_r
@200
-
@28
main.top.bench_controller_hot_swap_enabled_r
main.top.bench_hsc_pg_r
main.top.bench_controller_power_good__output_r
@200
-
@c00022
main.top.bench_command_r[24:0]
@28
(0)main.top.bench_command_r[24:0]
(1)main.top.bench_command_r[24:0]
(2)main.top.bench_command_r[24:0]
(3)main.top.bench_command_r[24:0]
(4)main.top.bench_command_r[24:0]
(5)main.top.bench_command_r[24:0]
(6)main.top.bench_command_r[24:0]
(7)main.top.bench_command_r[24:0]
(8)main.top.bench_command_r[24:0]
(9)main.top.bench_command_r[24:0]
(10)main.top.bench_command_r[24:0]
(11)main.top.bench_command_r[24:0]
(12)main.top.bench_command_r[24:0]
(13)main.top.bench_command_r[24:0]
(14)main.top.bench_command_r[24:0]
(15)main.top.bench_command_r[24:0]
(16)main.top.bench_command_r[24:0]
(17)main.top.bench_command_r[24:0]
(18)main.top.bench_command_r[24:0]
(19)main.top.bench_command_r[24:0]
(20)main.top.bench_command_r[24:0]
(21)main.top.bench_command_r[24:0]
(22)main.top.bench_command_r[24:0]
(23)main.top.bench_command_r[24:0]
(24)main.top.bench_command_r[24:0]
@1401200
-group_end
@200
-State
@28
main.top.bench_controller_i2c_attempt
main.top.bench_controller_new_i2c_command
main.top.bench_controller_module_initialized_r
@c00024
main.top.bench_controller_error[2:0]
@28
(0)main.top.bench_controller_error[2:0]
(1)main.top.bench_controller_error[2:0]
(2)main.top.bench_controller_error[2:0]
@1401200
-group_end
@28
main.top.bench_controller_rdata_fifo_deq
main.top.bench_controller_wdata_fifo_deq
@22
main.top.bench_bytes_done[7:0]
@200
-
-I2CCore
@28
main.top.bench_controller_i2c_core_bit_ctrl_sda_out_en
main.top.bench_controller_i2c_core_bit_ctrl_scl_out_en
main.top.bench_controller_i2c_core_bit_ctrl_sda_in
main.top.bench_controller_i2c_core_bit_ctrl_scl_in
@22
main.top.bench_controller_i2c_core_state_r[3:0]
main.top.bench_controller_i2c_core_cur_command[25:0]
@25
main.top.bench_controller_i2c_core_bit_ctrl_state[2:0]
@28
main.top.bench_controller_i2c_core_state_cleared
@22
main.top.bench_controller_i2c_core_bytes_done[7:0]
@28
main.top.bench_controller_i2c_core_in_random_read
main.top.bench_controller_i2c_core_write_acked
main.top.bench_controller_i2c_core_in_write_ack_poll
main.top.bench_periph_scl_redge
main.top.bench_controller_i2c_core_bit_ctrl_scl_stretch_seen_r
main.top.bench_controller_i2c_core_bit_ctrl_scl_stretch_timeout_r
main.top.bench_controller_i2c_core_bit_ctrl_scl_stretching
@24
main.top.bench_periph_scl_stretch_countdown_count_r[15:0]
@28
main.top.bench_periph_scl_stretch_countdown_q
@24
main.top.bench_controller_i2c_core_bit_ctrl_scl_stretch_timeout_cntr_count[15:0]
@28
main.top.bench_controller_i2c_core_bit_ctrl_scl_stretch_timeout_cntr_q
@24
main.top.bench_controller_i2c_core_bit_ctrl_scl_stretch_sample_strobe_count[5:0]
@28
main.top.bench_controller_i2c_core_bit_ctrl_scl_stretch_sample_strobe_q
@200
-
-WDATA FIFO
@28
main.top.bench_controller_wdata_fifo_memory.CLKA
main.top.bench_controller_wdata_fifo_memory.ENA
main.top.bench_controller_wdata_fifo_memory.WEA
@22
main.top.bench_controller_wdata_fifo_memory.ADDRA[7:0]
main.top.bench_controller_wdata_fifo_memory.DIA[7:0]
@28
main.top.bench_controller_wdata_fifo_memory.ENB
main.top.bench_controller_wdata_fifo_memory.WEB
@22
main.top.bench_controller_wdata_fifo_memory.ADDRB[7:0]
main.top.bench_controller_wdata_fifo_memory.DOB[7:0]
@200
-
-RDATA FIFO
@28
main.top.bench_controller_rdata_fifo_memory.CLKA
main.top.bench_controller_rdata_fifo_memory.ENA
main.top.bench_controller_rdata_fifo_memory.WEA
@24
main.top.bench_controller_rdata_fifo_memory.ADDRA[7:0]
@22
main.top.bench_controller_rdata_fifo_memory.DIA[7:0]
@24
main.top.bench_controller_rdata_fifo_memory.DOA[7:0]
@28
main.top.bench_controller_rdata_fifo_memory.ENB
main.top.bench_controller_rdata_fifo_memory.WEB
@24
main.top.bench_controller_rdata_fifo_memory.DOB[7:0]
main.top.bench_controller_rdata_fifo_memory.ADDRB[7:0]
@200
-
-Bench - Write Data FIFO
@22
main.top.bench_fifo_idx[7:0]
@200
-
-Model - I2CPeripheralModel
@28
main.top.bench_periph_scl_in
main.top.bench_periph_scl_out
main.top.bench_periph_sda_in
main.top.bench_periph_sda_out
main.top.bench_periph_addr_set
@22
main.top.bench_periph_cur_addr[7:0]
@28
main.top.bench_periph_is_read
@22
main.top.bench_periph_shift_bits[15:0]
@800024
main.top.bench_periph_state[2:0]
@1001200
-group_end
@22
main.top.bench_periph_scl_stretch_countdown_count_r[15:0]
@28
main.top.bench_periph_scl_stretch_countdown_q
@200
-FIFO: Outgoing Events
@28
main.top.bench_periph_outgoing_events.CLK
main.top.bench_periph_outgoing_events.DEQ
main.top.bench_periph_outgoing_events.ENQ
@22
main.top.bench_periph_outgoing_events.D_IN[10:0]
main.top.bench_periph_outgoing_events.D_OUT[10:0]
main.top.bench_periph_outgoing_events.arr_0[10:0]
[pattern_trace] 1
[pattern_trace] 0
