project open {D:/Facultate UPT/AC Opritoiu/T1P1-Mi12/testt.mpf}
# Loading project testt
do run_ex3.txt
# ex3.v
# sum_ignore_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:10 on Nov 06,2023
# vlog -reportprogress 300 ex3.v 
# -- Compiling module sum_ignore
# -- Compiling module sum_ignore_tb_0
# -- Compiling module sum_ignore_tb_1
# -- Compiling module sum_ignore_tb_2
# -- Compiling module sum_ignore_tb
# 
# Top level modules:
# 	sum_ignore_tb
# End time: 02:08:10 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" sum_ignore_tb 
# Start time: 02:08:11 on Nov 06,2023
# Loading work.sum_ignore_tb
# Loading work.sum_ignore_tb_0
# Loading work.sum_ignore
# Loading work.sum_ignore_tb_1
# Loading work.sum_ignore_tb_2
# TESTBENCH 0: Valori implicite ale parametrilor
# Time	clk	rst_b	d		expected_q	actual_q	Passed(1)/Failed(0)
#    0	000	00001	 x		         x	       x	                 1
#    1	000	00000	10		         x	       x	                 1
#    2	001	00000	 1		         0	       0	                 1
#    4	000	00000	 1		         0	       0	                 1
#    6	001	00001	 7		         7	       7	                 1
#    8	000	00001	 7		         7	       7	                 1
#   10	001	00001	 0		         7	       7	                 1
#   12	000	00001	 0		         7	       7	                 1
#   14	001	00001	 3		        10	      10	                 1
#   16	000	00001	 3		        10	      10	                 1
#   18	001	00001	 0		        10	      10	                 1
#   20	000	00001	 0		        10	      10	                 1
#   22	001	00001	 2		         5	       5	                 1
#   24	000	00001	 2		         5	       5	                 1
#   26	001	00001	 9		        11	      11	                 1
#   28	000	00001	 9		        11	      11	                 1
#   30	001	00000	 0		         0	       0	                 1
#   32	000	00000	 0		         0	       0	                 1
#   34	001	00001	15		        15	      15	                 1
#   36	000	00001	15		        15	      15	                 1
#   38	001	00001	15		        30	      30	                 1
#   40	000	00001	15		        30	      30	                 1
#   42	001	00001	 0		        30	      30	                 1
#   44	000	00001	 0		        30	      30	                 1
#   46	001	00001	 1		        16	      16	                 1
#   48	000	00001	 1		        16	      16	                 1
#   50	001	00001	 3		         4	       4	                 1
#   51	001	00001	 4		         4	       4	                 1
#   52	000	00001	 5		         4	       4	                 1
#   53	000	00001	 6		         4	       4	                 1
#   54	001	00001	 7		        10	      10	                 1
#   56	000	00001	 7		        10	      10	                 1
#   58	001	00001	10		        17	      17	                 1
#   60	000	00001	10		        17	      17	                 1
#   62	001	00001	10		        20	      20	                 1
# Passed / Total: 20 / 20
# TESTBENCH 1: Valoarea de ignorat modificata
# Time	clk	rst_b	d		expected_q	actual_q	Passed(1)/Failed(0)
#  100	000	00001	 x		         x	       x	                 1
#  101	000	00000	10		         x	       x	                 1
#  102	001	00000	 1		         0	       0	                 1
#  104	000	00000	 1		         0	       0	                 1
#  106	001	00001	 7		         7	       7	                 1
#  108	000	00001	 7		         7	       7	                 1
#  110	001	00001	14		         7	       7	                 1
#  112	000	00001	14		         7	       7	                 1
#  114	001	00001	 3		        10	      10	                 1
#  116	000	00001	 3		        10	      10	                 1
#  118	001	00001	14		        10	      10	                 1
#  120	000	00001	14		        10	      10	                 1
#  122	001	00001	 0		         3	       3	                 1
#  124	000	00001	 0		         3	       3	                 1
#  126	001	00001	 9		         9	       9	                 1
#  128	000	00001	 9		         9	       9	                 1
#  130	001	00000	14		         0	       0	                 1
#  132	000	00000	14		         0	       0	                 1
#  134	001	00001	15		        15	      15	                 1
#  136	000	00001	15		        15	      15	                 1
#  138	001	00001	15		        30	      30	                 1
#  140	000	00001	15		        30	      30	                 1
#  142	001	00001	14		        30	      30	                 1
#  144	000	00001	14		        30	      30	                 1
#  146	001	00001	 1		        16	      16	                 1
#  148	000	00001	 1		        16	      16	                 1
#  150	001	00001	 3		         4	       4	                 1
#  151	001	00001	 4		         4	       4	                 1
#  152	000	00001	 5		         4	       4	                 1
#  153	000	00001	 6		         4	       4	                 1
#  154	001	00001	 7		        10	      10	                 1
#  156	000	00001	 7		        10	      10	                 1
#  158	001	00001	 0		         7	       7	                 1
#  160	000	00001	 0		         7	       7	                 1
#  162	001	00001	 0		         0	       0	                 1
# Passed / Total: 20 / 20
# TESTBENCH 2: Modificat numarul de biti
# Time	clk	rst_b	d		expected_q	actual_q	Passed(1)/Failed(0)
#  200	000	00001	  x		         x	       x	                 1
#  201	000	00000	 10		         x	       x	                 1
#  202	001	00000	  1		         0	       0	                 1
#  204	000	00000	  1		         0	       0	                 1
#  206	001	00001	  7		         7	       7	                 1
#  208	000	00001	  7		         7	       7	                 1
#  210	001	00001	  0		         7	       7	                 1
#  212	000	00001	  0		         7	       7	                 1
#  214	001	00001	  3		        10	      10	                 1
#  216	000	00001	  3		        10	      10	                 1
#  218	001	00001	  0		        10	      10	                 1
#  220	000	00001	  0		        10	      10	                 1
#  222	001	00001	  2		         5	       5	                 1
#  224	000	00001	  2		         5	       5	                 1
#  226	001	00001	  9		        11	      11	                 1
#  228	000	00001	  9		        11	      11	                 1
#  230	001	00000	  0		         0	       0	                 1
#  232	000	00000	  0		         0	       0	                 1
#  234	001	00001	255		       255	     255	                 1
#  236	000	00001	255		       255	     255	                 1
#  238	001	00001	255		       510	     510	                 1
#  240	000	00001	255		       510	     510	                 1
#  242	001	00001	  0		       510	     510	                 1
#  244	000	00001	  0		       510	     510	                 1
#  246	001	00001	  1		       256	     256	                 1
#  248	000	00001	  1		       256	     256	                 1
#  250	001	00001	  3		         4	       4	                 1
#  251	001	00001	  4		         4	       4	                 1
#  252	000	00001	  5		         4	       4	                 1
#  253	000	00001	  6		         4	       4	                 1
#  254	001	00001	  7		        10	      10	                 1
#  256	000	00001	  7		        10	      10	                 1
#  258	001	00001	 10		        17	      17	                 1
#  260	000	00001	 10		        17	      17	                 1
#  262	001	00001	 10		        20	      20	                 1
# Passed / Total: 20 / 20
# All Passed / All Total:  60 /  60
# Nota: 2.50
# End time: 02:08:15 on Nov 06,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
