Running: xsim.dir/mux4x3_verilogHDL_behav/xsimk.exe -simmode gui -wdb mux4x3_verilogHDL_behav.wdb -simrunnum 0 -socket 64227
Design successfully loaded
Design Loading Memory Usage: 8432 KB (Peak: 8432 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 9024 KB (Peak: 9024 KB)
Simulation CPU Usage: 15 ms
