****************************************
Report : design
Design : ALU
Version: P-2019.03-SP2
Date   : Fri Nov 19 19:55:27 2021
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : ALU
Version: P-2019.03-SP2
Date   : Fri Nov 19 19:55:27 2021
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
ACHCINX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   28.80     4         115.20      
ADDHX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     1          18.72      
ADDHXLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   17.28     6         103.68      
AFHCINX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   47.52     9         427.68      
AFHCONX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   40.32     15        604.80      
AND2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     3          21.60      
AND2X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     3          30.24      
AO21X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     4          34.56      
AO21X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     2          25.92      
AO21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     4          34.56      
AOI211XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
AOI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     12         86.40      
AOI21X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     1          12.96      
BUFX20TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   27.36     39       1067.04      
BUFX3TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
CLKAND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     4          28.80      
CLKBUFX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     38        218.88      
CLKINVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     3          12.96      
CLKINVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     2           8.64      
CMPR32X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   31.68     13        411.84      
CMPR42X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   57.60     33       1900.80      
CMPR42X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   61.92     6         371.52      
DFFQX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   24.48     38        930.24      n
DFFXLTS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   25.92     1          25.92      n
INVX1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     36        155.52      
INVX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     195       842.40      
MXI2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     1          11.52      
NAND2BX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     6          43.20      
NAND2BX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     4          40.32      
NAND2BX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     2          28.80      
NAND2BXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     8          57.60      
NAND2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     56        322.56      
NAND2X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
NAND2X6TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     1          14.40      
NOR2BX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     43        309.60      
NOR2BX2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     2          20.16      
NOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     14         80.64      
NOR2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     4          28.80      
NOR2X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     2          23.04      
NOR2X8TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     2          37.44      
NOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     10         57.60      
OA21X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
OA21X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     1          12.96      
OA21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
OAI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     11         79.20      
OAI21X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     6          77.76      
OAI21X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   17.28     2          34.56      
OAI21XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     4          28.80      
OAI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     130      1123.20      
OAI2BB1X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     2          17.28      
OAI2BB1X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     2          23.04      
OAI2BB2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   23.04     1          23.04      
OAI2BB2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
OR2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     7          50.40      
OR2X2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
OR2X8TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     1          15.84      
XNOR2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     151      1739.52      
XNOR2X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     1          18.72      
XOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     24        276.48      
XOR2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     1          18.72      
XOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     20        230.40      
--------------------------------------------------------------------------------
Total 61 references                                   12409.92
1
****************************************
Report : constraint
Design : ALU
Version: P-2019.03-SP2
Date   : Fri Nov 19 19:55:27 2021
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    sequential_clock_pulse_width                     0.00  (MET)
    sequential_clock_min_period                      0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : ALU
Version: P-2019.03-SP2
Date   : Fri Nov 19 19:55:27 2021
****************************************




1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : ALU
Version: P-2019.03-SP2
Date   : Fri Nov 19 19:55:27 2021
****************************************


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 r
  R (in)                                 0.0424     0.0924 r
  U650/Y (INVX2TS)                       0.0866     0.1790 f
  U197/Y (INVX1TS)                       0.1482     0.3272 r
  U1009/Y (NOR2BX1TS)                    0.1130     0.4402 f
  y_reg_13_/D (DFFQX1TS)                 0.0000     0.4402 f
  data arrival time                                 0.4402

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock reconvergence pessimism          0.0000     0.0000
  y_reg_13_/CK (DFFQX1TS)                           0.0000 r
  library hold time                     -0.0124    -0.0124
  data required time                               -0.0124
  ---------------------------------------------------------------
  data required time                               -0.0124
  data arrival time                                -0.4402
  ---------------------------------------------------------------
  slack (MET)                                       0.4526



  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 r
  X[6] (in)                              0.0444     0.0944 r
  U743/Y (XNOR2X1TS)                     0.2789     0.3733 r
  U480/Y (INVX2TS)                       0.2130     0.5863 f
  U360/Y (INVX2TS)                       0.1337     0.7200 r
  U189/Y (AND2X4TS)                      0.2238     0.9438 r
  U219/Y (INVX2TS)                       0.0904     1.0342 f
  U880/Y (OAI22X1TS)                     0.1420     1.1762 r
  U239/S (ADDHXLTS)                      0.4329     1.6091 r
  mult_x_2_U280/S (CMPR42X1TS)           1.1295     2.7386 f
  U134/Y (OR2X1TS)                       0.3834     3.1221 f
  U167/Y (AOI21X1TS)                     0.2583     3.3803 r
  U215/Y (OAI21X1TS)                     0.2043     3.5847 f
  U214/Y (OAI2BB1X2TS)                   0.2757     3.8604 f
  U630/Y (INVX2TS)                       0.0976     3.9580 r
  U635/Y (OAI21X2TS)                     0.1115     4.0695 f
  U161/Y (INVX2TS)                       0.0968     4.1663 r
  U693/Y (OAI21X2TS)                     0.1000     4.2663 f
  U103/Y (XNOR2X2TS)                     0.1862     4.4525 f
  U276/Y (NAND2BX1TS)                    0.3420     4.7945 f
  U313/Y (AOI21X1TS)                     0.2381     5.0326 r
  U377/Y (OAI21X2TS)                     0.1486     5.1811 f
  U1003/CON (AFHCONX2TS)                 0.1864     5.3676 r
  U376/Y (OAI21X2TS)                     0.1660     5.5335 f
  U1000/CON (AFHCONX2TS)                 0.1894     5.7230 r
  U705/Y (OAI21X2TS)                     0.1648     5.8878 f
  U708/CO (ACHCINX2TS)                   0.2175     6.1052 r
  U711/Y (OAI21X4TS)                     0.1733     6.2786 f
  U271/CON (AFHCONX2TS)                  0.1732     6.4518 r
  U713/CO (ACHCINX2TS)                   0.1771     6.6289 f
  U992/CON (AFHCONX2TS)                  0.2537     6.8826 r
  U371/Y (OAI2BB2X4TS)                   0.1930     7.0757 f
  U989/CON (AFHCONX2TS)                  0.1780     7.2537 r
  U717/CO (ACHCINX2TS)                   0.1771     7.4308 f
  U987/CON (AFHCONX2TS)                  0.2042     7.6349 r
  U719/CO (ACHCINX2TS)                   0.1771     7.8120 f
  U983/CON (AFHCONX2TS)                  0.2407     8.0528 r
  U721/Y (OAI21X4TS)                     0.1805     8.2332 f
  U142/Y (NOR2BX2TS)                     0.1902     8.4235 r
  U727/Y (NAND2BX4TS)                    0.1401     8.5636 f
  U375/Y (NOR2X4TS)                      0.1165     8.6801 r
  U266/Y (NAND2X2TS)                     0.1089     8.7890 f
  U515/Y (NOR2X2TS)                      0.1567     8.9457 r
  U262/Y (NAND2X2TS)                     0.1330     9.0787 f
  U133/Y (INVX2TS)                       0.0677     9.1464 r
  U259/Y (OAI2BB1X1TS)                   0.2443     9.3907 r
  U550/Y (OAI21X2TS)                     0.1130     9.5037 f
  U551/Y (NAND2BX2TS)                    0.0906     9.5943 r
  U552/Y (OAI2BB1X2TS)                   0.0794     9.6736 f
  y_reg_38_/D (DFFQX1TS)                 0.0000     9.6736 f
  data arrival time                                 9.6736

  clock clk (rise edge)                 10.0000    10.0000
  clock network delay (ideal)            0.0000    10.0000
  clock reconvergence pessimism          0.0000    10.0000
  y_reg_38_/CK (DFFQX1TS)                          10.0000 r
  library setup time                    -0.3156     9.6844
  data required time                                9.6844
  ---------------------------------------------------------------
  data required time                                9.6844
  data arrival time                                -9.6736
  ---------------------------------------------------------------
  slack (MET)                                       0.0107


1
****************************************
Report : Switching Activity
	
Design : ALU
Version: P-2019.03-SP2
Date   : Fri Nov 19 19:55:27 2021
****************************************

 Switching Activity Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1157(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1157
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     34(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      34
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        40(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      40
Combinational     1083(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1083
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1157(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1157
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     34(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      34
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        40(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      40
Combinational     1083(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1083
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : ALU
Version: P-2019.03-SP2
Date   : Fri Nov 19 19:55:27 2021
****************************************

 Switching Activity Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1157(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1157
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     34(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      34
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        40(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      40
Combinational     1083(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1083
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1157(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1157
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     34(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      34
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        40(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      40
Combinational     1083(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1083
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
Design : ALU
Version: P-2019.03-SP2
Date   : Fri Nov 19 19:55:28 2021
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0668    0.0000    0.0000    0.0668 ( 9.42%)  i
register                   0.0285 6.352e-03 6.113e-08    0.0349 ( 4.92%)  
combinational              0.4111    0.1965 -1.314e-07
                                                         0.6075 (85.66%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  =    0.2028   (28.60%)
  Cell Internal Power  =    0.5064   (71.40%)
  Cell Leakage Power   = -7.026e-08   (-0.00%)
                         ---------
Total Power            =    0.7093  (100.00%)

X Transition Power     =    0.0000
Glitching Power        = 2.573e-03

Peak Power             = 9.944e-03
Peak Time              =  2895.780

1
****************************************
Report : Time Based Power
	-hierarchy
Design : ALU
Version: P-2019.03-SP2
Date   : Fri Nov 19 19:55:28 2021
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
ALU                                      0.506    0.203      N/A     0.709 100.0


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
ALU                                   9.94e-03 2895.780-2895.781
                                                               2.57e-03    0.000
1
