0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem2/problem2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem2/problem2.srcs/sim_1/new/tb_fir_filter.v,1745943796,verilog,,,,tb_fir_filter,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem2/problem2.srcs/sources_1/new/d_ff.v,1745943140,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem2/problem2.srcs/sources_1/new/fir_filter.v,,d_ff,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem2/problem2.srcs/sources_1/new/fir_filter.v,1745943995,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem2/problem2.srcs/sim_1/new/tb_fir_filter.v,,fir_filter,,,,,,,,
