ram_data_fc64_0.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/ram_data_fc64_0/sim/ram_data_fc64_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
