Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc3s50an-5-tqg144

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "signext.v" in library work
Compiling verilog file "register.v" in library work
Module <signext> compiled
Compiling verilog file "programcounter.v" in library work
Module <register> compiled
Compiling verilog file "mux.v" in library work
Module <programcounter> compiled
Compiling verilog file "jump.v" in library work
Module <mux> compiled
Compiling verilog file "DMEM.v" in library work
Module <jump> compiled
Compiling verilog file "dest.v" in library work
Module <DMEM> compiled
Compiling verilog file "decoder7seg.v" in library work
Module <dest> compiled
Compiling verilog file "control.v" in library work
Module <decoder7seg> compiled
Compiling verilog file "clkdiv.v" in library work
Module <control> compiled
Compiling verilog file "alu.v" in library work
Module <clkdiv> compiled
Compiling verilog file "MIPS.v" in library work
Module <alu> compiled
Module <MIPS> compiled
No errors in compilation
Analysis of file <"MIPS.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MIPS> in library <work> with parameters.
	State_ALU = "010"
	State_Error = "101"
	State_Memory = "011"
	State_None = "000"
	State_Register_Read = "001"
	State_Register_Write = "100"

Analyzing hierarchy for module <clkdiv> in library <work>.

Analyzing hierarchy for module <mux> in library <work>.

Analyzing hierarchy for module <programcounter> in library <work>.

Analyzing hierarchy for module <signext> in library <work>.

Analyzing hierarchy for module <dest> in library <work>.

Analyzing hierarchy for module <register> in library <work>.

Analyzing hierarchy for module <control> in library <work>.

Analyzing hierarchy for module <jump> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <DMEM> in library <work>.

Analyzing hierarchy for module <decoder7seg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MIPS>.
	State_ALU = 3'b010
	State_Error = 3'b101
	State_Memory = 3'b011
	State_None = 3'b000
	State_Register_Read = 3'b001
	State_Register_Write = 3'b100
Module <MIPS> is correct for synthesis.
 
Analyzing module <clkdiv> in library <work>.
Module <clkdiv> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
Module <mux> is correct for synthesis.
 
Analyzing module <programcounter> in library <work>.
Module <programcounter> is correct for synthesis.
 
Analyzing module <signext> in library <work>.
Module <signext> is correct for synthesis.
 
Analyzing module <dest> in library <work>.
Module <dest> is correct for synthesis.
 
Analyzing module <register> in library <work>.
Module <register> is correct for synthesis.
 
Analyzing module <control> in library <work>.
Module <control> is correct for synthesis.
 
Analyzing module <jump> in library <work>.
Module <jump> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <DMEM> in library <work>.
INFO:Xst:1433 - Contents of array <MemByte> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <DMEM> is correct for synthesis.
 
Analyzing module <decoder7seg> in library <work>.
Module <decoder7seg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkdiv>.
    Related source file is "clkdiv.v".
    Found 1-bit register for signal <Clk>.
    Found 25-bit up counter for signal <cnt>.
    Found 25-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 35.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clkdiv> synthesized.


Synthesizing Unit <mux>.
    Related source file is "mux.v".
Unit <mux> synthesized.


Synthesizing Unit <programcounter>.
    Related source file is "programcounter.v".
    Found 8-bit register for signal <PC>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <programcounter> synthesized.


Synthesizing Unit <signext>.
    Related source file is "signext.v".
Unit <signext> synthesized.


Synthesizing Unit <dest>.
    Related source file is "dest.v".
Unit <dest> synthesized.


Synthesizing Unit <register>.
    Related source file is "register.v".
    Found 8-bit register for signal <Read_Data1>.
    Found 8-bit register for signal <Read_Data2>.
    Found 8-bit 4-to-1 multiplexer for signal <Read_Data1$mux0000> created at line 49.
    Found 8-bit 4-to-1 multiplexer for signal <Read_Data2$mux0000> created at line 56.
    Found 8-bit register for signal <s0>.
    Found 8-bit register for signal <s1>.
    Found 8-bit register for signal <s2>.
    Found 8-bit register for signal <s3>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <register> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
Unit <control> synthesized.


Synthesizing Unit <jump>.
    Related source file is "jump.v".
    Found 8-bit adder for signal <Jump_Address$addsub0000> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <jump> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
WARNING:Xst:737 - Found 8-bit latch for signal <ALU_Result>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder for signal <ALU_Result$addsub0000> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <DMEM>.
    Related source file is "DMEM.v".
WARNING:Xst:647 - Input <Address<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 56.
    Found 256-bit register for signal <MemByte>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <MemByte>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <DMEM> synthesized.


Synthesizing Unit <decoder7seg>.
    Related source file is "decoder7seg.v".
    Found 16x7-bit ROM for signal <LED_L>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder7seg> synthesized.


Synthesizing Unit <MIPS>.
    Related source file is "MIPS.v".
    Found 16x3-bit ROM for signal <next_state>.
    Found 8-bit adder for signal <$add0000> created at line 77.
    Found 3-bit register for signal <current_state>.
    Summary:
	inferred   1 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <MIPS> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x3-bit ROM                                          : 1
 16x7-bit ROM                                          : 5
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 41
 1-bit register                                        : 1
 3-bit register                                        : 1
 8-bit register                                        : 39
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 25-bit comparator greatequal                          : 1
# Multiplexers                                         : 3
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x3-bit ROM                                          : 1
 16x7-bit ROM                                          : 5
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 316
 Flip-Flops                                            : 316
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 25-bit comparator greatequal                          : 1
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 8-bit 32-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MIPS> ...

Optimizing unit <programcounter> ...

Optimizing unit <register> ...

Optimizing unit <jump> ...

Optimizing unit <alu> ...

Optimizing unit <DMEM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 41.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 341
 Flip-Flops                                            : 341

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MIPS.ngr
Top Level Output File Name         : MIPS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 64

Cell Usage :
# BELS                             : 595
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 3
#      LUT2                        : 22
#      LUT3                        : 230
#      LUT3_D                      : 1
#      LUT4                        : 91
#      LUT4_D                      : 2
#      MUXCY                       : 50
#      MUXF5                       : 89
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 349
#      FDC                         : 25
#      FDC_1                       : 11
#      FDCE                        : 180
#      FDCE_1                      : 1
#      FDPE                        : 124
#      LDC                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 63
#      IBUF                        : 9
#      OBUF                        : 54
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-5 

 Number of Slices:                      294  out of    704    41%  
 Number of Slice Flip Flops:            349  out of   1408    24%  
 Number of 4 input LUTs:                357  out of   1408    25%  
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    108    59%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+---------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)     | Load  |
-------------------------------------------------------+---------------------------+-------+
Clk_O                                                  | BUFGP                     | 333   |
Frequency_Demultiplier/Clk                             | NONE(Program_Counter/PC_7)| 8     |
ALU/ALU_Result_cmp_eq0000(ALU/ALU_Result_cmp_eq00001:O)| NONE(*)(ALU/ALU_Result_7) | 8     |
-------------------------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 349   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.306ns (Maximum Frequency: 136.865MHz)
   Minimum input arrival time before clock: 7.526ns
   Maximum output required time after clock: 10.730ns
   Maximum combinational path delay: 9.133ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_O'
  Clock period: 7.306ns (frequency: 136.865MHz)
  Total number of paths / destination ports: 10601 / 382
-------------------------------------------------------------------------
Delay:               7.306ns (Levels of Logic = 39)
  Source:            Frequency_Demultiplier/cnt_0 (FF)
  Destination:       Frequency_Demultiplier/cnt_24 (FF)
  Source Clock:      Clk_O falling
  Destination Clock: Clk_O falling

  Data Path: Frequency_Demultiplier/cnt_0 to Frequency_Demultiplier/cnt_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.495   0.488  Frequency_Demultiplier/cnt_0 (Frequency_Demultiplier/cnt_0)
     LUT4:I0->O            1   0.561   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_lut<0> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<0> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<1> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<2> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<3> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<4> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<5> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<6> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<7> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<8> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<9> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<10> (Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<10>)
     MUXCY:CI->O          27   0.065   1.095  Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<11> (Frequency_Demultiplier/cnt_cmp_ge0000)
     LUT3:I2->O            1   0.561   0.000  Frequency_Demultiplier/Mcount_cnt_lut<0> (Frequency_Demultiplier/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.523   0.000  Frequency_Demultiplier/Mcount_cnt_cy<0> (Frequency_Demultiplier/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<1> (Frequency_Demultiplier/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<2> (Frequency_Demultiplier/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<3> (Frequency_Demultiplier/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<4> (Frequency_Demultiplier/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<5> (Frequency_Demultiplier/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<6> (Frequency_Demultiplier/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<7> (Frequency_Demultiplier/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<8> (Frequency_Demultiplier/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<9> (Frequency_Demultiplier/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<10> (Frequency_Demultiplier/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<11> (Frequency_Demultiplier/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<12> (Frequency_Demultiplier/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<13> (Frequency_Demultiplier/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<14> (Frequency_Demultiplier/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<15> (Frequency_Demultiplier/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<16> (Frequency_Demultiplier/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<17> (Frequency_Demultiplier/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<18> (Frequency_Demultiplier/Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<19> (Frequency_Demultiplier/Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<20> (Frequency_Demultiplier/Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<21> (Frequency_Demultiplier/Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<22> (Frequency_Demultiplier/Mcount_cnt_cy<22>)
     MUXCY:CI->O           0   0.065   0.000  Frequency_Demultiplier/Mcount_cnt_cy<23> (Frequency_Demultiplier/Mcount_cnt_cy<23>)
     XORCY:CI->O           1   0.654   0.000  Frequency_Demultiplier/Mcount_cnt_xor<24> (Frequency_Demultiplier/Mcount_cnt24)
     FDC:D                     0.197          Frequency_Demultiplier/cnt_24
    ----------------------------------------
    Total                      7.306ns (5.724ns logic, 1.582ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Frequency_Demultiplier/Clk'
  Clock period: 6.077ns (frequency: 164.558MHz)
  Total number of paths / destination ports: 240 / 8
-------------------------------------------------------------------------
Delay:               6.077ns (Levels of Logic = 7)
  Source:            Program_Counter/PC_2 (FF)
  Destination:       Program_Counter/PC_7 (FF)
  Source Clock:      Frequency_Demultiplier/Clk falling
  Destination Clock: Frequency_Demultiplier/Clk falling

  Data Path: Program_Counter/PC_2 to Program_Counter/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           12   0.495   0.883  Program_Counter/PC_2 (Program_Counter/PC_2)
     LUT4_D:I1->O          5   0.562   0.604  Madd__add0000_xor<4>111 (N17)
     LUT2:I1->O            1   0.562   0.357  Madd__add0000_xor<4>12 (_add0000<4>)
     MUXCY:DI->O           1   0.713   0.000  Calc_Jump/Madd_Jump_Address_addsub0000_cy<4> (Calc_Jump/Madd_Jump_Address_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Calc_Jump/Madd_Jump_Address_addsub0000_cy<5> (Calc_Jump/Madd_Jump_Address_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  Calc_Jump/Madd_Jump_Address_addsub0000_cy<6> (Calc_Jump/Madd_Jump_Address_addsub0000_cy<6>)
     XORCY:CI->O           1   0.654   0.359  Calc_Jump/Madd_Jump_Address_addsub0000_xor<7> (Calc_Jump/Jump_Address_addsub0000<7>)
     LUT4:I3->O            1   0.561   0.000  MUX1/out<7>1 (Next_PC<7>)
     FDC_1:D                   0.197          Program_Counter/PC_7
    ----------------------------------------
    Total                      6.077ns (3.874ns logic, 2.203ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Frequency_Demultiplier/Clk'
  Total number of paths / destination ports: 96 / 8
-------------------------------------------------------------------------
Offset:              6.253ns (Levels of Logic = 10)
  Source:            Reset (PAD)
  Destination:       Program_Counter/PC_7 (FF)
  Destination Clock: Frequency_Demultiplier/Clk falling

  Data Path: Reset to Program_Counter/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           395   0.824   1.278  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            3   0.561   0.474  Sign_Extension/out<2>1 (Sign_Extended_Instruction<1>)
     LUT4:I2->O            1   0.561   0.000  Calc_Jump/Madd_Jump_Address_addsub0000_lut<2> (Calc_Jump/Madd_Jump_Address_addsub0000_lut<2>)
     MUXCY:S->O            1   0.523   0.000  Calc_Jump/Madd_Jump_Address_addsub0000_cy<2> (Calc_Jump/Madd_Jump_Address_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Calc_Jump/Madd_Jump_Address_addsub0000_cy<3> (Calc_Jump/Madd_Jump_Address_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Calc_Jump/Madd_Jump_Address_addsub0000_cy<4> (Calc_Jump/Madd_Jump_Address_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Calc_Jump/Madd_Jump_Address_addsub0000_cy<5> (Calc_Jump/Madd_Jump_Address_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  Calc_Jump/Madd_Jump_Address_addsub0000_cy<6> (Calc_Jump/Madd_Jump_Address_addsub0000_cy<6>)
     XORCY:CI->O           1   0.654   0.359  Calc_Jump/Madd_Jump_Address_addsub0000_xor<7> (Calc_Jump/Jump_Address_addsub0000<7>)
     LUT4:I3->O            1   0.561   0.000  MUX1/out<7>1 (Next_PC<7>)
     FDC_1:D                   0.197          Program_Counter/PC_7
    ----------------------------------------
    Total                      6.253ns (4.141ns logic, 2.112ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_O'
  Total number of paths / destination ports: 1296 / 336
-------------------------------------------------------------------------
Offset:              5.943ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       Data_Memory/MemByte_20_0 (FF)
  Destination Clock: Clk_O rising

  Data Path: Reset to Data_Memory/MemByte_20_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           395   0.824   1.278  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O            8   0.561   0.751  Control/MemWrite1 (MemWrite)
     LUT4:I0->O            4   0.561   0.607  Data_Memory/MemByte_16_not000111 (Data_Memory/N111)
     LUT3:I0->O            8   0.561   0.643  Data_Memory/MemByte_24_not00011 (Data_Memory/MemByte_24_not0001)
     FDCE:CE                   0.156          Data_Memory/MemByte_24_0
    ----------------------------------------
    Total                      5.943ns (2.663ns logic, 3.280ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ALU/ALU_Result_cmp_eq0000'
  Total number of paths / destination ports: 168 / 8
-------------------------------------------------------------------------
Offset:              7.526ns (Levels of Logic = 13)
  Source:            Instruction<7> (PAD)
  Destination:       ALU/ALU_Result_7 (LATCH)
  Destination Clock: ALU/ALU_Result_cmp_eq0000 falling

  Data Path: Instruction<7> to ALU/ALU_Result_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.824   1.180  Instruction_7_IBUF (Instruction_7_IBUF)
     LUT2:I0->O            8   0.561   0.709  MUX3/out<0>11 (N1)
     LUT4:I1->O            1   0.562   0.423  MUX3/out<0>1 (ALU_SrcB<0>)
     LUT2:I1->O            1   0.562   0.000  ALU/Madd_ALU_Result_addsub0000_lut<0> (ALU/Madd_ALU_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  ALU/Madd_ALU_Result_addsub0000_cy<0> (ALU/Madd_ALU_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  ALU/Madd_ALU_Result_addsub0000_cy<1> (ALU/Madd_ALU_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  ALU/Madd_ALU_Result_addsub0000_cy<2> (ALU/Madd_ALU_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  ALU/Madd_ALU_Result_addsub0000_cy<3> (ALU/Madd_ALU_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  ALU/Madd_ALU_Result_addsub0000_cy<4> (ALU/Madd_ALU_Result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  ALU/Madd_ALU_Result_addsub0000_cy<5> (ALU/Madd_ALU_Result_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  ALU/Madd_ALU_Result_addsub0000_cy<6> (ALU/Madd_ALU_Result_addsub0000_cy<6>)
     XORCY:CI->O           1   0.654   0.380  ALU/Madd_ALU_Result_addsub0000_xor<7> (ALU/ALU_Result_addsub0000<7>)
     LUT4:I2->O            1   0.561   0.000  ALU/ALU_Result_mux0000<0>1 (ALU/ALU_Result_mux0000<0>)
     LDC:D                     0.197          ALU/ALU_Result_7
    ----------------------------------------
    Total                      7.526ns (4.834ns logic, 2.692ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Frequency_Demultiplier/Clk'
  Total number of paths / destination ports: 64 / 22
-------------------------------------------------------------------------
Offset:              6.796ns (Levels of Logic = 2)
  Source:            Program_Counter/PC_0 (FF)
  Destination:       LEDPC<4> (PAD)
  Source Clock:      Frequency_Demultiplier/Clk falling

  Data Path: Program_Counter/PC_0 to LEDPC<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           16   0.495   0.987  Program_Counter/PC_0 (Program_Counter/PC_0)
     LUT4:I0->O            1   0.561   0.357  LEDPConeDecode/LED<4>1 (LEDPC_4_OBUF)
     OBUF:I->O                 4.396          LEDPC_4_OBUF (LEDPC<4>)
    ----------------------------------------
    Total                      6.796ns (5.452ns logic, 1.344ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALU/ALU_Result_cmp_eq0000'
  Total number of paths / destination ports: 1792 / 14
-------------------------------------------------------------------------
Offset:              10.730ns (Levels of Logic = 9)
  Source:            ALU/ALU_Result_0 (LATCH)
  Destination:       LEDten<6> (PAD)
  Source Clock:      ALU/ALU_Result_cmp_eq0000 falling

  Data Path: ALU/ALU_Result_0 to LEDten<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q            137   0.629   1.209  ALU/ALU_Result_0 (ALU/ALU_Result_0)
     LUT3:I0->O            1   0.561   0.000  Data_Memory/Mmux__varindex0000_6 (Data_Memory/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.229   0.000  Data_Memory/Mmux__varindex0000_5_f5 (Data_Memory/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.239   0.000  Data_Memory/Mmux__varindex0000_4_f6 (Data_Memory/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.239   0.000  Data_Memory/Mmux__varindex0000_3_f7 (Data_Memory/Mmux__varindex0000_3_f7)
     MUXF8:I1->O           1   0.239   0.380  Data_Memory/Mmux__varindex0000_2_f8 (Data_Memory/_varindex0000<0>)
     LUT4:I2->O            1   0.561   0.000  MUX2/out<0>1 (MUX2/out<0>)
     MUXF5:I0->O          11   0.229   0.901  MUX2/out<0>_f5 (Reg_Write_Data<0>)
     LUT4:I0->O            1   0.561   0.357  LEDoneDecode/LED<4>1 (LED_4_OBUF)
     OBUF:I->O                 4.396          LED_4_OBUF (LED<4>)
    ----------------------------------------
    Total                     10.730ns (7.883ns logic, 2.847ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_O'
  Total number of paths / destination ports: 1792 / 14
-------------------------------------------------------------------------
Offset:              9.811ns (Levels of Logic = 9)
  Source:            Data_Memory/MemByte_0_6 (FF)
  Destination:       LEDten<6> (PAD)
  Source Clock:      Clk_O rising

  Data Path: Data_Memory/MemByte_0_6 to LEDten<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.495   0.423  Data_Memory/MemByte_0_6 (Data_Memory/MemByte_0_6)
     LUT3:I1->O            1   0.562   0.000  Data_Memory/Mmux__varindex0000_106 (Data_Memory/Mmux__varindex0000_106)
     MUXF5:I0->O           1   0.229   0.000  Data_Memory/Mmux__varindex0000_8_f5_5 (Data_Memory/Mmux__varindex0000_8_f56)
     MUXF6:I0->O           1   0.239   0.000  Data_Memory/Mmux__varindex0000_6_f6_5 (Data_Memory/Mmux__varindex0000_6_f66)
     MUXF7:I0->O           1   0.239   0.000  Data_Memory/Mmux__varindex0000_4_f7_5 (Data_Memory/Mmux__varindex0000_4_f76)
     MUXF8:I0->O           1   0.239   0.380  Data_Memory/Mmux__varindex0000_2_f8_5 (Data_Memory/_varindex0000<6>)
     LUT4:I2->O            1   0.561   0.000  MUX2/out<6>1 (MUX2/out<6>)
     MUXF5:I0->O          11   0.229   0.901  MUX2/out<6>_f5 (Reg_Write_Data<6>)
     LUT4:I0->O            1   0.561   0.357  LEDtenDecode/LED<6>1 (LEDten_6_OBUF)
     OBUF:I->O                 4.396          LEDten_6_OBUF (LEDten<6>)
    ----------------------------------------
    Total                      9.811ns (7.750ns logic, 2.061ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 222 / 24
-------------------------------------------------------------------------
Delay:               9.133ns (Levels of Logic = 5)
  Source:            Instruction<2> (PAD)
  Destination:       LEDwrr<3> (PAD)

  Data Path: Instruction<2> to LEDwrr<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.824   1.067  Instruction_2_IBUF (Instruction_2_IBUF)
     LUT2:I0->O            2   0.561   0.403  LEDwrr<3>_SW1 (N71)
     LUT4:I2->O            1   0.561   0.380  LEDwrr<3>_SW2 (N121)
     LUT4:I2->O            2   0.561   0.380  LEDwrr<3> (LEDwrr_3_OBUF)
     OBUF:I->O                 4.396          LEDwrr_3_OBUF (LEDwrr<3>)
    ----------------------------------------
    Total                      9.133ns (6.903ns logic, 2.230ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.11 secs
 
--> 


Total memory usage is 523484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

