// MOdule that configures SPI as Slave

module spi_start_clk (
	
    input clk,      // System clock (for synchronizing)
    input rst,      // Reset signal
    input SCK,      // SPI Clock input
    output reg first_clk_detected // Output flag indicating the first rising edge of SCK
	 
);
 

endmodule
