

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Wed Oct  3 20:32:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matrixmul.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.38|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  107|  107|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |  105|  105|        35|          -|          -|     3|    no    |
        | + Col        |   33|   33|        11|          -|          -|     3|    no    |
        |  ++ Product  |    9|    9|         3|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7

ST_1: StgValue_8 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13

ST_1: StgValue_9 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17

ST_1: StgValue_10 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_11 (8)  [1/1] 1.59ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:75
:4  br label %1


 <State 2>: 2.35ns
ST_2: i (10)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %8 ]

ST_2: i_cast3_cast (11)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:75
:1  %i_cast3_cast = zext i2 %i to i5

ST_2: tmp_6 (12)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:75
:2  %tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

ST_2: p_shl_cast (13)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:3  %p_shl_cast = zext i4 %tmp_6 to i5

ST_2: tmp_7 (14)  [1/1] 2.35ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:4  %tmp_7 = sub i5 %p_shl_cast, %i_cast3_cast

ST_2: exitcond2 (15)  [1/1] 2.07ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:75
:5  %exitcond2 = icmp eq i2 %i, -1

ST_2: empty (16)  [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: i_1 (17)  [1/1] 2.17ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:75
:7  %i_1 = add i2 %i, 1

ST_2: StgValue_20 (18)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:75
:8  br i1 %exitcond2, label %9, label %2

ST_2: StgValue_21 (20)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:75
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_4 (21)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:75
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: StgValue_23 (22)  [1/1] 1.59ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:77
:2  br label %3

ST_2: StgValue_24 (71)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:85
:0  ret void


 <State 3>: 2.33ns
ST_3: j (24)  [1/1] 0.00ns
:0  %j = phi i2 [ 0, %2 ], [ %j_1, %7 ]

ST_3: j_cast2_cast (25)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:79
:1  %j_cast2_cast = zext i2 %j to i5

ST_3: tmp_8 (26)  [1/1] 2.33ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:79
:2  %tmp_8 = add i5 %tmp_7, %j_cast2_cast

ST_3: tmp_8_cast (27)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:79
:3  %tmp_8_cast = sext i5 %tmp_8 to i32

ST_3: res_addr (28)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:79
:4  %res_addr = getelementptr [9 x i16]* %res, i32 0, i32 %tmp_8_cast

ST_3: exitcond1 (29)  [1/1] 2.07ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:77
:5  %exitcond1 = icmp eq i2 %j, -1

ST_3: empty_2 (30)  [1/1] 0.00ns
:6  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: j_1 (31)  [1/1] 2.17ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:77
:7  %j_1 = add i2 %j, 1

ST_3: StgValue_33 (32)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:77
:8  br i1 %exitcond1, label %8, label %4

ST_3: StgValue_34 (34)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:77
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_5 (35)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:77
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: StgValue_36 (36)  [1/1] 1.59ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:80
:2  br label %5

ST_3: empty_5 (68)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:84
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_4) nounwind

ST_3: StgValue_38 (69)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:75
:1  br label %1


 <State 4>: 5.73ns
ST_4: res_load (38)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:0  %res_load = phi i16 [ 0, %4 ], [ %tmp_3, %6 ]

ST_4: k (39)  [1/1] 0.00ns
:1  %k = phi i2 [ 0, %4 ], [ %k_1, %6 ]

ST_4: StgValue_41 (40)  [1/1] 2.32ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:2  store i16 %res_load, i16* %res_addr, align 2

ST_4: k_cast1_cast (41)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:3  %k_cast1_cast = zext i2 %k to i5

ST_4: tmp_9 (42)  [1/1] 2.33ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:4  %tmp_9 = add i5 %tmp_7, %k_cast1_cast

ST_4: tmp_9_cast (43)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:5  %tmp_9_cast = sext i5 %tmp_9 to i32

ST_4: a_addr (44)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:6  %a_addr = getelementptr [9 x i8]* %a, i32 0, i32 %tmp_9_cast

ST_4: tmp_s (45)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:80
:7  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)

ST_4: p_shl1_cast (46)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:8  %p_shl1_cast = zext i4 %tmp_s to i5

ST_4: tmp_10 (47)  [1/1] 1.70ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:9  %tmp_10 = sub i5 %p_shl1_cast, %k_cast1_cast

ST_4: tmp_11 (48)  [1/1] 1.70ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:10  %tmp_11 = add i5 %tmp_10, %j_cast2_cast

ST_4: tmp_12_cast (49)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:11  %tmp_12_cast = sext i5 %tmp_11 to i32

ST_4: b_addr (50)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:12  %b_addr = getelementptr [9 x i8]* %b, i32 0, i32 %tmp_12_cast

ST_4: exitcond (51)  [1/1] 2.07ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:80
:13  %exitcond = icmp eq i2 %k, -1

ST_4: empty_3 (52)  [1/1] 0.00ns
:14  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_4: k_1 (53)  [1/1] 2.17ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:80
:15  %k_1 = add i2 %k, 1

ST_4: StgValue_55 (54)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:80
:16  br i1 %exitcond, label %7, label %6

ST_4: a_load (57)  [2/2] 2.32ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:1  %a_load = load i8* %a_addr, align 1

ST_4: b_load (59)  [2/2] 2.32ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:3  %b_load = load i8* %b_addr, align 1

ST_4: empty_4 (65)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:83
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_5) nounwind

ST_4: StgValue_59 (66)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:77
:1  br label %3


 <State 5>: 2.32ns
ST_5: a_load (57)  [1/2] 2.32ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:1  %a_load = load i8* %a_addr, align 1

ST_5: b_load (59)  [1/2] 2.32ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:3  %b_load = load i8* %b_addr, align 1


 <State 6>: 6.38ns
ST_6: StgValue_62 (56)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:80
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_6: tmp (58)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:2  %tmp = sext i8 %a_load to i16

ST_6: tmp_1 (60)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:4  %tmp_1 = sext i8 %b_load to i16

ST_6: tmp_2 (61)  [1/1] 3.36ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:5  %tmp_2 = mul i16 %tmp_1, %tmp

ST_6: tmp_3 (62)  [1/1] 3.02ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:81
:6  %tmp_3 = add i16 %res_load, %tmp_2

ST_6: StgValue_67 (63)  [1/1] 0.00ns  loc: ../../../../../../Downloads/Assignment_2/HLS_labs/lab1/matrixmul.cpp:80
:7  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7   (specbitsmap      ) [ 0000000]
StgValue_8   (specbitsmap      ) [ 0000000]
StgValue_9   (specbitsmap      ) [ 0000000]
StgValue_10  (spectopmodule    ) [ 0000000]
StgValue_11  (br               ) [ 0111111]
i            (phi              ) [ 0010000]
i_cast3_cast (zext             ) [ 0000000]
tmp_6        (bitconcatenate   ) [ 0000000]
p_shl_cast   (zext             ) [ 0000000]
tmp_7        (sub              ) [ 0001111]
exitcond2    (icmp             ) [ 0011111]
empty        (speclooptripcount) [ 0000000]
i_1          (add              ) [ 0111111]
StgValue_20  (br               ) [ 0000000]
StgValue_21  (specloopname     ) [ 0000000]
tmp_4        (specregionbegin  ) [ 0001111]
StgValue_23  (br               ) [ 0011111]
StgValue_24  (ret              ) [ 0000000]
j            (phi              ) [ 0001000]
j_cast2_cast (zext             ) [ 0000111]
tmp_8        (add              ) [ 0000000]
tmp_8_cast   (sext             ) [ 0000000]
res_addr     (getelementptr    ) [ 0000111]
exitcond1    (icmp             ) [ 0011111]
empty_2      (speclooptripcount) [ 0000000]
j_1          (add              ) [ 0011111]
StgValue_33  (br               ) [ 0000000]
StgValue_34  (specloopname     ) [ 0000000]
tmp_5        (specregionbegin  ) [ 0000111]
StgValue_36  (br               ) [ 0011111]
empty_5      (specregionend    ) [ 0000000]
StgValue_38  (br               ) [ 0111111]
res_load     (phi              ) [ 0000111]
k            (phi              ) [ 0000100]
StgValue_41  (store            ) [ 0000000]
k_cast1_cast (zext             ) [ 0000000]
tmp_9        (add              ) [ 0000000]
tmp_9_cast   (sext             ) [ 0000000]
a_addr       (getelementptr    ) [ 0000010]
tmp_s        (bitconcatenate   ) [ 0000000]
p_shl1_cast  (zext             ) [ 0000000]
tmp_10       (sub              ) [ 0000000]
tmp_11       (add              ) [ 0000000]
tmp_12_cast  (sext             ) [ 0000000]
b_addr       (getelementptr    ) [ 0000010]
exitcond     (icmp             ) [ 0011111]
empty_3      (speclooptripcount) [ 0000000]
k_1          (add              ) [ 0011111]
StgValue_55  (br               ) [ 0000000]
empty_4      (specregionend    ) [ 0000000]
StgValue_59  (br               ) [ 0011111]
a_load       (load             ) [ 0000001]
b_load       (load             ) [ 0000001]
StgValue_62  (specloopname     ) [ 0000000]
tmp          (sext             ) [ 0000000]
tmp_1        (sext             ) [ 0000000]
tmp_2        (mul              ) [ 0000000]
tmp_3        (add              ) [ 0011111]
StgValue_67  (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="res_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="5" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="StgValue_41_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="1"/>
<pin id="49" dir="0" index="1" bw="16" slack="0"/>
<pin id="50" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="a_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="5" slack="0"/>
<pin id="55" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="2" slack="1"/>
<pin id="77" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="2" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="j_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="1"/>
<pin id="88" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="res_load_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="1"/>
<pin id="99" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_load (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="res_load_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="16" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_load/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="k_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_cast3_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3_cast/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_6_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_shl_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_7_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="exitcond2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="j_cast2_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2_cast/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_8_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="1"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_8_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="k_cast1_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1_cast/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_9_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="2"/>
<pin id="187" dir="0" index="1" bw="2" slack="0"/>
<pin id="188" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_9_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_shl1_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_11_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="1"/>
<pin id="216" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_12_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="241" class="1007" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="16" slack="2"/>
<pin id="245" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2/6 tmp_3/6 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_7_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="j_cast2_cast_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_cast2_cast "/>
</bind>
</comp>

<comp id="268" class="1005" name="res_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="j_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="a_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="b_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="k_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="a_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="b_load_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="30" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="30" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="51" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="47" pin=1"/></net>

<net id="109"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="79" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="79" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="121" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="79" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="79" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="90" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="159" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="173"><net_src comp="90" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="90" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="114" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="185" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="114" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="181" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="227"><net_src comp="114" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="114" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="235" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="97" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="137" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="261"><net_src comp="149" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="266"><net_src comp="155" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="271"><net_src comp="40" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="279"><net_src comp="175" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="284"><net_src comp="51" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="289"><net_src comp="58" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="297"><net_src comp="229" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="302"><net_src comp="65" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="307"><net_src comp="70" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="312"><net_src comp="241" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: matrixmul : a | {4 5 }
	Port: matrixmul : b | {4 5 }
  - Chain level:
	State 1
	State 2
		i_cast3_cast : 1
		tmp_6 : 1
		p_shl_cast : 2
		tmp_7 : 3
		exitcond2 : 1
		i_1 : 1
		StgValue_20 : 2
	State 3
		j_cast2_cast : 1
		tmp_8 : 2
		tmp_8_cast : 3
		res_addr : 4
		exitcond1 : 1
		j_1 : 1
		StgValue_33 : 2
	State 4
		StgValue_41 : 1
		k_cast1_cast : 1
		tmp_9 : 2
		tmp_9_cast : 3
		a_addr : 4
		tmp_s : 1
		p_shl1_cast : 2
		tmp_10 : 3
		tmp_11 : 4
		tmp_12_cast : 5
		b_addr : 6
		exitcond : 1
		k_1 : 1
		StgValue_55 : 2
		a_load : 5
		b_load : 7
	State 5
	State 6
		tmp_2 : 1
		tmp_3 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      i_1_fu_149     |    0    |    11   |    8    |
|          |     tmp_8_fu_159    |    0    |    20   |    10   |
|    add   |      j_1_fu_175     |    0    |    11   |    8    |
|          |     tmp_9_fu_185    |    0    |    20   |    10   |
|          |    tmp_11_fu_213    |    0    |    0    |    8    |
|          |      k_1_fu_229     |    0    |    11   |    8    |
|----------|---------------------|---------|---------|---------|
|    sub   |     tmp_7_fu_137    |    0    |    17   |    9    |
|          |    tmp_10_fu_207    |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |   exitcond2_fu_143  |    0    |    0    |    1    |
|   icmp   |   exitcond1_fu_169  |    0    |    0    |    1    |
|          |   exitcond_fu_223   |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_241     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | i_cast3_cast_fu_121 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_133  |    0    |    0    |    0    |
|   zext   | j_cast2_cast_fu_155 |    0    |    0    |    0    |
|          | k_cast1_cast_fu_181 |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_203 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_6_fu_125    |    0    |    0    |    0    |
|          |     tmp_s_fu_195    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_8_cast_fu_164  |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_190  |    0    |    0    |    0    |
|   sext   |  tmp_12_cast_fu_218 |    0    |    0    |    0    |
|          |      tmp_fu_235     |    0    |    0    |    0    |
|          |     tmp_1_fu_238    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    90   |    72   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_addr_reg_281   |    4   |
|   a_load_reg_299   |    8   |
|   b_addr_reg_286   |    4   |
|   b_load_reg_304   |    8   |
|     i_1_reg_258    |    2   |
|      i_reg_75      |    2   |
|     j_1_reg_276    |    2   |
|j_cast2_cast_reg_263|    5   |
|      j_reg_86      |    2   |
|     k_1_reg_294    |    2   |
|      k_reg_110     |    2   |
|  res_addr_reg_268  |    4   |
|   res_load_reg_97  |   16   |
|    tmp_3_reg_309   |   16   |
|    tmp_7_reg_249   |    5   |
+--------------------+--------+
|        Total       |   82   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    9    |
|  res_load_reg_97 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   90   |   72   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   82   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   172  |   99   |
+-----------+--------+--------+--------+--------+
