Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Tue Apr  9 20:08:36 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_design_analysis -file ./report/LinearContrastStretching_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------+
|      Characteristics      |                     Path #1                     |
+---------------------------+-------------------------------------------------+
| Requirement               | 10.000                                          |
| Path Delay                | 6.445                                           |
| Logic Delay               | 4.849(76%)                                      |
| Net Delay                 | 1.596(24%)                                      |
| Clock Skew                | -0.049                                          |
| Slack                     | 2.071                                           |
| Clock Uncertainty         | 0.035                                           |
| Clock Relationship        | Safely Timed                                    |
| Clock Delay Group         | Same Clock                                      |
| Logic Levels              | 2                                               |
| Routes                    | NA                                              |
| Logical Path              | FDRE/C-(1)-LUT3-(1)-DSP48E1-(1)-DSP48E1/PCIN[0] |
| Start Point Clock         | ap_clk                                          |
| End Point Clock           | ap_clk                                          |
| DSP Block                 | Seq                                             |
| RAM Registers             | None-None                                       |
| IO Crossings              | 0                                               |
| Config Crossings          | 0                                               |
| SLR Crossings             | 0                                               |
| PBlocks                   | 0                                               |
| High Fanout               | 1                                               |
| Dont Touch                | 0                                               |
| Mark Debug                | 0                                               |
| Start Point Pin Primitive | FDRE/C                                          |
| End Point Pin Primitive   | DSP48E1/PCIN[0]                                 |
| Start Point Pin           | sub_ln32_reg_410_reg[16]/C                      |
| End Point Pin             | buff0_reg/PCIN[0]                               |
+---------------------------+-------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+----+----+----+----+
| End Point Clock | Requirement |  0 |  1 |  2 |  3  |  4  |  5 |  6 |  8 | 10 |
+-----------------+-------------+----+----+----+-----+-----+----+----+----+----+
| ap_clk          | 10.000ns    | 65 | 53 | 65 | 123 | 384 | 60 | 64 | 96 | 90 |
+-----------------+-------------+----+----+----+-----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


