
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f078  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d20  0801f218  0801f218  00020218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020f38  08020f38  00024f18  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08020f38  08020f38  00021f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020f40  08020f40  00024f18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08020f40  08020f40  00021f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08020f50  08020f50  00021f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002f18  20000000  08020f54  00022000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e988  20002f18  08023e6c  00024f18  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200118a0  08023e6c  000258a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00024f18  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024721  00000000  00000000  00024f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052b0  00000000  00000000  00049669  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b28  00000000  00000000  0004e920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001507  00000000  00000000  00050448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fcb5  00000000  00000000  0005194f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027c20  00000000  00000000  00071604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad4c7  00000000  00000000  00099224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  001466eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000084f0  00000000  00000000  00146754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0014ec44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002f18 	.word	0x20002f18
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801f200 	.word	0x0801f200

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002f1c 	.word	0x20002f1c
 80001dc:	0801f200 	.word	0x0801f200

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cd6:	f000 b9d3 	b.w	8001080 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f84d 	bl	8000d88 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f840 	bl	8000d88 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f82f 	bl	8000d88 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f821 	bl	8000d88 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d6c:	f000 b988 	b.w	8001080 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f806 	bl	8000d88 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__udivmoddi4>:
 8000d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d8c:	9d08      	ldr	r5, [sp, #32]
 8000d8e:	468e      	mov	lr, r1
 8000d90:	4604      	mov	r4, r0
 8000d92:	4688      	mov	r8, r1
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d14a      	bne.n	8000e2e <__udivmoddi4+0xa6>
 8000d98:	428a      	cmp	r2, r1
 8000d9a:	4617      	mov	r7, r2
 8000d9c:	d962      	bls.n	8000e64 <__udivmoddi4+0xdc>
 8000d9e:	fab2 f682 	clz	r6, r2
 8000da2:	b14e      	cbz	r6, 8000db8 <__udivmoddi4+0x30>
 8000da4:	f1c6 0320 	rsb	r3, r6, #32
 8000da8:	fa01 f806 	lsl.w	r8, r1, r6
 8000dac:	fa20 f303 	lsr.w	r3, r0, r3
 8000db0:	40b7      	lsls	r7, r6
 8000db2:	ea43 0808 	orr.w	r8, r3, r8
 8000db6:	40b4      	lsls	r4, r6
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	fa1f fc87 	uxth.w	ip, r7
 8000dc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc4:	0c23      	lsrs	r3, r4, #16
 8000dc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dce:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d909      	bls.n	8000dea <__udivmoddi4+0x62>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ddc:	f080 80ea 	bcs.w	8000fb4 <__udivmoddi4+0x22c>
 8000de0:	429a      	cmp	r2, r3
 8000de2:	f240 80e7 	bls.w	8000fb4 <__udivmoddi4+0x22c>
 8000de6:	3902      	subs	r1, #2
 8000de8:	443b      	add	r3, r7
 8000dea:	1a9a      	subs	r2, r3, r2
 8000dec:	b2a3      	uxth	r3, r4
 8000dee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dfe:	459c      	cmp	ip, r3
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0x8e>
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000e08:	f080 80d6 	bcs.w	8000fb8 <__udivmoddi4+0x230>
 8000e0c:	459c      	cmp	ip, r3
 8000e0e:	f240 80d3 	bls.w	8000fb8 <__udivmoddi4+0x230>
 8000e12:	443b      	add	r3, r7
 8000e14:	3802      	subs	r0, #2
 8000e16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1a:	eba3 030c 	sub.w	r3, r3, ip
 8000e1e:	2100      	movs	r1, #0
 8000e20:	b11d      	cbz	r5, 8000e2a <__udivmoddi4+0xa2>
 8000e22:	40f3      	lsrs	r3, r6
 8000e24:	2200      	movs	r2, #0
 8000e26:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d905      	bls.n	8000e3e <__udivmoddi4+0xb6>
 8000e32:	b10d      	cbz	r5, 8000e38 <__udivmoddi4+0xb0>
 8000e34:	e9c5 0100 	strd	r0, r1, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e7f5      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e3e:	fab3 f183 	clz	r1, r3
 8000e42:	2900      	cmp	r1, #0
 8000e44:	d146      	bne.n	8000ed4 <__udivmoddi4+0x14c>
 8000e46:	4573      	cmp	r3, lr
 8000e48:	d302      	bcc.n	8000e50 <__udivmoddi4+0xc8>
 8000e4a:	4282      	cmp	r2, r0
 8000e4c:	f200 8105 	bhi.w	800105a <__udivmoddi4+0x2d2>
 8000e50:	1a84      	subs	r4, r0, r2
 8000e52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e56:	2001      	movs	r0, #1
 8000e58:	4690      	mov	r8, r2
 8000e5a:	2d00      	cmp	r5, #0
 8000e5c:	d0e5      	beq.n	8000e2a <__udivmoddi4+0xa2>
 8000e5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e62:	e7e2      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f000 8090 	beq.w	8000f8a <__udivmoddi4+0x202>
 8000e6a:	fab2 f682 	clz	r6, r2
 8000e6e:	2e00      	cmp	r6, #0
 8000e70:	f040 80a4 	bne.w	8000fbc <__udivmoddi4+0x234>
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	0c03      	lsrs	r3, r0, #16
 8000e78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e7c:	b280      	uxth	r0, r0
 8000e7e:	b2bc      	uxth	r4, r7
 8000e80:	2101      	movs	r1, #1
 8000e82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x11e>
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e9c:	d202      	bcs.n	8000ea4 <__udivmoddi4+0x11c>
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	f200 80e0 	bhi.w	8001064 <__udivmoddi4+0x2dc>
 8000ea4:	46c4      	mov	ip, r8
 8000ea6:	1a9b      	subs	r3, r3, r2
 8000ea8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb4:	fb02 f404 	mul.w	r4, r2, r4
 8000eb8:	429c      	cmp	r4, r3
 8000eba:	d907      	bls.n	8000ecc <__udivmoddi4+0x144>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ec2:	d202      	bcs.n	8000eca <__udivmoddi4+0x142>
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	f200 80ca 	bhi.w	800105e <__udivmoddi4+0x2d6>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	1b1b      	subs	r3, r3, r4
 8000ece:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed2:	e7a5      	b.n	8000e20 <__udivmoddi4+0x98>
 8000ed4:	f1c1 0620 	rsb	r6, r1, #32
 8000ed8:	408b      	lsls	r3, r1
 8000eda:	fa22 f706 	lsr.w	r7, r2, r6
 8000ede:	431f      	orrs	r7, r3
 8000ee0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ee8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef0:	4323      	orrs	r3, r4
 8000ef2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef6:	fa1f fc87 	uxth.w	ip, r7
 8000efa:	fbbe f0f9 	udiv	r0, lr, r9
 8000efe:	0c1c      	lsrs	r4, r3, #16
 8000f00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f0c:	45a6      	cmp	lr, r4
 8000f0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f12:	d909      	bls.n	8000f28 <__udivmoddi4+0x1a0>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000f1a:	f080 809c 	bcs.w	8001056 <__udivmoddi4+0x2ce>
 8000f1e:	45a6      	cmp	lr, r4
 8000f20:	f240 8099 	bls.w	8001056 <__udivmoddi4+0x2ce>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	eba4 040e 	sub.w	r4, r4, lr
 8000f2c:	fa1f fe83 	uxth.w	lr, r3
 8000f30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f34:	fb09 4413 	mls	r4, r9, r3, r4
 8000f38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f40:	45a4      	cmp	ip, r4
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1ce>
 8000f44:	193c      	adds	r4, r7, r4
 8000f46:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f4a:	f080 8082 	bcs.w	8001052 <__udivmoddi4+0x2ca>
 8000f4e:	45a4      	cmp	ip, r4
 8000f50:	d97f      	bls.n	8001052 <__udivmoddi4+0x2ca>
 8000f52:	3b02      	subs	r3, #2
 8000f54:	443c      	add	r4, r7
 8000f56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5a:	eba4 040c 	sub.w	r4, r4, ip
 8000f5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f62:	4564      	cmp	r4, ip
 8000f64:	4673      	mov	r3, lr
 8000f66:	46e1      	mov	r9, ip
 8000f68:	d362      	bcc.n	8001030 <__udivmoddi4+0x2a8>
 8000f6a:	d05f      	beq.n	800102c <__udivmoddi4+0x2a4>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x1fe>
 8000f6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f72:	eb64 0409 	sbc.w	r4, r4, r9
 8000f76:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f7e:	431e      	orrs	r6, r3
 8000f80:	40cc      	lsrs	r4, r1
 8000f82:	e9c5 6400 	strd	r6, r4, [r5]
 8000f86:	2100      	movs	r1, #0
 8000f88:	e74f      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000f8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f8e:	0c01      	lsrs	r1, r0, #16
 8000f90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f94:	b280      	uxth	r0, r0
 8000f96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	463c      	mov	r4, r7
 8000fa0:	46b8      	mov	r8, r7
 8000fa2:	46be      	mov	lr, r7
 8000fa4:	2620      	movs	r6, #32
 8000fa6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000faa:	eba2 0208 	sub.w	r2, r2, r8
 8000fae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb2:	e766      	b.n	8000e82 <__udivmoddi4+0xfa>
 8000fb4:	4601      	mov	r1, r0
 8000fb6:	e718      	b.n	8000dea <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e72c      	b.n	8000e16 <__udivmoddi4+0x8e>
 8000fbc:	f1c6 0220 	rsb	r2, r6, #32
 8000fc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc4:	40b7      	lsls	r7, r6
 8000fc6:	40b1      	lsls	r1, r6
 8000fc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fd6:	b2bc      	uxth	r4, r7
 8000fd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fdc:	0c11      	lsrs	r1, r2, #16
 8000fde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe2:	fb08 f904 	mul.w	r9, r8, r4
 8000fe6:	40b0      	lsls	r0, r6
 8000fe8:	4589      	cmp	r9, r1
 8000fea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fee:	b280      	uxth	r0, r0
 8000ff0:	d93e      	bls.n	8001070 <__udivmoddi4+0x2e8>
 8000ff2:	1879      	adds	r1, r7, r1
 8000ff4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ff8:	d201      	bcs.n	8000ffe <__udivmoddi4+0x276>
 8000ffa:	4589      	cmp	r9, r1
 8000ffc:	d81f      	bhi.n	800103e <__udivmoddi4+0x2b6>
 8000ffe:	eba1 0109 	sub.w	r1, r1, r9
 8001002:	fbb1 f9fe 	udiv	r9, r1, lr
 8001006:	fb09 f804 	mul.w	r8, r9, r4
 800100a:	fb0e 1119 	mls	r1, lr, r9, r1
 800100e:	b292      	uxth	r2, r2
 8001010:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001014:	4542      	cmp	r2, r8
 8001016:	d229      	bcs.n	800106c <__udivmoddi4+0x2e4>
 8001018:	18ba      	adds	r2, r7, r2
 800101a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800101e:	d2c4      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001020:	4542      	cmp	r2, r8
 8001022:	d2c2      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443a      	add	r2, r7
 800102a:	e7be      	b.n	8000faa <__udivmoddi4+0x222>
 800102c:	45f0      	cmp	r8, lr
 800102e:	d29d      	bcs.n	8000f6c <__udivmoddi4+0x1e4>
 8001030:	ebbe 0302 	subs.w	r3, lr, r2
 8001034:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001038:	3801      	subs	r0, #1
 800103a:	46e1      	mov	r9, ip
 800103c:	e796      	b.n	8000f6c <__udivmoddi4+0x1e4>
 800103e:	eba7 0909 	sub.w	r9, r7, r9
 8001042:	4449      	add	r1, r9
 8001044:	f1a8 0c02 	sub.w	ip, r8, #2
 8001048:	fbb1 f9fe 	udiv	r9, r1, lr
 800104c:	fb09 f804 	mul.w	r8, r9, r4
 8001050:	e7db      	b.n	800100a <__udivmoddi4+0x282>
 8001052:	4673      	mov	r3, lr
 8001054:	e77f      	b.n	8000f56 <__udivmoddi4+0x1ce>
 8001056:	4650      	mov	r0, sl
 8001058:	e766      	b.n	8000f28 <__udivmoddi4+0x1a0>
 800105a:	4608      	mov	r0, r1
 800105c:	e6fd      	b.n	8000e5a <__udivmoddi4+0xd2>
 800105e:	443b      	add	r3, r7
 8001060:	3a02      	subs	r2, #2
 8001062:	e733      	b.n	8000ecc <__udivmoddi4+0x144>
 8001064:	f1ac 0c02 	sub.w	ip, ip, #2
 8001068:	443b      	add	r3, r7
 800106a:	e71c      	b.n	8000ea6 <__udivmoddi4+0x11e>
 800106c:	4649      	mov	r1, r9
 800106e:	e79c      	b.n	8000faa <__udivmoddi4+0x222>
 8001070:	eba1 0109 	sub.w	r1, r1, r9
 8001074:	46c4      	mov	ip, r8
 8001076:	fbb1 f9fe 	udiv	r9, r1, lr
 800107a:	fb09 f804 	mul.w	r8, r9, r4
 800107e:	e7c4      	b.n	800100a <__udivmoddi4+0x282>

08001080 <__aeabi_idiv0>:
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	@ 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001090:	f008 f8a4 	bl	80091dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001094:	4b5a      	ldr	r3, [pc, #360]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800109c:	f000 f986 	bl	80013ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80010a0:	4b58      	ldr	r3, [pc, #352]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4013      	ands	r3, r2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f040 8090 	bne.w	80011ce <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d01e      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80010b4:	2208      	movs	r2, #8
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d015      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f023 0307 	bic.w	r3, r3, #7
 80010cc:	3308      	adds	r3, #8
 80010ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00b      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80010da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010de:	f383 8811 	msr	BASEPRI, r3
 80010e2:	f3bf 8f6f 	isb	sy
 80010e6:	f3bf 8f4f 	dsb	sy
 80010ea:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	e7fd      	b.n	80010ee <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d06a      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
 80010f8:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d865      	bhi.n	80011ce <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001102:	4b42      	ldr	r3, [pc, #264]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001104:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001106:	4b41      	ldr	r3, [pc, #260]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800110c:	e004      	b.n	8001118 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800110e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001110:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	429a      	cmp	r2, r3
 8001120:	d903      	bls.n	800112a <pvPortMallocMicroROS+0xa6>
 8001122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f1      	bne.n	800110e <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001130:	429a      	cmp	r2, r3
 8001132:	d04c      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001134:	6a3b      	ldr	r3, [r7, #32]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2208      	movs	r2, #8
 800113a:	4413      	add	r3, r2
 800113c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	6a3b      	ldr	r3, [r7, #32]
 8001144:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001148:	685a      	ldr	r2, [r3, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	1ad2      	subs	r2, r2, r3
 800114e:	2308      	movs	r3, #8
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	429a      	cmp	r2, r3
 8001154:	d920      	bls.n	8001198 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00b      	beq.n	8001180 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800116c:	f383 8811 	msr	BASEPRI, r3
 8001170:	f3bf 8f6f 	isb	sy
 8001174:	f3bf 8f4f 	dsb	sy
 8001178:	613b      	str	r3, [r7, #16]
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	685a      	ldr	r2, [r3, #4]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	1ad2      	subs	r2, r2, r3
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800118c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001192:	69b8      	ldr	r0, [r7, #24]
 8001194:	f000 f96c 	bl	8001470 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	4a19      	ldr	r2, [pc, #100]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d203      	bcs.n	80011ba <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a16      	ldr	r2, [pc, #88]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	431a      	orrs	r2, r3
 80011c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011ce:	f008 f813 	bl	80091f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00b      	beq.n	80011f4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 80011dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011e0:	f383 8811 	msr	BASEPRI, r3
 80011e4:	f3bf 8f6f 	isb	sy
 80011e8:	f3bf 8f4f 	dsb	sy
 80011ec:	60fb      	str	r3, [r7, #12]
}
 80011ee:	bf00      	nop
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80011f4:	69fb      	ldr	r3, [r7, #28]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3728      	adds	r7, #40	@ 0x28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20006b3c 	.word	0x20006b3c
 8001204:	20006b48 	.word	0x20006b48
 8001208:	20006b40 	.word	0x20006b40
 800120c:	20006b34 	.word	0x20006b34
 8001210:	20006b44 	.word	0x20006b44

08001214 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d04a      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001226:	2308      	movs	r3, #8
 8001228:	425b      	negs	r3, r3
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	4413      	add	r3, r2
 800122e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4013      	ands	r3, r2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d10b      	bne.n	800125a <vPortFreeMicroROS+0x46>
	__asm volatile
 8001242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001246:	f383 8811 	msr	BASEPRI, r3
 800124a:	f3bf 8f6f 	isb	sy
 800124e:	f3bf 8f4f 	dsb	sy
 8001252:	60fb      	str	r3, [r7, #12]
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	e7fd      	b.n	8001256 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <vPortFreeMicroROS+0x66>
	__asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	60bb      	str	r3, [r7, #8]
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	e7fd      	b.n	8001276 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4013      	ands	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d019      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d115      	bne.n	80012bc <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	43db      	mvns	r3, r3
 800129a:	401a      	ands	r2, r3
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80012a0:	f007 ff9c 	bl	80091dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80012b2:	6938      	ldr	r0, [r7, #16]
 80012b4:	f000 f8dc 	bl	8001470 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80012b8:	f007 ff9e 	bl	80091f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80012bc:	bf00      	nop
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20006b48 	.word	0x20006b48
 80012c8:	20006b40 	.word	0x20006b40

080012cc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80012cc:	b480      	push	{r7}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80012d8:	2308      	movs	r3, #8
 80012da:	425b      	negs	r3, r3
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	4413      	add	r3, r2
 80012e0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <getBlockSize+0x38>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	4013      	ands	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]

	return count;
 80012f4:	68fb      	ldr	r3, [r7, #12]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	371c      	adds	r7, #28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20006b48 	.word	0x20006b48

08001308 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001312:	f007 ff63 	bl	80091dc <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f7ff feb4 	bl	8001084 <pvPortMallocMicroROS>
 800131c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d017      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d014      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ffce 	bl	80012cc <getBlockSize>
 8001330:	4603      	mov	r3, r0
 8001332:	2208      	movs	r2, #8
 8001334:	1a9b      	subs	r3, r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	429a      	cmp	r2, r3
 800133e:	d201      	bcs.n	8001344 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f01b fd3a 	bl	801cdc2 <memcpy>

		vPortFreeMicroROS(pv);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff60 	bl	8001214 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001354:	f007 ff50 	bl	80091f8 <xTaskResumeAll>

	return newmem;
 8001358:	68bb      	ldr	r3, [r7, #8]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800136c:	f007 ff36 	bl	80091dc <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	fb02 f303 	mul.w	r3, r2, r3
 8001378:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff fe82 	bl	8001084 <pvPortMallocMicroROS>
 8001380:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001386:	e004      	b.n	8001392 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	613a      	str	r2, [r7, #16]
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	1e5a      	subs	r2, r3, #1
 8001396:	617a      	str	r2, [r7, #20]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1f5      	bne.n	8001388 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800139c:	f007 ff2c 	bl	80091f8 <xTaskResumeAll>
  	return mem;
 80013a0:	68fb      	ldr	r3, [r7, #12]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013b2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80013b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80013b8:	4b27      	ldr	r3, [pc, #156]	@ (8001458 <prvHeapInit+0xac>)
 80013ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00c      	beq.n	80013e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3307      	adds	r3, #7
 80013ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f023 0307 	bic.w	r3, r3, #7
 80013d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80013d4:	68ba      	ldr	r2, [r7, #8]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	4a1f      	ldr	r2, [pc, #124]	@ (8001458 <prvHeapInit+0xac>)
 80013dc:	4413      	add	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013e4:	4a1d      	ldr	r2, [pc, #116]	@ (800145c <prvHeapInit+0xb0>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <prvHeapInit+0xb0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	4413      	add	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013f8:	2208      	movs	r2, #8
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	1a9b      	subs	r3, r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f023 0307 	bic.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <prvHeapInit+0xb4>)
 800140c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800140e:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <prvHeapInit+0xb4>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2200      	movs	r2, #0
 8001414:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001416:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <prvHeapInit+0xb4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	1ad2      	subs	r2, r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <prvHeapInit+0xb4>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <prvHeapInit+0xb8>)
 800143a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <prvHeapInit+0xbc>)
 8001442:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <prvHeapInit+0xc0>)
 8001446:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800144a:	601a      	str	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	20002f34 	.word	0x20002f34
 800145c:	20006b34 	.word	0x20006b34
 8001460:	20006b3c 	.word	0x20006b3c
 8001464:	20006b44 	.word	0x20006b44
 8001468:	20006b40 	.word	0x20006b40
 800146c:	20006b48 	.word	0x20006b48

08001470 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001478:	4b28      	ldr	r3, [pc, #160]	@ (800151c <prvInsertBlockIntoFreeList+0xac>)
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	e002      	b.n	8001484 <prvInsertBlockIntoFreeList+0x14>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	429a      	cmp	r2, r3
 800148c:	d8f7      	bhi.n	800147e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4413      	add	r3, r2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	d108      	bne.n	80014b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	441a      	add	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	441a      	add	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d118      	bne.n	80014f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d00d      	beq.n	80014ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	441a      	add	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	e008      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e003      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	429a      	cmp	r2, r3
 8001506:	d002      	beq.n	800150e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800150e:	bf00      	nop
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20006b34 	.word	0x20006b34
 8001520:	20006b3c 	.word	0x20006b3c

08001524 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	607b      	str	r3, [r7, #4]
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <MX_DMA_Init+0x4c>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a0f      	ldr	r2, [pc, #60]	@ (8001570 <MX_DMA_Init+0x4c>)
 8001534:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b0d      	ldr	r3, [pc, #52]	@ (8001570 <MX_DMA_Init+0x4c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2105      	movs	r1, #5
 800154a:	2010      	movs	r0, #16
 800154c:	f001 fd55 	bl	8002ffa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001550:	2010      	movs	r0, #16
 8001552:	f001 fd6e 	bl	8003032 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2105      	movs	r1, #5
 800155a:	2011      	movs	r0, #17
 800155c:	f001 fd4d 	bl	8002ffa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001560:	2011      	movs	r0, #17
 8001562:	f001 fd66 	bl	8003032 <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800

08001574 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask1 */
  myTask1Handle = osThreadNew(Task_pub_sub, NULL, &myTask1_attributes);
 8001578:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <MX_FREERTOS_Init+0x38>)
 800157a:	2100      	movs	r1, #0
 800157c:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <MX_FREERTOS_Init+0x3c>)
 800157e:	f006 fd39 	bl	8007ff4 <osThreadNew>
 8001582:	4603      	mov	r3, r0
 8001584:	4a0b      	ldr	r2, [pc, #44]	@ (80015b4 <MX_FREERTOS_Init+0x40>)
 8001586:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(Task_IMU, NULL, &myTask02_attributes);
 8001588:	4a0b      	ldr	r2, [pc, #44]	@ (80015b8 <MX_FREERTOS_Init+0x44>)
 800158a:	2100      	movs	r1, #0
 800158c:	480b      	ldr	r0, [pc, #44]	@ (80015bc <MX_FREERTOS_Init+0x48>)
 800158e:	f006 fd31 	bl	8007ff4 <osThreadNew>
 8001592:	4603      	mov	r3, r0
 8001594:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <MX_FREERTOS_Init+0x4c>)
 8001596:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(Task_control, NULL, &myTask03_attributes);
 8001598:	4a0a      	ldr	r2, [pc, #40]	@ (80015c4 <MX_FREERTOS_Init+0x50>)
 800159a:	2100      	movs	r1, #0
 800159c:	480a      	ldr	r0, [pc, #40]	@ (80015c8 <MX_FREERTOS_Init+0x54>)
 800159e:	f006 fd29 	bl	8007ff4 <osThreadNew>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a09      	ldr	r2, [pc, #36]	@ (80015cc <MX_FREERTOS_Init+0x58>)
 80015a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	0801f340 	.word	0x0801f340
 80015b0:	080015d1 	.word	0x080015d1
 80015b4:	20006b4c 	.word	0x20006b4c
 80015b8:	0801f364 	.word	0x0801f364
 80015bc:	08001859 	.word	0x08001859
 80015c0:	20006b50 	.word	0x20006b50
 80015c4:	0801f388 	.word	0x0801f388
 80015c8:	080018f9 	.word	0x080018f9
 80015cc:	20006b54 	.word	0x20006b54

080015d0 <Task_pub_sub>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task_pub_sub */
void Task_pub_sub(void *argument)
{
 80015d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015d4:	b0bc      	sub	sp, #240	@ 0xf0
 80015d6:	af02      	add	r7, sp, #8
 80015d8:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 80015da:	4b7f      	ldr	r3, [pc, #508]	@ (80017d8 <Task_pub_sub+0x208>)
 80015dc:	9301      	str	r3, [sp, #4]
 80015de:	4b7f      	ldr	r3, [pc, #508]	@ (80017dc <Task_pub_sub+0x20c>)
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	4b7f      	ldr	r3, [pc, #508]	@ (80017e0 <Task_pub_sub+0x210>)
 80015e4:	4a7f      	ldr	r2, [pc, #508]	@ (80017e4 <Task_pub_sub+0x214>)
 80015e6:	4980      	ldr	r1, [pc, #512]	@ (80017e8 <Task_pub_sub+0x218>)
 80015e8:	2001      	movs	r0, #1
 80015ea:	f00d ffcd 	bl	800f588 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80015ee:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80015f2:	4618      	mov	r0, r3
 80015f4:	f00d feee 	bl	800f3d4 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 80015f8:	4b7c      	ldr	r3, [pc, #496]	@ (80017ec <Task_pub_sub+0x21c>)
 80015fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  freeRTOS_allocator.deallocate = microros_deallocate;
 80015fe:	4b7c      	ldr	r3, [pc, #496]	@ (80017f0 <Task_pub_sub+0x220>)
 8001600:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8001604:	4b7b      	ldr	r3, [pc, #492]	@ (80017f4 <Task_pub_sub+0x224>)
 8001606:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 800160a:	4b7b      	ldr	r3, [pc, #492]	@ (80017f8 <Task_pub_sub+0x228>)
 800160c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001610:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001614:	4618      	mov	r0, r3
 8001616:	f00d fef9 	bl	800f40c <rcutils_set_default_allocator>
 800161a:	4603      	mov	r3, r0
 800161c:	f083 0301 	eor.w	r3, r3, #1
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d003      	beq.n	800162e <Task_pub_sub+0x5e>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 8001626:	219e      	movs	r1, #158	@ 0x9e
 8001628:	4874      	ldr	r0, [pc, #464]	@ (80017fc <Task_pub_sub+0x22c>)
 800162a:	f01b f8ad 	bl	801c788 <iprintf>
	  }

	 // Initialize micro-ROS allocator
	 allocator = rcl_get_default_allocator();
 800162e:	4c74      	ldr	r4, [pc, #464]	@ (8001800 <Task_pub_sub+0x230>)
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	4618      	mov	r0, r3
 8001636:	f00d fedb 	bl	800f3f0 <rcutils_get_default_allocator>
 800163a:	4625      	mov	r5, r4
 800163c:	f107 0418 	add.w	r4, r7, #24
 8001640:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001642:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001644:	6823      	ldr	r3, [r4, #0]
 8001646:	602b      	str	r3, [r5, #0]

	 // create init_options
	 rclc_support_init(&support, 0, NULL, &allocator);
 8001648:	4b6d      	ldr	r3, [pc, #436]	@ (8001800 <Task_pub_sub+0x230>)
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	486d      	ldr	r0, [pc, #436]	@ (8001804 <Task_pub_sub+0x234>)
 8001650:	f00d fd98 	bl	800f184 <rclc_support_init>

	 //create node_sub
	 rclc_node_init_default(&node, "stm32_node","", &support);
 8001654:	4b6b      	ldr	r3, [pc, #428]	@ (8001804 <Task_pub_sub+0x234>)
 8001656:	4a6c      	ldr	r2, [pc, #432]	@ (8001808 <Task_pub_sub+0x238>)
 8001658:	496c      	ldr	r1, [pc, #432]	@ (800180c <Task_pub_sub+0x23c>)
 800165a:	486d      	ldr	r0, [pc, #436]	@ (8001810 <Task_pub_sub+0x240>)
 800165c:	f00d fddc 	bl	800f218 <rclc_node_init_default>

	  // create publisher
	 rclc_publisher_init_default(
 8001660:	f00c fd9a 	bl	800e198 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 8001664:	4602      	mov	r2, r0
 8001666:	4b6b      	ldr	r3, [pc, #428]	@ (8001814 <Task_pub_sub+0x244>)
 8001668:	4969      	ldr	r1, [pc, #420]	@ (8001810 <Task_pub_sub+0x240>)
 800166a:	486b      	ldr	r0, [pc, #428]	@ (8001818 <Task_pub_sub+0x248>)
 800166c:	f00d fe10 	bl	800f290 <rclc_publisher_init_default>
		ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
	    "/odom_data");


	//create subscriber
	rclc_subscription_init_default(
 8001670:	f00b f8ee 	bl	800c850 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8001674:	4602      	mov	r2, r0
 8001676:	4b69      	ldr	r3, [pc, #420]	@ (800181c <Task_pub_sub+0x24c>)
 8001678:	4965      	ldr	r1, [pc, #404]	@ (8001810 <Task_pub_sub+0x240>)
 800167a:	4869      	ldr	r0, [pc, #420]	@ (8001820 <Task_pub_sub+0x250>)
 800167c:	f00d fe3c 	bl	800f2f8 <rclc_subscription_init_default>
		&subscriber,
		&node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	rclc_publisher_init_default(
 8001680:	f00e fdb6 	bl	80101f0 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>
 8001684:	4602      	mov	r2, r0
 8001686:	4b67      	ldr	r3, [pc, #412]	@ (8001824 <Task_pub_sub+0x254>)
 8001688:	4961      	ldr	r1, [pc, #388]	@ (8001810 <Task_pub_sub+0x240>)
 800168a:	4867      	ldr	r0, [pc, #412]	@ (8001828 <Task_pub_sub+0x258>)
 800168c:	f00d fe00 	bl	800f290 <rclc_publisher_init_default>
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(tf2_msgs, msg, TFMessage),
	    "/tf");
	// create timer
	rcl_timer_t timer;
	const unsigned int timer_timeout = 1000;
 8001690:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001694:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	RCCHECK(rclc_timer_init_default(
 8001698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800169c:	2200      	movs	r2, #0
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	617a      	str	r2, [r7, #20]
 80016a2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016a6:	4622      	mov	r2, r4
 80016a8:	462b      	mov	r3, r5
 80016aa:	f04f 0000 	mov.w	r0, #0
 80016ae:	f04f 0100 	mov.w	r1, #0
 80016b2:	0159      	lsls	r1, r3, #5
 80016b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016b8:	0150      	lsls	r0, r2, #5
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4621      	mov	r1, r4
 80016c0:	ebb2 0801 	subs.w	r8, r2, r1
 80016c4:	4629      	mov	r1, r5
 80016c6:	eb63 0901 	sbc.w	r9, r3, r1
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	f04f 0300 	mov.w	r3, #0
 80016d2:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80016d6:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80016da:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80016de:	4690      	mov	r8, r2
 80016e0:	4699      	mov	r9, r3
 80016e2:	4623      	mov	r3, r4
 80016e4:	eb18 0a03 	adds.w	sl, r8, r3
 80016e8:	462b      	mov	r3, r5
 80016ea:	eb49 0b03 	adc.w	fp, r9, r3
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80016fa:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80016fe:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001702:	ebb2 010a 	subs.w	r1, r2, sl
 8001706:	6039      	str	r1, [r7, #0]
 8001708:	eb63 030b 	sbc.w	r3, r3, fp
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001712:	4603      	mov	r3, r0
 8001714:	4622      	mov	r2, r4
 8001716:	189b      	adds	r3, r3, r2
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	462b      	mov	r3, r5
 800171c:	460a      	mov	r2, r1
 800171e:	eb42 0303 	adc.w	r3, r2, r3
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001728:	f107 00c8 	add.w	r0, r7, #200	@ 0xc8
 800172c:	493f      	ldr	r1, [pc, #252]	@ (800182c <Task_pub_sub+0x25c>)
 800172e:	9100      	str	r1, [sp, #0]
 8001730:	4934      	ldr	r1, [pc, #208]	@ (8001804 <Task_pub_sub+0x234>)
 8001732:	f00d fe15 	bl	800f360 <rclc_timer_init_default>
 8001736:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
 800173a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d005      	beq.n	800174e <Task_pub_sub+0x17e>
 8001742:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001746:	21c1      	movs	r1, #193	@ 0xc1
 8001748:	4839      	ldr	r0, [pc, #228]	@ (8001830 <Task_pub_sub+0x260>)
 800174a:	f01b f81d 	bl	801c788 <iprintf>
		&support,
		RCL_MS_TO_NS(timer_timeout),
		timer_callback));

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 800174e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001752:	4618      	mov	r0, r3
 8001754:	f00d fa92 	bl	800ec7c <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 2, &allocator);
 8001758:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800175c:	4b28      	ldr	r3, [pc, #160]	@ (8001800 <Task_pub_sub+0x230>)
 800175e:	2202      	movs	r2, #2
 8001760:	4928      	ldr	r1, [pc, #160]	@ (8001804 <Task_pub_sub+0x234>)
 8001762:	f00d fa95 	bl	800ec90 <rclc_executor_init>

	// add subscriber callback to the executor
	rclc_executor_add_subscription(&executor, &subscriber, &msg_cmd_vel, &cmd_vel_callback, ON_NEW_DATA);
 8001766:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800176a:	2300      	movs	r3, #0
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	4b31      	ldr	r3, [pc, #196]	@ (8001834 <Task_pub_sub+0x264>)
 8001770:	4a31      	ldr	r2, [pc, #196]	@ (8001838 <Task_pub_sub+0x268>)
 8001772:	492b      	ldr	r1, [pc, #172]	@ (8001820 <Task_pub_sub+0x250>)
 8001774:	f00d faf8 	bl	800ed68 <rclc_executor_add_subscription>
	// add time for executor
	rclc_executor_add_timer(&executor, &timer);
 8001778:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 800177c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001780:	4611      	mov	r1, r2
 8001782:	4618      	mov	r0, r3
 8001784:	f00d fb24 	bl	800edd0 <rclc_executor_add_timer>

    if (rmw_uros_sync_session(1) != RMW_RET_OK) {
 8001788:	2001      	movs	r0, #1
 800178a:	f00e f8c1 	bl	800f910 <rmw_uros_sync_session>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d002      	beq.n	800179a <Task_pub_sub+0x1ca>
        printf("Time sync failed\n");
 8001794:	4829      	ldr	r0, [pc, #164]	@ (800183c <Task_pub_sub+0x26c>)
 8001796:	f01b f85f 	bl	801c858 <puts>
    }

    // init data odom
    odom_msg.header.frame_id.data = "odom";
 800179a:	4b29      	ldr	r3, [pc, #164]	@ (8001840 <Task_pub_sub+0x270>)
 800179c:	4a29      	ldr	r2, [pc, #164]	@ (8001844 <Task_pub_sub+0x274>)
 800179e:	609a      	str	r2, [r3, #8]
    odom_msg.child_frame_id.data  = "base_link";
 80017a0:	4b27      	ldr	r3, [pc, #156]	@ (8001840 <Task_pub_sub+0x270>)
 80017a2:	4a29      	ldr	r2, [pc, #164]	@ (8001848 <Task_pub_sub+0x278>)
 80017a4:	615a      	str	r2, [r3, #20]

    tf.header.frame_id.data = "odom";
 80017a6:	4b29      	ldr	r3, [pc, #164]	@ (800184c <Task_pub_sub+0x27c>)
 80017a8:	4a26      	ldr	r2, [pc, #152]	@ (8001844 <Task_pub_sub+0x274>)
 80017aa:	609a      	str	r2, [r3, #8]
    tf.child_frame_id.data = "base_link";
 80017ac:	4b27      	ldr	r3, [pc, #156]	@ (800184c <Task_pub_sub+0x27c>)
 80017ae:	4a26      	ldr	r2, [pc, #152]	@ (8001848 <Task_pub_sub+0x278>)
 80017b0:	615a      	str	r2, [r3, #20]
	while(1) {
		cnt_pub++;
 80017b2:	4b27      	ldr	r3, [pc, #156]	@ (8001850 <Task_pub_sub+0x280>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	3301      	adds	r3, #1
 80017b8:	4a25      	ldr	r2, [pc, #148]	@ (8001850 <Task_pub_sub+0x280>)
 80017ba:	6013      	str	r3, [r2, #0]
		rclc_executor_spin_some(&executor, RCL_MS_TO_NS(10));
 80017bc:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80017c0:	4a24      	ldr	r2, [pc, #144]	@ (8001854 <Task_pub_sub+0x284>)
 80017c2:	f04f 0300 	mov.w	r3, #0
 80017c6:	4608      	mov	r0, r1
 80017c8:	f00d fb76 	bl	800eeb8 <rclc_executor_spin_some>
		vTaskDelay(pdMS_TO_TICKS(5));
 80017cc:	2005      	movs	r0, #5
 80017ce:	f007 fc5f 	bl	8009090 <vTaskDelay>
		cnt_pub++;
 80017d2:	bf00      	nop
 80017d4:	e7ed      	b.n	80017b2 <Task_pub_sub+0x1e2>
 80017d6:	bf00      	nop
 80017d8:	08002c1d 	.word	0x08002c1d
 80017dc:	08002bb5 	.word	0x08002bb5
 80017e0:	08002b95 	.word	0x08002b95
 80017e4:	08002b69 	.word	0x08002b69
 80017e8:	20006ea8 	.word	0x20006ea8
 80017ec:	08001e79 	.word	0x08001e79
 80017f0:	08001ebd 	.word	0x08001ebd
 80017f4:	08001ef5 	.word	0x08001ef5
 80017f8:	08001f61 	.word	0x08001f61
 80017fc:	0801f238 	.word	0x0801f238
 8001800:	2000c2b4 	.word	0x2000c2b4
 8001804:	2000c2c8 	.word	0x2000c2c8
 8001808:	0801f260 	.word	0x0801f260
 800180c:	0801f264 	.word	0x0801f264
 8001810:	2000c2fc 	.word	0x2000c2fc
 8001814:	0801f270 	.word	0x0801f270
 8001818:	2000c2a8 	.word	0x2000c2a8
 800181c:	0801f27c 	.word	0x0801f27c
 8001820:	2000c2b0 	.word	0x2000c2b0
 8001824:	0801f288 	.word	0x0801f288
 8001828:	2000c2ac 	.word	0x2000c2ac
 800182c:	0800c459 	.word	0x0800c459
 8001830:	0801f28c 	.word	0x0801f28c
 8001834:	0800c769 	.word	0x0800c769
 8001838:	2000c638 	.word	0x2000c638
 800183c:	0801f2b8 	.word	0x0801f2b8
 8001840:	2000c308 	.word	0x2000c308
 8001844:	0801f2cc 	.word	0x0801f2cc
 8001848:	0801f2d4 	.word	0x0801f2d4
 800184c:	2000c5d0 	.word	0x2000c5d0
 8001850:	2000c210 	.word	0x2000c210
 8001854:	00989680 	.word	0x00989680

08001858 <Task_IMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_IMU */
void Task_IMU(void *argument)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_IMU */
  /* Infinite loop */
  while(1) {
	  MPU6050_Read_All(&MPU6050);
 8001860:	4806      	ldr	r0, [pc, #24]	@ (800187c <Task_IMU+0x24>)
 8001862:	f009 fd2d 	bl	800b2c0 <MPU6050_Read_All>
	  cnt_imu++;
 8001866:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <Task_IMU+0x28>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	3301      	adds	r3, #1
 800186c:	4a04      	ldr	r2, [pc, #16]	@ (8001880 <Task_IMU+0x28>)
 800186e:	6013      	str	r3, [r2, #0]
	  vTaskDelay(pdMS_TO_TICKS(1));
 8001870:	2001      	movs	r0, #1
 8001872:	f007 fc0d 	bl	8009090 <vTaskDelay>
	  MPU6050_Read_All(&MPU6050);
 8001876:	bf00      	nop
 8001878:	e7f2      	b.n	8001860 <Task_IMU+0x8>
 800187a:	bf00      	nop
 800187c:	2000c240 	.word	0x2000c240
 8001880:	2000c214 	.word	0x2000c214

08001884 <HAL_TIM_PeriodElapsedCallback>:
* @brief Function implementing the myTask03 thread.
* @param argument: Not used
* @retval None
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a12      	ldr	r2, [pc, #72]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d11d      	bne.n	80018d2 <HAL_TIM_PeriodElapsedCallback+0x4e>
      Motor_GetSpeed(&Left_motor);
 8001896:	4812      	ldr	r0, [pc, #72]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001898:	f009 f99a 	bl	800abd0 <Motor_GetSpeed>
      vl_cur = Left_motor.cur_speed;
 800189c:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800189e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80018a2:	4910      	ldr	r1, [pc, #64]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80018a4:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&LPID);
 80018a8:	480f      	ldr	r0, [pc, #60]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80018aa:	f00a f8fd 	bl	800baa8 <PID_Compute>
	  Motor_GetSpeed(&Right_motor);
 80018ae:	480f      	ldr	r0, [pc, #60]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018b0:	f009 f98e 	bl	800abd0 <Motor_GetSpeed>
	  vr_cur = Right_motor.cur_speed;
 80018b4:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018b6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80018ba:	490d      	ldr	r1, [pc, #52]	@ (80018f0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80018bc:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&RPID);
 80018c0:	480c      	ldr	r0, [pc, #48]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80018c2:	f00a f8f1 	bl	800baa8 <PID_Compute>
      Motor_SetPwm(&Left_motor);
 80018c6:	4806      	ldr	r0, [pc, #24]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018c8:	f009 f9da 	bl	800ac80 <Motor_SetPwm>
      Motor_SetPwm(&Right_motor);
 80018cc:	4807      	ldr	r0, [pc, #28]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018ce:	f009 f9d7 	bl	800ac80 <Motor_SetPwm>

   }
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40010000 	.word	0x40010000
 80018e0:	20006bb0 	.word	0x20006bb0
 80018e4:	2000c1f0 	.word	0x2000c1f0
 80018e8:	20006cc0 	.word	0x20006cc0
 80018ec:	20006c00 	.word	0x20006c00
 80018f0:	2000c1e8 	.word	0x2000c1e8
 80018f4:	20006c50 	.word	0x20006c50

080018f8 <Task_control>:
/* USER CODE END Header_Task_control */
void Task_control(void *argument)
{
 80018f8:	b590      	push	{r4, r7, lr}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_control */
  /* Infinite loop */
  while(1) {
		cnt_control++;
 8001900:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <Task_control+0x4c>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	3301      	adds	r3, #1
 8001906:	4a0f      	ldr	r2, [pc, #60]	@ (8001944 <Task_control+0x4c>)
 8001908:	6013      	str	r3, [r2, #0]
		Drive_VW(&Left_motor, &Right_motor, v_mps, omega);
 800190a:	4b0f      	ldr	r3, [pc, #60]	@ (8001948 <Task_control+0x50>)
 800190c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	f7ff f980 	bl	8000c18 <__aeabi_d2f>
 8001918:	4604      	mov	r4, r0
 800191a:	4b0c      	ldr	r3, [pc, #48]	@ (800194c <Task_control+0x54>)
 800191c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001920:	4610      	mov	r0, r2
 8001922:	4619      	mov	r1, r3
 8001924:	f7ff f978 	bl	8000c18 <__aeabi_d2f>
 8001928:	4603      	mov	r3, r0
 800192a:	ee00 3a90 	vmov	s1, r3
 800192e:	ee00 4a10 	vmov	s0, r4
 8001932:	4907      	ldr	r1, [pc, #28]	@ (8001950 <Task_control+0x58>)
 8001934:	4807      	ldr	r0, [pc, #28]	@ (8001954 <Task_control+0x5c>)
 8001936:	f009 faa5 	bl	800ae84 <Drive_VW>

		vTaskDelay(pdMS_TO_TICKS(1));
 800193a:	2001      	movs	r0, #1
 800193c:	f007 fba8 	bl	8009090 <vTaskDelay>
		cnt_control++;
 8001940:	bf00      	nop
 8001942:	e7dd      	b.n	8001900 <Task_control+0x8>
 8001944:	2000c218 	.word	0x2000c218
 8001948:	2000c220 	.word	0x2000c220
 800194c:	2000c228 	.word	0x2000c228
 8001950:	20006c00 	.word	0x20006c00
 8001954:	20006bb0 	.word	0x20006bb0

08001958 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b088      	sub	sp, #32
 800195c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	605a      	str	r2, [r3, #4]
 8001968:	609a      	str	r2, [r3, #8]
 800196a:	60da      	str	r2, [r3, #12]
 800196c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	4b2b      	ldr	r3, [pc, #172]	@ (8001a20 <MX_GPIO_Init+0xc8>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	4a2a      	ldr	r2, [pc, #168]	@ (8001a20 <MX_GPIO_Init+0xc8>)
 8001978:	f043 0304 	orr.w	r3, r3, #4
 800197c:	6313      	str	r3, [r2, #48]	@ 0x30
 800197e:	4b28      	ldr	r3, [pc, #160]	@ (8001a20 <MX_GPIO_Init+0xc8>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	f003 0304 	and.w	r3, r3, #4
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	607b      	str	r3, [r7, #4]
 800198e:	4b24      	ldr	r3, [pc, #144]	@ (8001a20 <MX_GPIO_Init+0xc8>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	4a23      	ldr	r2, [pc, #140]	@ (8001a20 <MX_GPIO_Init+0xc8>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	6313      	str	r3, [r2, #48]	@ 0x30
 800199a:	4b21      	ldr	r3, [pc, #132]	@ (8001a20 <MX_GPIO_Init+0xc8>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	603b      	str	r3, [r7, #0]
 80019aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001a20 <MX_GPIO_Init+0xc8>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001a20 <MX_GPIO_Init+0xc8>)
 80019b0:	f043 0302 	orr.w	r3, r3, #2
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <MX_GPIO_Init+0xc8>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	603b      	str	r3, [r7, #0]
 80019c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019c2:	2200      	movs	r2, #0
 80019c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019c8:	4816      	ldr	r0, [pc, #88]	@ (8001a24 <MX_GPIO_Init+0xcc>)
 80019ca:	f002 f9b7 	bl	8003d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80019ce:	2200      	movs	r2, #0
 80019d0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80019d4:	4814      	ldr	r0, [pc, #80]	@ (8001a28 <MX_GPIO_Init+0xd0>)
 80019d6:	f002 f9b1 	bl	8003d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e0:	2301      	movs	r3, #1
 80019e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ec:	f107 030c 	add.w	r3, r7, #12
 80019f0:	4619      	mov	r1, r3
 80019f2:	480c      	ldr	r0, [pc, #48]	@ (8001a24 <MX_GPIO_Init+0xcc>)
 80019f4:	f001 ff3a 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80019f8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80019fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019fe:	2301      	movs	r3, #1
 8001a00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a06:	2300      	movs	r3, #0
 8001a08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0a:	f107 030c 	add.w	r3, r7, #12
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4805      	ldr	r0, [pc, #20]	@ (8001a28 <MX_GPIO_Init+0xd0>)
 8001a12:	f001 ff2b 	bl	800386c <HAL_GPIO_Init>

}
 8001a16:	bf00      	nop
 8001a18:	3720      	adds	r7, #32
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	40023800 	.word	0x40023800
 8001a24:	40020800 	.word	0x40020800
 8001a28:	40020400 	.word	0x40020400

08001a2c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a30:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a32:	4a13      	ldr	r2, [pc, #76]	@ (8001a80 <MX_I2C1_Init+0x54>)
 8001a34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a36:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a38:	4a12      	ldr	r2, [pc, #72]	@ (8001a84 <MX_I2C1_Init+0x58>)
 8001a3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a48:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a50:	4b0a      	ldr	r3, [pc, #40]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a56:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a5c:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a62:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a68:	4804      	ldr	r0, [pc, #16]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a6a:	f002 f981 	bl	8003d70 <HAL_I2C_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a74:	f000 f9fa 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20006b58 	.word	0x20006b58
 8001a80:	40005400 	.word	0x40005400
 8001a84:	000186a0 	.word	0x000186a0

08001a88 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08a      	sub	sp, #40	@ 0x28
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a90:	f107 0314 	add.w	r3, r7, #20
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]
 8001a9c:	60da      	str	r2, [r3, #12]
 8001a9e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a19      	ldr	r2, [pc, #100]	@ (8001b0c <HAL_I2C_MspInit+0x84>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d12c      	bne.n	8001b04 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	4b18      	ldr	r3, [pc, #96]	@ (8001b10 <HAL_I2C_MspInit+0x88>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	4a17      	ldr	r2, [pc, #92]	@ (8001b10 <HAL_I2C_MspInit+0x88>)
 8001ab4:	f043 0302 	orr.w	r3, r3, #2
 8001ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aba:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <HAL_I2C_MspInit+0x88>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	613b      	str	r3, [r7, #16]
 8001ac4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ac6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001aca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001acc:	2312      	movs	r3, #18
 8001ace:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ad8:	2304      	movs	r3, #4
 8001ada:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	480c      	ldr	r0, [pc, #48]	@ (8001b14 <HAL_I2C_MspInit+0x8c>)
 8001ae4:	f001 fec2 	bl	800386c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ae8:	2300      	movs	r3, #0
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	4b08      	ldr	r3, [pc, #32]	@ (8001b10 <HAL_I2C_MspInit+0x88>)
 8001aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af0:	4a07      	ldr	r2, [pc, #28]	@ (8001b10 <HAL_I2C_MspInit+0x88>)
 8001af2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001af6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001af8:	4b05      	ldr	r3, [pc, #20]	@ (8001b10 <HAL_I2C_MspInit+0x88>)
 8001afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b04:	bf00      	nop
 8001b06:	3728      	adds	r7, #40	@ 0x28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40005400 	.word	0x40005400
 8001b10:	40023800 	.word	0x40023800
 8001b14:	40020400 	.word	0x40020400

08001b18 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a0b      	ldr	r2, [pc, #44]	@ (8001b54 <HAL_I2C_MspDeInit+0x3c>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d10f      	bne.n	8001b4a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b58 <HAL_I2C_MspDeInit+0x40>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b58 <HAL_I2C_MspDeInit+0x40>)
 8001b30:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001b34:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001b36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b3a:	4808      	ldr	r0, [pc, #32]	@ (8001b5c <HAL_I2C_MspDeInit+0x44>)
 8001b3c:	f002 f81a 	bl	8003b74 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001b40:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b44:	4805      	ldr	r0, [pc, #20]	@ (8001b5c <HAL_I2C_MspDeInit+0x44>)
 8001b46:	f002 f815 	bl	8003b74 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40005400 	.word	0x40005400
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40020400 	.word	0x40020400

08001b60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b64:	b087      	sub	sp, #28
 8001b66:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b68:	f001 f8d6 	bl	8002d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b6c:	f000 f916 	bl	8001d9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b70:	f7ff fef2 	bl	8001958 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b74:	f7ff fcd6 	bl	8001524 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001b78:	f000 fee0 	bl	800293c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001b7c:	f000 fc48 	bl	8002410 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001b80:	f000 fc96 	bl	80024b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b84:	f000 fce8 	bl	8002558 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001b88:	f000 fd4a 	bl	8002620 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001b8c:	f000 feac 	bl	80028e8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001b90:	f7ff ff4c 	bl	8001a2c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //reset_I2C();
  MPU6050_Init();
 8001b94:	f009 fa38 	bl	800b008 <MPU6050_Init>
  MPU6050_CalibGz(&MPU6050,1000);
 8001b98:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b9c:	4870      	ldr	r0, [pc, #448]	@ (8001d60 <main+0x200>)
 8001b9e:	f009 fb39 	bl	800b214 <MPU6050_CalibGz>
  HAL_TIM_Base_Start_IT(&htim1);
 8001ba2:	4870      	ldr	r0, [pc, #448]	@ (8001d64 <main+0x204>)
 8001ba4:	f003 fde0 	bl	8005768 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); //LEFT
 8001ba8:	213c      	movs	r1, #60	@ 0x3c
 8001baa:	486f      	ldr	r0, [pc, #444]	@ (8001d68 <main+0x208>)
 8001bac:	f004 f872 	bl	8005c94 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL); //RIGHT
 8001bb0:	213c      	movs	r1, #60	@ 0x3c
 8001bb2:	486e      	ldr	r0, [pc, #440]	@ (8001d6c <main+0x20c>)
 8001bb4:	f004 f86e 	bl	8005c94 <HAL_TIM_Encoder_Start_IT>

	// --- PWM start ---
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001bb8:	2100      	movs	r1, #0
 8001bba:	486d      	ldr	r0, [pc, #436]	@ (8001d70 <main+0x210>)
 8001bbc:	f003 fe86 	bl	80058cc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001bc0:	2104      	movs	r1, #4
 8001bc2:	486b      	ldr	r0, [pc, #428]	@ (8001d70 <main+0x210>)
 8001bc4:	f003 fe82 	bl	80058cc <HAL_TIM_PWM_Start>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2019      	movs	r0, #25
 8001bce:	f001 fa14 	bl	8002ffa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001bd2:	2019      	movs	r0, #25
 8001bd4:	f001 fa2d 	bl	8003032 <HAL_NVIC_EnableIRQ>

	// --- Base timer for control loop (interrupt) ---
    // Khoi tao 2 banh xe
    //10 1.2 0.03
  Motor_Init(&Left_motor, LEFT,GPIOB, GPIO_PIN_12, GPIOB, GPIO_PIN_13,&htim3, TIM_CHANNEL_1, &htim2, 350, 0, 0);
 8001bd8:	4b63      	ldr	r3, [pc, #396]	@ (8001d68 <main+0x208>)
 8001bda:	9304      	str	r3, [sp, #16]
 8001bdc:	2300      	movs	r3, #0
 8001bde:	9303      	str	r3, [sp, #12]
 8001be0:	4b63      	ldr	r3, [pc, #396]	@ (8001d70 <main+0x210>)
 8001be2:	9302      	str	r3, [sp, #8]
 8001be4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001be8:	9301      	str	r3, [sp, #4]
 8001bea:	4b62      	ldr	r3, [pc, #392]	@ (8001d74 <main+0x214>)
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	ed9f 1a62 	vldr	s2, [pc, #392]	@ 8001d78 <main+0x218>
 8001bf2:	eddf 0a61 	vldr	s1, [pc, #388]	@ 8001d78 <main+0x218>
 8001bf6:	ed9f 0a61 	vldr	s0, [pc, #388]	@ 8001d7c <main+0x21c>
 8001bfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bfe:	4a5d      	ldr	r2, [pc, #372]	@ (8001d74 <main+0x214>)
 8001c00:	2100      	movs	r1, #0
 8001c02:	485f      	ldr	r0, [pc, #380]	@ (8001d80 <main+0x220>)
 8001c04:	f008 ff80 	bl	800ab08 <Motor_Init>
  Motor_Init(&Right_motor,RIGHT,GPIOB, GPIO_PIN_14, GPIOB, GPIO_PIN_15,&htim3, TIM_CHANNEL_2, &htim4	, 300, 0, 0);
 8001c08:	4b58      	ldr	r3, [pc, #352]	@ (8001d6c <main+0x20c>)
 8001c0a:	9304      	str	r3, [sp, #16]
 8001c0c:	2304      	movs	r3, #4
 8001c0e:	9303      	str	r3, [sp, #12]
 8001c10:	4b57      	ldr	r3, [pc, #348]	@ (8001d70 <main+0x210>)
 8001c12:	9302      	str	r3, [sp, #8]
 8001c14:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c18:	9301      	str	r3, [sp, #4]
 8001c1a:	4b56      	ldr	r3, [pc, #344]	@ (8001d74 <main+0x214>)
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	ed9f 1a56 	vldr	s2, [pc, #344]	@ 8001d78 <main+0x218>
 8001c22:	eddf 0a55 	vldr	s1, [pc, #340]	@ 8001d78 <main+0x218>
 8001c26:	ed9f 0a57 	vldr	s0, [pc, #348]	@ 8001d84 <main+0x224>
 8001c2a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c2e:	4a51      	ldr	r2, [pc, #324]	@ (8001d74 <main+0x214>)
 8001c30:	2101      	movs	r1, #1
 8001c32:	4855      	ldr	r0, [pc, #340]	@ (8001d88 <main+0x228>)
 8001c34:	f008 ff68 	bl	800ab08 <Motor_Init>

   // Khoi tao PID
  PID(&LPID, &(pLeft->cur_speed),&(pLeft->Pid_output),&(pLeft->target_speed),pLeft->kp, pLeft->ki, pLeft->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001c38:	4b54      	ldr	r3, [pc, #336]	@ (8001d8c <main+0x22c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001c40:	4b52      	ldr	r3, [pc, #328]	@ (8001d8c <main+0x22c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001c48:	4b50      	ldr	r3, [pc, #320]	@ (8001d8c <main+0x22c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001c50:	4b4e      	ldr	r3, [pc, #312]	@ (8001d8c <main+0x22c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6a1b      	ldr	r3, [r3, #32]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7fe fc8e 	bl	8000578 <__aeabi_f2d>
 8001c5c:	4680      	mov	r8, r0
 8001c5e:	4689      	mov	r9, r1
 8001c60:	4b4a      	ldr	r3, [pc, #296]	@ (8001d8c <main+0x22c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7fe fc86 	bl	8000578 <__aeabi_f2d>
 8001c6c:	4682      	mov	sl, r0
 8001c6e:	468b      	mov	fp, r1
 8001c70:	4b46      	ldr	r3, [pc, #280]	@ (8001d8c <main+0x22c>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7fe fc7e 	bl	8000578 <__aeabi_f2d>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	9301      	str	r3, [sp, #4]
 8001c80:	2301      	movs	r3, #1
 8001c82:	9300      	str	r3, [sp, #0]
 8001c84:	ec41 0b12 	vmov	d2, r0, r1
 8001c88:	ec4b ab11 	vmov	d1, sl, fp
 8001c8c:	ec49 8b10 	vmov	d0, r8, r9
 8001c90:	4633      	mov	r3, r6
 8001c92:	462a      	mov	r2, r5
 8001c94:	4621      	mov	r1, r4
 8001c96:	483e      	ldr	r0, [pc, #248]	@ (8001d90 <main+0x230>)
 8001c98:	f009 feba 	bl	800ba10 <PID>
  PID_SetMode(&LPID, _PID_MODE_AUTOMATIC);
 8001c9c:	2101      	movs	r1, #1
 8001c9e:	483c      	ldr	r0, [pc, #240]	@ (8001d90 <main+0x230>)
 8001ca0:	f009 ffec 	bl	800bc7c <PID_SetMode>
  PID_SetSampleTime(&LPID, 2);
 8001ca4:	2102      	movs	r1, #2
 8001ca6:	483a      	ldr	r0, [pc, #232]	@ (8001d90 <main+0x230>)
 8001ca8:	f00a f95c 	bl	800bf64 <PID_SetSampleTime>
  PID_SetOutputLimits(&LPID, -3199, 3199);
 8001cac:	ed9f 1b28 	vldr	d1, [pc, #160]	@ 8001d50 <main+0x1f0>
 8001cb0:	ed9f 0b29 	vldr	d0, [pc, #164]	@ 8001d58 <main+0x1f8>
 8001cb4:	4836      	ldr	r0, [pc, #216]	@ (8001d90 <main+0x230>)
 8001cb6:	f009 ffff 	bl	800bcb8 <PID_SetOutputLimits>

  PID(&RPID,&(pRight->cur_speed),&(pRight->Pid_output), &(pRight->target_speed),pRight->kp, pRight->ki, pRight->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001cba:	4b36      	ldr	r3, [pc, #216]	@ (8001d94 <main+0x234>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001cc2:	4b34      	ldr	r3, [pc, #208]	@ (8001d94 <main+0x234>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001cca:	4b32      	ldr	r3, [pc, #200]	@ (8001d94 <main+0x234>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001cd2:	4b30      	ldr	r3, [pc, #192]	@ (8001d94 <main+0x234>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	6a1b      	ldr	r3, [r3, #32]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe fc4d 	bl	8000578 <__aeabi_f2d>
 8001cde:	4680      	mov	r8, r0
 8001ce0:	4689      	mov	r9, r1
 8001ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8001d94 <main+0x234>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fc45 	bl	8000578 <__aeabi_f2d>
 8001cee:	4682      	mov	sl, r0
 8001cf0:	468b      	mov	fp, r1
 8001cf2:	4b28      	ldr	r3, [pc, #160]	@ (8001d94 <main+0x234>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7fe fc3d 	bl	8000578 <__aeabi_f2d>
 8001cfe:	2300      	movs	r3, #0
 8001d00:	9301      	str	r3, [sp, #4]
 8001d02:	2301      	movs	r3, #1
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	ec41 0b12 	vmov	d2, r0, r1
 8001d0a:	ec4b ab11 	vmov	d1, sl, fp
 8001d0e:	ec49 8b10 	vmov	d0, r8, r9
 8001d12:	4633      	mov	r3, r6
 8001d14:	462a      	mov	r2, r5
 8001d16:	4621      	mov	r1, r4
 8001d18:	481f      	ldr	r0, [pc, #124]	@ (8001d98 <main+0x238>)
 8001d1a:	f009 fe79 	bl	800ba10 <PID>
  PID_SetMode(&RPID, _PID_MODE_AUTOMATIC);
 8001d1e:	2101      	movs	r1, #1
 8001d20:	481d      	ldr	r0, [pc, #116]	@ (8001d98 <main+0x238>)
 8001d22:	f009 ffab 	bl	800bc7c <PID_SetMode>
  PID_SetSampleTime(&RPID, 2);
 8001d26:	2102      	movs	r1, #2
 8001d28:	481b      	ldr	r0, [pc, #108]	@ (8001d98 <main+0x238>)
 8001d2a:	f00a f91b 	bl	800bf64 <PID_SetSampleTime>
  PID_SetOutputLimits(&RPID, -3199, 3199);
 8001d2e:	ed9f 1b08 	vldr	d1, [pc, #32]	@ 8001d50 <main+0x1f0>
 8001d32:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8001d58 <main+0x1f8>
 8001d36:	4818      	ldr	r0, [pc, #96]	@ (8001d98 <main+0x238>)
 8001d38:	f009 ffbe 	bl	800bcb8 <PID_SetOutputLimits>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001d3c:	f006 f910 	bl	8007f60 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001d40:	f7ff fc18 	bl	8001574 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001d44:	f006 f930 	bl	8007fa8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <main+0x1e8>
 8001d4c:	f3af 8000 	nop.w
 8001d50:	00000000 	.word	0x00000000
 8001d54:	40a8fe00 	.word	0x40a8fe00
 8001d58:	00000000 	.word	0x00000000
 8001d5c:	c0a8fe00 	.word	0xc0a8fe00
 8001d60:	2000c240 	.word	0x2000c240
 8001d64:	20006d40 	.word	0x20006d40
 8001d68:	20006d88 	.word	0x20006d88
 8001d6c:	20006e18 	.word	0x20006e18
 8001d70:	20006dd0 	.word	0x20006dd0
 8001d74:	40020400 	.word	0x40020400
 8001d78:	00000000 	.word	0x00000000
 8001d7c:	43af0000 	.word	0x43af0000
 8001d80:	20006bb0 	.word	0x20006bb0
 8001d84:	43960000 	.word	0x43960000
 8001d88:	20006c00 	.word	0x20006c00
 8001d8c:	20000000 	.word	0x20000000
 8001d90:	20006cc0 	.word	0x20006cc0
 8001d94:	20000004 	.word	0x20000004
 8001d98:	20006c50 	.word	0x20006c50

08001d9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b094      	sub	sp, #80	@ 0x50
 8001da0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001da2:	f107 0320 	add.w	r3, r7, #32
 8001da6:	2230      	movs	r2, #48	@ 0x30
 8001da8:	2100      	movs	r1, #0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f01a fed0 	bl	801cb50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001db0:	f107 030c 	add.w	r3, r7, #12
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	4b27      	ldr	r3, [pc, #156]	@ (8001e64 <SystemClock_Config+0xc8>)
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc8:	4a26      	ldr	r2, [pc, #152]	@ (8001e64 <SystemClock_Config+0xc8>)
 8001dca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dce:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd0:	4b24      	ldr	r3, [pc, #144]	@ (8001e64 <SystemClock_Config+0xc8>)
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ddc:	2300      	movs	r3, #0
 8001dde:	607b      	str	r3, [r7, #4]
 8001de0:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <SystemClock_Config+0xcc>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a20      	ldr	r2, [pc, #128]	@ (8001e68 <SystemClock_Config+0xcc>)
 8001de6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001dea:	6013      	str	r3, [r2, #0]
 8001dec:	4b1e      	ldr	r3, [pc, #120]	@ (8001e68 <SystemClock_Config+0xcc>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e00:	2310      	movs	r3, #16
 8001e02:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e04:	2302      	movs	r3, #2
 8001e06:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e0c:	2308      	movs	r3, #8
 8001e0e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001e10:	2340      	movs	r3, #64	@ 0x40
 8001e12:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e14:	2302      	movs	r3, #2
 8001e16:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e18:	2304      	movs	r3, #4
 8001e1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e1c:	f107 0320 	add.w	r3, r7, #32
 8001e20:	4618      	mov	r0, r3
 8001e22:	f002 fff9 	bl	8004e18 <HAL_RCC_OscConfig>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e2c:	f000 f81e 	bl	8001e6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e30:	230f      	movs	r3, #15
 8001e32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e34:	2302      	movs	r3, #2
 8001e36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e46:	f107 030c 	add.w	r3, r7, #12
 8001e4a:	2103      	movs	r1, #3
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f003 fa5b 	bl	8005308 <HAL_RCC_ClockConfig>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001e58:	f000 f808 	bl	8001e6c <Error_Handler>
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3750      	adds	r7, #80	@ 0x50
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40023800 	.word	0x40023800
 8001e68:	40007000 	.word	0x40007000

08001e6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e70:	b672      	cpsid	i
}
 8001e72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <Error_Handler+0x8>

08001e78 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001e82:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb4 <microros_allocate+0x3c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	461a      	mov	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <microros_allocate+0x3c>)
 8001e90:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001e92:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <microros_allocate+0x40>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	461a      	mov	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <microros_allocate+0x40>)
 8001ea0:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7ff f8ee 	bl	8001084 <pvPortMallocMicroROS>
 8001ea8:	4603      	mov	r3, r0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	20006d30 	.word	0x20006d30
 8001eb8:	20006d34 	.word	0x20006d34

08001ebc <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d00c      	beq.n	8001ee6 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff f9fd 	bl	80012cc <getBlockSize>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	4a06      	ldr	r2, [pc, #24]	@ (8001ef0 <microros_deallocate+0x34>)
 8001ed6:	6812      	ldr	r2, [r2, #0]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	461a      	mov	r2, r3
 8001edc:	4b04      	ldr	r3, [pc, #16]	@ (8001ef0 <microros_deallocate+0x34>)
 8001ede:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff f997 	bl	8001214 <vPortFreeMicroROS>
  }
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20006d34 	.word	0x20006d34

08001ef4 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001f00:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <microros_reallocate+0x64>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	461a      	mov	r2, r3
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	4413      	add	r3, r2
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <microros_reallocate+0x64>)
 8001f0e:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001f10:	4b12      	ldr	r3, [pc, #72]	@ (8001f5c <microros_reallocate+0x68>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	461a      	mov	r2, r3
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	4413      	add	r3, r2
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f5c <microros_reallocate+0x68>)
 8001f1e:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d104      	bne.n	8001f30 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8001f26:	68b8      	ldr	r0, [r7, #8]
 8001f28:	f7ff f8ac 	bl	8001084 <pvPortMallocMicroROS>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	e00e      	b.n	8001f4e <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	f7ff f9cb 	bl	80012cc <getBlockSize>
 8001f36:	4603      	mov	r3, r0
 8001f38:	4a08      	ldr	r2, [pc, #32]	@ (8001f5c <microros_reallocate+0x68>)
 8001f3a:	6812      	ldr	r2, [r2, #0]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	461a      	mov	r2, r3
 8001f40:	4b06      	ldr	r3, [pc, #24]	@ (8001f5c <microros_reallocate+0x68>)
 8001f42:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8001f44:	68b9      	ldr	r1, [r7, #8]
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f7ff f9de 	bl	8001308 <pvPortReallocMicroROS>
 8001f4c:	4603      	mov	r3, r0
  }
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20006d30 	.word	0x20006d30
 8001f5c:	20006d34 	.word	0x20006d34

08001f60 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	68ba      	ldr	r2, [r7, #8]
 8001f70:	fb02 f303 	mul.w	r3, r2, r3
 8001f74:	4a0c      	ldr	r2, [pc, #48]	@ (8001fa8 <microros_zero_allocate+0x48>)
 8001f76:	6812      	ldr	r2, [r2, #0]
 8001f78:	4413      	add	r3, r2
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa8 <microros_zero_allocate+0x48>)
 8001f7e:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	68ba      	ldr	r2, [r7, #8]
 8001f84:	fb02 f303 	mul.w	r3, r2, r3
 8001f88:	4a08      	ldr	r2, [pc, #32]	@ (8001fac <microros_zero_allocate+0x4c>)
 8001f8a:	6812      	ldr	r2, [r2, #0]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	461a      	mov	r2, r3
 8001f90:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <microros_zero_allocate+0x4c>)
 8001f92:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8001f94:	68b9      	ldr	r1, [r7, #8]
 8001f96:	68f8      	ldr	r0, [r7, #12]
 8001f98:	f7ff f9e3 	bl	8001362 <pvPortCallocMicroROS>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20006d30 	.word	0x20006d30
 8001fac:	20006d34 	.word	0x20006d34

08001fb0 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8001fb0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001fb4:	b086      	sub	sp, #24
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8001fc2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fc6:	a320      	add	r3, pc, #128	@ (adr r3, 8002048 <UTILS_NanosecondsToTimespec+0x98>)
 8001fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fcc:	f7fe fe74 	bl	8000cb8 <__aeabi_ldivmod>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	6879      	ldr	r1, [r7, #4]
 8001fd6:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8001fda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fde:	a31a      	add	r3, pc, #104	@ (adr r3, 8002048 <UTILS_NanosecondsToTimespec+0x98>)
 8001fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe4:	f7fe fe68 	bl	8000cb8 <__aeabi_ldivmod>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	da20      	bge.n	8002036 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	4a11      	ldr	r2, [pc, #68]	@ (8002040 <UTILS_NanosecondsToTimespec+0x90>)
 8001ffa:	fb82 1203 	smull	r1, r2, r2, r3
 8001ffe:	1712      	asrs	r2, r2, #28
 8002000:	17db      	asrs	r3, r3, #31
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	3301      	adds	r3, #1
 8002006:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200e:	6979      	ldr	r1, [r7, #20]
 8002010:	17c8      	asrs	r0, r1, #31
 8002012:	460c      	mov	r4, r1
 8002014:	4605      	mov	r5, r0
 8002016:	ebb2 0804 	subs.w	r8, r2, r4
 800201a:	eb63 0905 	sbc.w	r9, r3, r5
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	4906      	ldr	r1, [pc, #24]	@ (8002044 <UTILS_NanosecondsToTimespec+0x94>)
 800202c:	fb01 f303 	mul.w	r3, r1, r3
 8002030:	441a      	add	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	609a      	str	r2, [r3, #8]
    }
}
 8002036:	bf00      	nop
 8002038:	3718      	adds	r7, #24
 800203a:	46bd      	mov	sp, r7
 800203c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002040:	44b82fa1 	.word	0x44b82fa1
 8002044:	3b9aca00 	.word	0x3b9aca00
 8002048:	3b9aca00 	.word	0x3b9aca00
 800204c:	00000000 	.word	0x00000000

08002050 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002054:	b08e      	sub	sp, #56	@ 0x38
 8002056:	af00      	add	r7, sp, #0
 8002058:	6278      	str	r0, [r7, #36]	@ 0x24
 800205a:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 800205c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002060:	2300      	movs	r3, #0
 8002062:	6013      	str	r3, [r2, #0]
 8002064:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002066:	f04f 0200 	mov.w	r2, #0
 800206a:	f04f 0300 	mov.w	r3, #0
 800206e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002072:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002076:	4618      	mov	r0, r3
 8002078:	f007 fb42 	bl	8009700 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 800207c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207e:	17da      	asrs	r2, r3, #31
 8002080:	61bb      	str	r3, [r7, #24]
 8002082:	61fa      	str	r2, [r7, #28]
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	f04f 0300 	mov.w	r3, #0
 800208c:	69b9      	ldr	r1, [r7, #24]
 800208e:	000b      	movs	r3, r1
 8002090:	2200      	movs	r2, #0
 8002092:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002098:	2200      	movs	r2, #0
 800209a:	461c      	mov	r4, r3
 800209c:	4615      	mov	r5, r2
 800209e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80020a2:	1911      	adds	r1, r2, r4
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	416b      	adcs	r3, r5
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80020ae:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80020b2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	f04f 0400 	mov.w	r4, #0
 80020be:	f04f 0500 	mov.w	r5, #0
 80020c2:	015d      	lsls	r5, r3, #5
 80020c4:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80020c8:	0154      	lsls	r4, r2, #5
 80020ca:	4622      	mov	r2, r4
 80020cc:	462b      	mov	r3, r5
 80020ce:	ebb2 0800 	subs.w	r8, r2, r0
 80020d2:	eb63 0901 	sbc.w	r9, r3, r1
 80020d6:	f04f 0200 	mov.w	r2, #0
 80020da:	f04f 0300 	mov.w	r3, #0
 80020de:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80020e2:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80020e6:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80020ea:	4690      	mov	r8, r2
 80020ec:	4699      	mov	r9, r3
 80020ee:	eb18 0a00 	adds.w	sl, r8, r0
 80020f2:	eb49 0b01 	adc.w	fp, r9, r1
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	f04f 0300 	mov.w	r3, #0
 80020fe:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002102:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002106:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800210a:	ebb2 040a 	subs.w	r4, r2, sl
 800210e:	603c      	str	r4, [r7, #0]
 8002110:	eb63 030b 	sbc.w	r3, r3, fp
 8002114:	607b      	str	r3, [r7, #4]
 8002116:	e9d7 4500 	ldrd	r4, r5, [r7]
 800211a:	4623      	mov	r3, r4
 800211c:	181b      	adds	r3, r3, r0
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	462b      	mov	r3, r5
 8002122:	eb41 0303 	adc.w	r3, r1, r3
 8002126:	617b      	str	r3, [r7, #20]
 8002128:	6a3a      	ldr	r2, [r7, #32]
 800212a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800212e:	f7ff ff3f 	bl	8001fb0 <UTILS_NanosecondsToTimespec>

    return 0;
 8002132:	2300      	movs	r3, #0
 8002134:	4618      	mov	r0, r3
 8002136:	3738      	adds	r7, #56	@ 0x38
 8002138:	46bd      	mov	sp, r7
 800213a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	607b      	str	r3, [r7, #4]
 800214a:	4b12      	ldr	r3, [pc, #72]	@ (8002194 <HAL_MspInit+0x54>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	4a11      	ldr	r2, [pc, #68]	@ (8002194 <HAL_MspInit+0x54>)
 8002150:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002154:	6453      	str	r3, [r2, #68]	@ 0x44
 8002156:	4b0f      	ldr	r3, [pc, #60]	@ (8002194 <HAL_MspInit+0x54>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	603b      	str	r3, [r7, #0]
 8002166:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <HAL_MspInit+0x54>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <HAL_MspInit+0x54>)
 800216c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002170:	6413      	str	r3, [r2, #64]	@ 0x40
 8002172:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <HAL_MspInit+0x54>)
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800217a:	603b      	str	r3, [r7, #0]
 800217c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800217e:	2200      	movs	r2, #0
 8002180:	210f      	movs	r1, #15
 8002182:	f06f 0001 	mvn.w	r0, #1
 8002186:	f000 ff38 	bl	8002ffa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800218a:	bf00      	nop
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40023800 	.word	0x40023800

08002198 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <NMI_Handler+0x4>

080021a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021a4:	bf00      	nop
 80021a6:	e7fd      	b.n	80021a4 <HardFault_Handler+0x4>

080021a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021ac:	bf00      	nop
 80021ae:	e7fd      	b.n	80021ac <MemManage_Handler+0x4>

080021b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021b4:	bf00      	nop
 80021b6:	e7fd      	b.n	80021b4 <BusFault_Handler+0x4>

080021b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <UsageFault_Handler+0x4>

080021c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021d2:	f000 fdf3 	bl	8002dbc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80021d6:	f007 fc1d 	bl	8009a14 <xTaskGetSchedulerState>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d001      	beq.n	80021e4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80021e0:	f008 fa12 	bl	800a608 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80021ec:	4802      	ldr	r0, [pc, #8]	@ (80021f8 <DMA1_Stream5_IRQHandler+0x10>)
 80021ee:	f001 f8d3 	bl	8003398 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20006ef0 	.word	0x20006ef0

080021fc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002200:	4802      	ldr	r0, [pc, #8]	@ (800220c <DMA1_Stream6_IRQHandler+0x10>)
 8002202:	f001 f8c9 	bl	8003398 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20006f50 	.word	0x20006f50

08002210 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002214:	4802      	ldr	r0, [pc, #8]	@ (8002220 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002216:	f003 fdeb 	bl	8005df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20006d40 	.word	0x20006d40

08002224 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002228:	4802      	ldr	r0, [pc, #8]	@ (8002234 <TIM2_IRQHandler+0x10>)
 800222a:	f003 fde1 	bl	8005df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20006d88 	.word	0x20006d88

08002238 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800223c:	4802      	ldr	r0, [pc, #8]	@ (8002248 <TIM4_IRQHandler+0x10>)
 800223e:	f003 fdd7 	bl	8005df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20006e18 	.word	0x20006e18

0800224c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002250:	4802      	ldr	r0, [pc, #8]	@ (800225c <USART2_IRQHandler+0x10>)
 8002252:	f004 fd33 	bl	8006cbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20006ea8 	.word	0x20006ea8

08002260 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return 1;
 8002264:	2301      	movs	r3, #1
}
 8002266:	4618      	mov	r0, r3
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <_kill>:

int _kill(int pid, int sig)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800227a:	f01a fd6d 	bl	801cd58 <__errno>
 800227e:	4603      	mov	r3, r0
 8002280:	2216      	movs	r2, #22
 8002282:	601a      	str	r2, [r3, #0]
  return -1;
 8002284:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002288:	4618      	mov	r0, r3
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <_exit>:

void _exit (int status)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002298:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f7ff ffe7 	bl	8002270 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022a2:	bf00      	nop
 80022a4:	e7fd      	b.n	80022a2 <_exit+0x12>

080022a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b086      	sub	sp, #24
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	60f8      	str	r0, [r7, #12]
 80022ae:	60b9      	str	r1, [r7, #8]
 80022b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	e00a      	b.n	80022ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022b8:	f3af 8000 	nop.w
 80022bc:	4601      	mov	r1, r0
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	1c5a      	adds	r2, r3, #1
 80022c2:	60ba      	str	r2, [r7, #8]
 80022c4:	b2ca      	uxtb	r2, r1
 80022c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	3301      	adds	r3, #1
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	697a      	ldr	r2, [r7, #20]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	dbf0      	blt.n	80022b8 <_read+0x12>
  }

  return len;
 80022d6:	687b      	ldr	r3, [r7, #4]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ec:	2300      	movs	r3, #0
 80022ee:	617b      	str	r3, [r7, #20]
 80022f0:	e009      	b.n	8002306 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	1c5a      	adds	r2, r3, #1
 80022f6:	60ba      	str	r2, [r7, #8]
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	3301      	adds	r3, #1
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	429a      	cmp	r2, r3
 800230c:	dbf1      	blt.n	80022f2 <_write+0x12>
  }
  return len;
 800230e:	687b      	ldr	r3, [r7, #4]
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <_close>:

int _close(int file)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002320:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002324:	4618      	mov	r0, r3
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002340:	605a      	str	r2, [r3, #4]
  return 0;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <_isatty>:

int _isatty(int file)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002358:	2301      	movs	r3, #1
}
 800235a:	4618      	mov	r0, r3
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr

08002366 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002366:	b480      	push	{r7}
 8002368:	b085      	sub	sp, #20
 800236a:	af00      	add	r7, sp, #0
 800236c:	60f8      	str	r0, [r7, #12]
 800236e:	60b9      	str	r1, [r7, #8]
 8002370:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002388:	4a14      	ldr	r2, [pc, #80]	@ (80023dc <_sbrk+0x5c>)
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <_sbrk+0x60>)
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002394:	4b13      	ldr	r3, [pc, #76]	@ (80023e4 <_sbrk+0x64>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d102      	bne.n	80023a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800239c:	4b11      	ldr	r3, [pc, #68]	@ (80023e4 <_sbrk+0x64>)
 800239e:	4a12      	ldr	r2, [pc, #72]	@ (80023e8 <_sbrk+0x68>)
 80023a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023a2:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <_sbrk+0x64>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4413      	add	r3, r2
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d207      	bcs.n	80023c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b0:	f01a fcd2 	bl	801cd58 <__errno>
 80023b4:	4603      	mov	r3, r0
 80023b6:	220c      	movs	r2, #12
 80023b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023be:	e009      	b.n	80023d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c0:	4b08      	ldr	r3, [pc, #32]	@ (80023e4 <_sbrk+0x64>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023c6:	4b07      	ldr	r3, [pc, #28]	@ (80023e4 <_sbrk+0x64>)
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4413      	add	r3, r2
 80023ce:	4a05      	ldr	r2, [pc, #20]	@ (80023e4 <_sbrk+0x64>)
 80023d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023d2:	68fb      	ldr	r3, [r7, #12]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20020000 	.word	0x20020000
 80023e0:	00000400 	.word	0x00000400
 80023e4:	20006d3c 	.word	0x20006d3c
 80023e8:	200118a0 	.word	0x200118a0

080023ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023f0:	4b06      	ldr	r3, [pc, #24]	@ (800240c <SystemInit+0x20>)
 80023f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f6:	4a05      	ldr	r2, [pc, #20]	@ (800240c <SystemInit+0x20>)
 80023f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	e000ed00 	.word	0xe000ed00

08002410 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002416:	f107 0308 	add.w	r3, r7, #8
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]
 8002420:	609a      	str	r2, [r3, #8]
 8002422:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002424:	463b      	mov	r3, r7
 8002426:	2200      	movs	r2, #0
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800242c:	4b1e      	ldr	r3, [pc, #120]	@ (80024a8 <MX_TIM1_Init+0x98>)
 800242e:	4a1f      	ldr	r2, [pc, #124]	@ (80024ac <MX_TIM1_Init+0x9c>)
 8002430:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 8002432:	4b1d      	ldr	r3, [pc, #116]	@ (80024a8 <MX_TIM1_Init+0x98>)
 8002434:	223f      	movs	r2, #63	@ 0x3f
 8002436:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002438:	4b1b      	ldr	r3, [pc, #108]	@ (80024a8 <MX_TIM1_Init+0x98>)
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 800243e:	4b1a      	ldr	r3, [pc, #104]	@ (80024a8 <MX_TIM1_Init+0x98>)
 8002440:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002444:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002446:	4b18      	ldr	r3, [pc, #96]	@ (80024a8 <MX_TIM1_Init+0x98>)
 8002448:	2200      	movs	r2, #0
 800244a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800244c:	4b16      	ldr	r3, [pc, #88]	@ (80024a8 <MX_TIM1_Init+0x98>)
 800244e:	2200      	movs	r2, #0
 8002450:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002452:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <MX_TIM1_Init+0x98>)
 8002454:	2200      	movs	r2, #0
 8002456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002458:	4813      	ldr	r0, [pc, #76]	@ (80024a8 <MX_TIM1_Init+0x98>)
 800245a:	f003 f935 	bl	80056c8 <HAL_TIM_Base_Init>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002464:	f7ff fd02 	bl	8001e6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002468:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800246c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800246e:	f107 0308 	add.w	r3, r7, #8
 8002472:	4619      	mov	r1, r3
 8002474:	480c      	ldr	r0, [pc, #48]	@ (80024a8 <MX_TIM1_Init+0x98>)
 8002476:	f003 fe6d 	bl	8006154 <HAL_TIM_ConfigClockSource>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002480:	f7ff fcf4 	bl	8001e6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002484:	2300      	movs	r3, #0
 8002486:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002488:	2300      	movs	r3, #0
 800248a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800248c:	463b      	mov	r3, r7
 800248e:	4619      	mov	r1, r3
 8002490:	4805      	ldr	r0, [pc, #20]	@ (80024a8 <MX_TIM1_Init+0x98>)
 8002492:	f004 fa21 	bl	80068d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800249c:	f7ff fce6 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80024a0:	bf00      	nop
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	20006d40 	.word	0x20006d40
 80024ac:	40010000 	.word	0x40010000

080024b0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08c      	sub	sp, #48	@ 0x30
 80024b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024b6:	f107 030c 	add.w	r3, r7, #12
 80024ba:	2224      	movs	r2, #36	@ 0x24
 80024bc:	2100      	movs	r1, #0
 80024be:	4618      	mov	r0, r3
 80024c0:	f01a fb46 	bl	801cb50 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024c4:	1d3b      	adds	r3, r7, #4
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024cc:	4b21      	ldr	r3, [pc, #132]	@ (8002554 <MX_TIM2_Init+0xa4>)
 80024ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002554 <MX_TIM2_Init+0xa4>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024da:	4b1e      	ldr	r3, [pc, #120]	@ (8002554 <MX_TIM2_Init+0xa4>)
 80024dc:	2200      	movs	r2, #0
 80024de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80024e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002554 <MX_TIM2_Init+0xa4>)
 80024e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002554 <MX_TIM2_Init+0xa4>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ee:	4b19      	ldr	r3, [pc, #100]	@ (8002554 <MX_TIM2_Init+0xa4>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80024f4:	2303      	movs	r3, #3
 80024f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024f8:	2300      	movs	r3, #0
 80024fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024fc:	2301      	movs	r3, #1
 80024fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002500:	2300      	movs	r3, #0
 8002502:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002504:	2300      	movs	r3, #0
 8002506:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002508:	2300      	movs	r3, #0
 800250a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800250c:	2301      	movs	r3, #1
 800250e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002510:	2300      	movs	r3, #0
 8002512:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002518:	f107 030c 	add.w	r3, r7, #12
 800251c:	4619      	mov	r1, r3
 800251e:	480d      	ldr	r0, [pc, #52]	@ (8002554 <MX_TIM2_Init+0xa4>)
 8002520:	f003 fa84 	bl	8005a2c <HAL_TIM_Encoder_Init>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800252a:	f7ff fc9f 	bl	8001e6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002532:	2300      	movs	r3, #0
 8002534:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002536:	1d3b      	adds	r3, r7, #4
 8002538:	4619      	mov	r1, r3
 800253a:	4806      	ldr	r0, [pc, #24]	@ (8002554 <MX_TIM2_Init+0xa4>)
 800253c:	f004 f9cc 	bl	80068d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002546:	f7ff fc91 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800254a:	bf00      	nop
 800254c:	3730      	adds	r7, #48	@ 0x30
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20006d88 	.word	0x20006d88

08002558 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08a      	sub	sp, #40	@ 0x28
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800255e:	f107 0320 	add.w	r3, r7, #32
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002568:	1d3b      	adds	r3, r7, #4
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
 800256e:	605a      	str	r2, [r3, #4]
 8002570:	609a      	str	r2, [r3, #8]
 8002572:	60da      	str	r2, [r3, #12]
 8002574:	611a      	str	r2, [r3, #16]
 8002576:	615a      	str	r2, [r3, #20]
 8002578:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800257a:	4b27      	ldr	r3, [pc, #156]	@ (8002618 <MX_TIM3_Init+0xc0>)
 800257c:	4a27      	ldr	r2, [pc, #156]	@ (800261c <MX_TIM3_Init+0xc4>)
 800257e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002580:	4b25      	ldr	r3, [pc, #148]	@ (8002618 <MX_TIM3_Init+0xc0>)
 8002582:	2200      	movs	r2, #0
 8002584:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002586:	4b24      	ldr	r3, [pc, #144]	@ (8002618 <MX_TIM3_Init+0xc0>)
 8002588:	2200      	movs	r2, #0
 800258a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3199;
 800258c:	4b22      	ldr	r3, [pc, #136]	@ (8002618 <MX_TIM3_Init+0xc0>)
 800258e:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8002592:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002594:	4b20      	ldr	r3, [pc, #128]	@ (8002618 <MX_TIM3_Init+0xc0>)
 8002596:	2200      	movs	r2, #0
 8002598:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800259a:	4b1f      	ldr	r3, [pc, #124]	@ (8002618 <MX_TIM3_Init+0xc0>)
 800259c:	2200      	movs	r2, #0
 800259e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80025a0:	481d      	ldr	r0, [pc, #116]	@ (8002618 <MX_TIM3_Init+0xc0>)
 80025a2:	f003 f943 	bl	800582c <HAL_TIM_PWM_Init>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80025ac:	f7ff fc5e 	bl	8001e6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b0:	2300      	movs	r3, #0
 80025b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b4:	2300      	movs	r3, #0
 80025b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025b8:	f107 0320 	add.w	r3, r7, #32
 80025bc:	4619      	mov	r1, r3
 80025be:	4816      	ldr	r0, [pc, #88]	@ (8002618 <MX_TIM3_Init+0xc0>)
 80025c0:	f004 f98a 	bl	80068d8 <HAL_TIMEx_MasterConfigSynchronization>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80025ca:	f7ff fc4f 	bl	8001e6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025ce:	2360      	movs	r3, #96	@ 0x60
 80025d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025d2:	2300      	movs	r3, #0
 80025d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025de:	1d3b      	adds	r3, r7, #4
 80025e0:	2200      	movs	r2, #0
 80025e2:	4619      	mov	r1, r3
 80025e4:	480c      	ldr	r0, [pc, #48]	@ (8002618 <MX_TIM3_Init+0xc0>)
 80025e6:	f003 fcf3 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80025f0:	f7ff fc3c 	bl	8001e6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025f4:	1d3b      	adds	r3, r7, #4
 80025f6:	2204      	movs	r2, #4
 80025f8:	4619      	mov	r1, r3
 80025fa:	4807      	ldr	r0, [pc, #28]	@ (8002618 <MX_TIM3_Init+0xc0>)
 80025fc:	f003 fce8 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002606:	f7ff fc31 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800260a:	4803      	ldr	r0, [pc, #12]	@ (8002618 <MX_TIM3_Init+0xc0>)
 800260c:	f000 f932 	bl	8002874 <HAL_TIM_MspPostInit>

}
 8002610:	bf00      	nop
 8002612:	3728      	adds	r7, #40	@ 0x28
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20006dd0 	.word	0x20006dd0
 800261c:	40000400 	.word	0x40000400

08002620 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b08c      	sub	sp, #48	@ 0x30
 8002624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002626:	f107 030c 	add.w	r3, r7, #12
 800262a:	2224      	movs	r2, #36	@ 0x24
 800262c:	2100      	movs	r1, #0
 800262e:	4618      	mov	r0, r3
 8002630:	f01a fa8e 	bl	801cb50 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002634:	1d3b      	adds	r3, r7, #4
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800263c:	4b20      	ldr	r3, [pc, #128]	@ (80026c0 <MX_TIM4_Init+0xa0>)
 800263e:	4a21      	ldr	r2, [pc, #132]	@ (80026c4 <MX_TIM4_Init+0xa4>)
 8002640:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002642:	4b1f      	ldr	r3, [pc, #124]	@ (80026c0 <MX_TIM4_Init+0xa0>)
 8002644:	2200      	movs	r2, #0
 8002646:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002648:	4b1d      	ldr	r3, [pc, #116]	@ (80026c0 <MX_TIM4_Init+0xa0>)
 800264a:	2200      	movs	r2, #0
 800264c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800264e:	4b1c      	ldr	r3, [pc, #112]	@ (80026c0 <MX_TIM4_Init+0xa0>)
 8002650:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002654:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002656:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <MX_TIM4_Init+0xa0>)
 8002658:	2200      	movs	r2, #0
 800265a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800265c:	4b18      	ldr	r3, [pc, #96]	@ (80026c0 <MX_TIM4_Init+0xa0>)
 800265e:	2200      	movs	r2, #0
 8002660:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002662:	2303      	movs	r3, #3
 8002664:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800266a:	2301      	movs	r3, #1
 800266c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800266e:	2300      	movs	r3, #0
 8002670:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002676:	2300      	movs	r3, #0
 8002678:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800267a:	2301      	movs	r3, #1
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800267e:	2300      	movs	r3, #0
 8002680:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002682:	2300      	movs	r3, #0
 8002684:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002686:	f107 030c 	add.w	r3, r7, #12
 800268a:	4619      	mov	r1, r3
 800268c:	480c      	ldr	r0, [pc, #48]	@ (80026c0 <MX_TIM4_Init+0xa0>)
 800268e:	f003 f9cd 	bl	8005a2c <HAL_TIM_Encoder_Init>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002698:	f7ff fbe8 	bl	8001e6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800269c:	2300      	movs	r3, #0
 800269e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026a0:	2300      	movs	r3, #0
 80026a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80026a4:	1d3b      	adds	r3, r7, #4
 80026a6:	4619      	mov	r1, r3
 80026a8:	4805      	ldr	r0, [pc, #20]	@ (80026c0 <MX_TIM4_Init+0xa0>)
 80026aa:	f004 f915 	bl	80068d8 <HAL_TIMEx_MasterConfigSynchronization>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80026b4:	f7ff fbda 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80026b8:	bf00      	nop
 80026ba:	3730      	adds	r7, #48	@ 0x30
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	20006e18 	.word	0x20006e18
 80026c4:	40000800 	.word	0x40000800

080026c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002710 <HAL_TIM_Base_MspInit+0x48>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d115      	bne.n	8002706 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	4b0d      	ldr	r3, [pc, #52]	@ (8002714 <HAL_TIM_Base_MspInit+0x4c>)
 80026e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002714 <HAL_TIM_Base_MspInit+0x4c>)
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80026ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002714 <HAL_TIM_Base_MspInit+0x4c>)
 80026ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2105      	movs	r1, #5
 80026fa:	2019      	movs	r0, #25
 80026fc:	f000 fc7d 	bl	8002ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002700:	2019      	movs	r0, #25
 8002702:	f000 fc96 	bl	8003032 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002706:	bf00      	nop
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40010000 	.word	0x40010000
 8002714:	40023800 	.word	0x40023800

08002718 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08c      	sub	sp, #48	@ 0x30
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002720:	f107 031c 	add.w	r3, r7, #28
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	605a      	str	r2, [r3, #4]
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	60da      	str	r2, [r3, #12]
 800272e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002738:	d134      	bne.n	80027a4 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	61bb      	str	r3, [r7, #24]
 800273e:	4b38      	ldr	r3, [pc, #224]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	4a37      	ldr	r2, [pc, #220]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	6413      	str	r3, [r2, #64]	@ 0x40
 800274a:	4b35      	ldr	r3, [pc, #212]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	61bb      	str	r3, [r7, #24]
 8002754:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002756:	2300      	movs	r3, #0
 8002758:	617b      	str	r3, [r7, #20]
 800275a:	4b31      	ldr	r3, [pc, #196]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275e:	4a30      	ldr	r2, [pc, #192]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	6313      	str	r3, [r2, #48]	@ 0x30
 8002766:	4b2e      	ldr	r3, [pc, #184]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	617b      	str	r3, [r7, #20]
 8002770:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002772:	2303      	movs	r3, #3
 8002774:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002776:	2302      	movs	r3, #2
 8002778:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277a:	2300      	movs	r3, #0
 800277c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277e:	2300      	movs	r3, #0
 8002780:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002782:	2301      	movs	r3, #1
 8002784:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002786:	f107 031c 	add.w	r3, r7, #28
 800278a:	4619      	mov	r1, r3
 800278c:	4825      	ldr	r0, [pc, #148]	@ (8002824 <HAL_TIM_Encoder_MspInit+0x10c>)
 800278e:	f001 f86d 	bl	800386c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002792:	2200      	movs	r2, #0
 8002794:	2105      	movs	r1, #5
 8002796:	201c      	movs	r0, #28
 8002798:	f000 fc2f 	bl	8002ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800279c:	201c      	movs	r0, #28
 800279e:	f000 fc48 	bl	8003032 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027a2:	e038      	b.n	8002816 <HAL_TIM_Encoder_MspInit+0xfe>
  else if(tim_encoderHandle->Instance==TIM4)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a1f      	ldr	r2, [pc, #124]	@ (8002828 <HAL_TIM_Encoder_MspInit+0x110>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d133      	bne.n	8002816 <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	613b      	str	r3, [r7, #16]
 80027b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	4a1a      	ldr	r2, [pc, #104]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 80027b8:	f043 0304 	orr.w	r3, r3, #4
 80027bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80027be:	4b18      	ldr	r3, [pc, #96]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	f003 0304 	and.w	r3, r3, #4
 80027c6:	613b      	str	r3, [r7, #16]
 80027c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	4b14      	ldr	r3, [pc, #80]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	4a13      	ldr	r2, [pc, #76]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 80027d4:	f043 0302 	orr.w	r3, r3, #2
 80027d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027da:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x108>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027de:	f003 0302 	and.w	r3, r3, #2
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027e6:	23c0      	movs	r3, #192	@ 0xc0
 80027e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ea:	2302      	movs	r3, #2
 80027ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f2:	2300      	movs	r3, #0
 80027f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80027f6:	2302      	movs	r3, #2
 80027f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027fa:	f107 031c 	add.w	r3, r7, #28
 80027fe:	4619      	mov	r1, r3
 8002800:	480a      	ldr	r0, [pc, #40]	@ (800282c <HAL_TIM_Encoder_MspInit+0x114>)
 8002802:	f001 f833 	bl	800386c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002806:	2200      	movs	r2, #0
 8002808:	2105      	movs	r1, #5
 800280a:	201e      	movs	r0, #30
 800280c:	f000 fbf5 	bl	8002ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002810:	201e      	movs	r0, #30
 8002812:	f000 fc0e 	bl	8003032 <HAL_NVIC_EnableIRQ>
}
 8002816:	bf00      	nop
 8002818:	3730      	adds	r7, #48	@ 0x30
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	40023800 	.word	0x40023800
 8002824:	40020000 	.word	0x40020000
 8002828:	40000800 	.word	0x40000800
 800282c:	40020400 	.word	0x40020400

08002830 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a0b      	ldr	r2, [pc, #44]	@ (800286c <HAL_TIM_PWM_MspInit+0x3c>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d10d      	bne.n	800285e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	4b0a      	ldr	r3, [pc, #40]	@ (8002870 <HAL_TIM_PWM_MspInit+0x40>)
 8002848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284a:	4a09      	ldr	r2, [pc, #36]	@ (8002870 <HAL_TIM_PWM_MspInit+0x40>)
 800284c:	f043 0302 	orr.w	r3, r3, #2
 8002850:	6413      	str	r3, [r2, #64]	@ 0x40
 8002852:	4b07      	ldr	r3, [pc, #28]	@ (8002870 <HAL_TIM_PWM_MspInit+0x40>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800285e:	bf00      	nop
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	40000400 	.word	0x40000400
 8002870:	40023800 	.word	0x40023800

08002874 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b088      	sub	sp, #32
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800287c:	f107 030c 	add.w	r3, r7, #12
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	609a      	str	r2, [r3, #8]
 8002888:	60da      	str	r2, [r3, #12]
 800288a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a12      	ldr	r2, [pc, #72]	@ (80028dc <HAL_TIM_MspPostInit+0x68>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d11d      	bne.n	80028d2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	60bb      	str	r3, [r7, #8]
 800289a:	4b11      	ldr	r3, [pc, #68]	@ (80028e0 <HAL_TIM_MspPostInit+0x6c>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	4a10      	ldr	r2, [pc, #64]	@ (80028e0 <HAL_TIM_MspPostInit+0x6c>)
 80028a0:	f043 0301 	orr.w	r3, r3, #1
 80028a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a6:	4b0e      	ldr	r3, [pc, #56]	@ (80028e0 <HAL_TIM_MspPostInit+0x6c>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028b2:	23c0      	movs	r3, #192	@ 0xc0
 80028b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b6:	2302      	movs	r3, #2
 80028b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028be:	2300      	movs	r3, #0
 80028c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028c2:	2302      	movs	r3, #2
 80028c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c6:	f107 030c 	add.w	r3, r7, #12
 80028ca:	4619      	mov	r1, r3
 80028cc:	4805      	ldr	r0, [pc, #20]	@ (80028e4 <HAL_TIM_MspPostInit+0x70>)
 80028ce:	f000 ffcd 	bl	800386c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80028d2:	bf00      	nop
 80028d4:	3720      	adds	r7, #32
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40000400 	.word	0x40000400
 80028e0:	40023800 	.word	0x40023800
 80028e4:	40020000 	.word	0x40020000

080028e8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028ec:	4b11      	ldr	r3, [pc, #68]	@ (8002934 <MX_USART1_UART_Init+0x4c>)
 80028ee:	4a12      	ldr	r2, [pc, #72]	@ (8002938 <MX_USART1_UART_Init+0x50>)
 80028f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80028f2:	4b10      	ldr	r3, [pc, #64]	@ (8002934 <MX_USART1_UART_Init+0x4c>)
 80028f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <MX_USART1_UART_Init+0x4c>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002900:	4b0c      	ldr	r3, [pc, #48]	@ (8002934 <MX_USART1_UART_Init+0x4c>)
 8002902:	2200      	movs	r2, #0
 8002904:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002906:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <MX_USART1_UART_Init+0x4c>)
 8002908:	2200      	movs	r2, #0
 800290a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800290c:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <MX_USART1_UART_Init+0x4c>)
 800290e:	220c      	movs	r2, #12
 8002910:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002912:	4b08      	ldr	r3, [pc, #32]	@ (8002934 <MX_USART1_UART_Init+0x4c>)
 8002914:	2200      	movs	r2, #0
 8002916:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002918:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <MX_USART1_UART_Init+0x4c>)
 800291a:	2200      	movs	r2, #0
 800291c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800291e:	4805      	ldr	r0, [pc, #20]	@ (8002934 <MX_USART1_UART_Init+0x4c>)
 8002920:	f004 f85c 	bl	80069dc <HAL_UART_Init>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800292a:	f7ff fa9f 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20006e60 	.word	0x20006e60
 8002938:	40011000 	.word	0x40011000

0800293c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002940:	4b11      	ldr	r3, [pc, #68]	@ (8002988 <MX_USART2_UART_Init+0x4c>)
 8002942:	4a12      	ldr	r2, [pc, #72]	@ (800298c <MX_USART2_UART_Init+0x50>)
 8002944:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002946:	4b10      	ldr	r3, [pc, #64]	@ (8002988 <MX_USART2_UART_Init+0x4c>)
 8002948:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800294c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800294e:	4b0e      	ldr	r3, [pc, #56]	@ (8002988 <MX_USART2_UART_Init+0x4c>)
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002954:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <MX_USART2_UART_Init+0x4c>)
 8002956:	2200      	movs	r2, #0
 8002958:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800295a:	4b0b      	ldr	r3, [pc, #44]	@ (8002988 <MX_USART2_UART_Init+0x4c>)
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002960:	4b09      	ldr	r3, [pc, #36]	@ (8002988 <MX_USART2_UART_Init+0x4c>)
 8002962:	220c      	movs	r2, #12
 8002964:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002966:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <MX_USART2_UART_Init+0x4c>)
 8002968:	2200      	movs	r2, #0
 800296a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800296c:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <MX_USART2_UART_Init+0x4c>)
 800296e:	2200      	movs	r2, #0
 8002970:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002972:	4805      	ldr	r0, [pc, #20]	@ (8002988 <MX_USART2_UART_Init+0x4c>)
 8002974:	f004 f832 	bl	80069dc <HAL_UART_Init>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800297e:	f7ff fa75 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	20006ea8 	.word	0x20006ea8
 800298c:	40004400 	.word	0x40004400

08002990 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08c      	sub	sp, #48	@ 0x30
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002998:	f107 031c 	add.w	r3, r7, #28
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a66      	ldr	r2, [pc, #408]	@ (8002b48 <HAL_UART_MspInit+0x1b8>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d12d      	bne.n	8002a0e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029b2:	2300      	movs	r3, #0
 80029b4:	61bb      	str	r3, [r7, #24]
 80029b6:	4b65      	ldr	r3, [pc, #404]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 80029b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ba:	4a64      	ldr	r2, [pc, #400]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 80029bc:	f043 0310 	orr.w	r3, r3, #16
 80029c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80029c2:	4b62      	ldr	r3, [pc, #392]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	f003 0310 	and.w	r3, r3, #16
 80029ca:	61bb      	str	r3, [r7, #24]
 80029cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	617b      	str	r3, [r7, #20]
 80029d2:	4b5e      	ldr	r3, [pc, #376]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	4a5d      	ldr	r2, [pc, #372]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029de:	4b5b      	ldr	r3, [pc, #364]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	617b      	str	r3, [r7, #20]
 80029e8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80029ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80029ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f0:	2302      	movs	r3, #2
 80029f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f8:	2303      	movs	r3, #3
 80029fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029fc:	2307      	movs	r3, #7
 80029fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a00:	f107 031c 	add.w	r3, r7, #28
 8002a04:	4619      	mov	r1, r3
 8002a06:	4852      	ldr	r0, [pc, #328]	@ (8002b50 <HAL_UART_MspInit+0x1c0>)
 8002a08:	f000 ff30 	bl	800386c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a0c:	e098      	b.n	8002b40 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART2)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a50      	ldr	r2, [pc, #320]	@ (8002b54 <HAL_UART_MspInit+0x1c4>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	f040 8093 	bne.w	8002b40 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	613b      	str	r3, [r7, #16]
 8002a1e:	4b4b      	ldr	r3, [pc, #300]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	4a4a      	ldr	r2, [pc, #296]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 8002a24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a28:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a2a:	4b48      	ldr	r3, [pc, #288]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a32:	613b      	str	r3, [r7, #16]
 8002a34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	4b44      	ldr	r3, [pc, #272]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3e:	4a43      	ldr	r2, [pc, #268]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a46:	4b41      	ldr	r3, [pc, #260]	@ (8002b4c <HAL_UART_MspInit+0x1bc>)
 8002a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a52:	230c      	movs	r3, #12
 8002a54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a56:	2302      	movs	r3, #2
 8002a58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a62:	2307      	movs	r3, #7
 8002a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a66:	f107 031c 	add.w	r3, r7, #28
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4838      	ldr	r0, [pc, #224]	@ (8002b50 <HAL_UART_MspInit+0x1c0>)
 8002a6e:	f000 fefd 	bl	800386c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002a72:	4b39      	ldr	r3, [pc, #228]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002a74:	4a39      	ldr	r2, [pc, #228]	@ (8002b5c <HAL_UART_MspInit+0x1cc>)
 8002a76:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002a78:	4b37      	ldr	r3, [pc, #220]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002a7a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a7e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a80:	4b35      	ldr	r3, [pc, #212]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a86:	4b34      	ldr	r3, [pc, #208]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a8c:	4b32      	ldr	r3, [pc, #200]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002a8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a92:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a94:	4b30      	ldr	r3, [pc, #192]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002aa0:	4b2d      	ldr	r3, [pc, #180]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002aa2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002aa6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002aa8:	4b2b      	ldr	r3, [pc, #172]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002aaa:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002aae:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ab0:	4b29      	ldr	r3, [pc, #164]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002ab6:	4828      	ldr	r0, [pc, #160]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002ab8:	f000 fad6 	bl	8003068 <HAL_DMA_Init>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_UART_MspInit+0x136>
      Error_Handler();
 8002ac2:	f7ff f9d3 	bl	8001e6c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a23      	ldr	r2, [pc, #140]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002aca:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002acc:	4a22      	ldr	r2, [pc, #136]	@ (8002b58 <HAL_UART_MspInit+0x1c8>)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002ad2:	4b23      	ldr	r3, [pc, #140]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002ad4:	4a23      	ldr	r2, [pc, #140]	@ (8002b64 <HAL_UART_MspInit+0x1d4>)
 8002ad6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002ad8:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002ada:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002ade:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002ae2:	2240      	movs	r2, #64	@ 0x40
 8002ae4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ae6:	4b1e      	ldr	r3, [pc, #120]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002aec:	4b1c      	ldr	r3, [pc, #112]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002aee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002af2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002af4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002afa:	4b19      	ldr	r3, [pc, #100]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002b00:	4b17      	ldr	r3, [pc, #92]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002b06:	4b16      	ldr	r3, [pc, #88]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002b08:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002b0c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b0e:	4b14      	ldr	r3, [pc, #80]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002b14:	4812      	ldr	r0, [pc, #72]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002b16:	f000 faa7 	bl	8003068 <HAL_DMA_Init>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <HAL_UART_MspInit+0x194>
      Error_Handler();
 8002b20:	f7ff f9a4 	bl	8001e6c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a0e      	ldr	r2, [pc, #56]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002b28:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b2a:	4a0d      	ldr	r2, [pc, #52]	@ (8002b60 <HAL_UART_MspInit+0x1d0>)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002b30:	2200      	movs	r2, #0
 8002b32:	2105      	movs	r1, #5
 8002b34:	2026      	movs	r0, #38	@ 0x26
 8002b36:	f000 fa60 	bl	8002ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b3a:	2026      	movs	r0, #38	@ 0x26
 8002b3c:	f000 fa79 	bl	8003032 <HAL_NVIC_EnableIRQ>
}
 8002b40:	bf00      	nop
 8002b42:	3730      	adds	r7, #48	@ 0x30
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	40011000 	.word	0x40011000
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40020000 	.word	0x40020000
 8002b54:	40004400 	.word	0x40004400
 8002b58:	20006ef0 	.word	0x20006ef0
 8002b5c:	40026088 	.word	0x40026088
 8002b60:	20006f50 	.word	0x20006f50
 8002b64:	400260a0 	.word	0x400260a0

08002b68 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002b76:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002b78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b7c:	4904      	ldr	r1, [pc, #16]	@ (8002b90 <cubemx_transport_open+0x28>)
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f003 fff8 	bl	8006b74 <HAL_UART_Receive_DMA>
    return true;
 8002b84:	2301      	movs	r3, #1
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20006fb0 	.word	0x20006fb0

08002b94 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002ba2:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f004 f80a 	bl	8006bbe <HAL_UART_DMAStop>
    return true;
 8002baa:	2301      	movs	r3, #1
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002bc8:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b20      	cmp	r3, #32
 8002bd4:	d11c      	bne.n	8002c10 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	461a      	mov	r2, r3
 8002bdc:	68b9      	ldr	r1, [r7, #8]
 8002bde:	6978      	ldr	r0, [r7, #20]
 8002be0:	f003 ff4c 	bl	8006a7c <HAL_UART_Transmit_DMA>
 8002be4:	4603      	mov	r3, r0
 8002be6:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002be8:	e002      	b.n	8002bf0 <cubemx_transport_write+0x3c>
            osDelay(1);
 8002bea:	2001      	movs	r0, #1
 8002bec:	f005 fa94 	bl	8008118 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002bf0:	7cfb      	ldrb	r3, [r7, #19]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d105      	bne.n	8002c02 <cubemx_transport_write+0x4e>
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b20      	cmp	r3, #32
 8002c00:	d1f3      	bne.n	8002bea <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8002c02:	7cfb      	ldrb	r3, [r7, #19]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <cubemx_transport_write+0x58>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	e002      	b.n	8002c12 <cubemx_transport_write+0x5e>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	e000      	b.n	8002c12 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002c10:	2300      	movs	r3, #0
    }
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
	...

08002c1c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b088      	sub	sp, #32
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
 8002c28:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002c30:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c36:	b672      	cpsid	i
}
 8002c38:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002c46:	4a1c      	ldr	r2, [pc, #112]	@ (8002cb8 <cubemx_transport_read+0x9c>)
 8002c48:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c4a:	b662      	cpsie	i
}
 8002c4c:	bf00      	nop
        __enable_irq();
        ms_used++;
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	3301      	adds	r3, #1
 8002c52:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8002c54:	2001      	movs	r0, #1
 8002c56:	f005 fa5f 	bl	8008118 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8002c5a:	4b18      	ldr	r3, [pc, #96]	@ (8002cbc <cubemx_transport_read+0xa0>)
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	4b16      	ldr	r3, [pc, #88]	@ (8002cb8 <cubemx_transport_read+0x9c>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d103      	bne.n	8002c6e <cubemx_transport_read+0x52>
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	dbe3      	blt.n	8002c36 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002c72:	e011      	b.n	8002c98 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8002c74:	4b11      	ldr	r3, [pc, #68]	@ (8002cbc <cubemx_transport_read+0xa0>)
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	68b9      	ldr	r1, [r7, #8]
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	440b      	add	r3, r1
 8002c7e:	4910      	ldr	r1, [pc, #64]	@ (8002cc0 <cubemx_transport_read+0xa4>)
 8002c80:	5c8a      	ldrb	r2, [r1, r2]
 8002c82:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002c84:	4b0d      	ldr	r3, [pc, #52]	@ (8002cbc <cubemx_transport_read+0xa0>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c8e:	4a0b      	ldr	r2, [pc, #44]	@ (8002cbc <cubemx_transport_read+0xa0>)
 8002c90:	6013      	str	r3, [r2, #0]
        wrote++;
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	3301      	adds	r3, #1
 8002c96:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002c98:	4b08      	ldr	r3, [pc, #32]	@ (8002cbc <cubemx_transport_read+0xa0>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b06      	ldr	r3, [pc, #24]	@ (8002cb8 <cubemx_transport_read+0x9c>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d003      	beq.n	8002cac <cubemx_transport_read+0x90>
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d3e3      	bcc.n	8002c74 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002cac:	69bb      	ldr	r3, [r7, #24]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3720      	adds	r7, #32
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	200077b4 	.word	0x200077b4
 8002cbc:	200077b0 	.word	0x200077b0
 8002cc0:	20006fb0 	.word	0x20006fb0

08002cc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002cc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cfc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002cc8:	f7ff fb90 	bl	80023ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ccc:	480c      	ldr	r0, [pc, #48]	@ (8002d00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002cce:	490d      	ldr	r1, [pc, #52]	@ (8002d04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cd4:	e002      	b.n	8002cdc <LoopCopyDataInit>

08002cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cda:	3304      	adds	r3, #4

08002cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ce0:	d3f9      	bcc.n	8002cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8002d0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ce4:	4c0a      	ldr	r4, [pc, #40]	@ (8002d10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ce8:	e001      	b.n	8002cee <LoopFillZerobss>

08002cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cec:	3204      	adds	r2, #4

08002cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cf0:	d3fb      	bcc.n	8002cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cf2:	f01a f837 	bl	801cd64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cf6:	f7fe ff33 	bl	8001b60 <main>
  bx  lr    
 8002cfa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002cfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d04:	20002f18 	.word	0x20002f18
  ldr r2, =_sidata
 8002d08:	08020f54 	.word	0x08020f54
  ldr r2, =_sbss
 8002d0c:	20002f18 	.word	0x20002f18
  ldr r4, =_ebss
 8002d10:	200118a0 	.word	0x200118a0

08002d14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d14:	e7fe      	b.n	8002d14 <ADC_IRQHandler>
	...

08002d18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d58 <HAL_Init+0x40>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a0d      	ldr	r2, [pc, #52]	@ (8002d58 <HAL_Init+0x40>)
 8002d22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d28:	4b0b      	ldr	r3, [pc, #44]	@ (8002d58 <HAL_Init+0x40>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d58 <HAL_Init+0x40>)
 8002d2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d34:	4b08      	ldr	r3, [pc, #32]	@ (8002d58 <HAL_Init+0x40>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a07      	ldr	r2, [pc, #28]	@ (8002d58 <HAL_Init+0x40>)
 8002d3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d40:	2003      	movs	r0, #3
 8002d42:	f000 f94f 	bl	8002fe4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d46:	200f      	movs	r0, #15
 8002d48:	f000 f808 	bl	8002d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d4c:	f7ff f9f8 	bl	8002140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40023c00 	.word	0x40023c00

08002d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d64:	4b12      	ldr	r3, [pc, #72]	@ (8002db0 <HAL_InitTick+0x54>)
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b12      	ldr	r3, [pc, #72]	@ (8002db4 <HAL_InitTick+0x58>)
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 f967 	bl	800304e <HAL_SYSTICK_Config>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e00e      	b.n	8002da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b0f      	cmp	r3, #15
 8002d8e:	d80a      	bhi.n	8002da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d90:	2200      	movs	r2, #0
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d98:	f000 f92f 	bl	8002ffa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d9c:	4a06      	ldr	r2, [pc, #24]	@ (8002db8 <HAL_InitTick+0x5c>)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	e000      	b.n	8002da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3708      	adds	r7, #8
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	2000000c 	.word	0x2000000c
 8002db4:	20000014 	.word	0x20000014
 8002db8:	20000010 	.word	0x20000010

08002dbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dc0:	4b06      	ldr	r3, [pc, #24]	@ (8002ddc <HAL_IncTick+0x20>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4b06      	ldr	r3, [pc, #24]	@ (8002de0 <HAL_IncTick+0x24>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4413      	add	r3, r2
 8002dcc:	4a04      	ldr	r2, [pc, #16]	@ (8002de0 <HAL_IncTick+0x24>)
 8002dce:	6013      	str	r3, [r2, #0]
}
 8002dd0:	bf00      	nop
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	20000014 	.word	0x20000014
 8002de0:	200077b8 	.word	0x200077b8

08002de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  return uwTick;
 8002de8:	4b03      	ldr	r3, [pc, #12]	@ (8002df8 <HAL_GetTick+0x14>)
 8002dea:	681b      	ldr	r3, [r3, #0]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	200077b8 	.word	0x200077b8

08002dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e04:	f7ff ffee 	bl	8002de4 <HAL_GetTick>
 8002e08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e14:	d005      	beq.n	8002e22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e16:	4b0a      	ldr	r3, [pc, #40]	@ (8002e40 <HAL_Delay+0x44>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4413      	add	r3, r2
 8002e20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e22:	bf00      	nop
 8002e24:	f7ff ffde 	bl	8002de4 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d8f7      	bhi.n	8002e24 <HAL_Delay+0x28>
  {
  }
}
 8002e34:	bf00      	nop
 8002e36:	bf00      	nop
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000014 	.word	0x20000014

08002e44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f003 0307 	and.w	r3, r3, #7
 8002e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e54:	4b0c      	ldr	r3, [pc, #48]	@ (8002e88 <__NVIC_SetPriorityGrouping+0x44>)
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e60:	4013      	ands	r3, r2
 8002e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e76:	4a04      	ldr	r2, [pc, #16]	@ (8002e88 <__NVIC_SetPriorityGrouping+0x44>)
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	60d3      	str	r3, [r2, #12]
}
 8002e7c:	bf00      	nop
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr
 8002e88:	e000ed00 	.word	0xe000ed00

08002e8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e90:	4b04      	ldr	r3, [pc, #16]	@ (8002ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	0a1b      	lsrs	r3, r3, #8
 8002e96:	f003 0307 	and.w	r3, r3, #7
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	e000ed00 	.word	0xe000ed00

08002ea8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	4603      	mov	r3, r0
 8002eb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	db0b      	blt.n	8002ed2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	f003 021f 	and.w	r2, r3, #31
 8002ec0:	4907      	ldr	r1, [pc, #28]	@ (8002ee0 <__NVIC_EnableIRQ+0x38>)
 8002ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec6:	095b      	lsrs	r3, r3, #5
 8002ec8:	2001      	movs	r0, #1
 8002eca:	fa00 f202 	lsl.w	r2, r0, r2
 8002ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ed2:	bf00      	nop
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	e000e100 	.word	0xe000e100

08002ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	4603      	mov	r3, r0
 8002eec:	6039      	str	r1, [r7, #0]
 8002eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	db0a      	blt.n	8002f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	b2da      	uxtb	r2, r3
 8002efc:	490c      	ldr	r1, [pc, #48]	@ (8002f30 <__NVIC_SetPriority+0x4c>)
 8002efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f02:	0112      	lsls	r2, r2, #4
 8002f04:	b2d2      	uxtb	r2, r2
 8002f06:	440b      	add	r3, r1
 8002f08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f0c:	e00a      	b.n	8002f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	4908      	ldr	r1, [pc, #32]	@ (8002f34 <__NVIC_SetPriority+0x50>)
 8002f14:	79fb      	ldrb	r3, [r7, #7]
 8002f16:	f003 030f 	and.w	r3, r3, #15
 8002f1a:	3b04      	subs	r3, #4
 8002f1c:	0112      	lsls	r2, r2, #4
 8002f1e:	b2d2      	uxtb	r2, r2
 8002f20:	440b      	add	r3, r1
 8002f22:	761a      	strb	r2, [r3, #24]
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	e000e100 	.word	0xe000e100
 8002f34:	e000ed00 	.word	0xe000ed00

08002f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b089      	sub	sp, #36	@ 0x24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	f1c3 0307 	rsb	r3, r3, #7
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	bf28      	it	cs
 8002f56:	2304      	movcs	r3, #4
 8002f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	2b06      	cmp	r3, #6
 8002f60:	d902      	bls.n	8002f68 <NVIC_EncodePriority+0x30>
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	3b03      	subs	r3, #3
 8002f66:	e000      	b.n	8002f6a <NVIC_EncodePriority+0x32>
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	fa02 f303 	lsl.w	r3, r2, r3
 8002f76:	43da      	mvns	r2, r3
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	401a      	ands	r2, r3
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f80:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	fa01 f303 	lsl.w	r3, r1, r3
 8002f8a:	43d9      	mvns	r1, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f90:	4313      	orrs	r3, r2
         );
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3724      	adds	r7, #36	@ 0x24
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
	...

08002fa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	3b01      	subs	r3, #1
 8002fac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fb0:	d301      	bcc.n	8002fb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e00f      	b.n	8002fd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe0 <SysTick_Config+0x40>)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fbe:	210f      	movs	r1, #15
 8002fc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fc4:	f7ff ff8e 	bl	8002ee4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc8:	4b05      	ldr	r3, [pc, #20]	@ (8002fe0 <SysTick_Config+0x40>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fce:	4b04      	ldr	r3, [pc, #16]	@ (8002fe0 <SysTick_Config+0x40>)
 8002fd0:	2207      	movs	r2, #7
 8002fd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	e000e010 	.word	0xe000e010

08002fe4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f7ff ff29 	bl	8002e44 <__NVIC_SetPriorityGrouping>
}
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b086      	sub	sp, #24
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	4603      	mov	r3, r0
 8003002:	60b9      	str	r1, [r7, #8]
 8003004:	607a      	str	r2, [r7, #4]
 8003006:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003008:	2300      	movs	r3, #0
 800300a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800300c:	f7ff ff3e 	bl	8002e8c <__NVIC_GetPriorityGrouping>
 8003010:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	68b9      	ldr	r1, [r7, #8]
 8003016:	6978      	ldr	r0, [r7, #20]
 8003018:	f7ff ff8e 	bl	8002f38 <NVIC_EncodePriority>
 800301c:	4602      	mov	r2, r0
 800301e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003022:	4611      	mov	r1, r2
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff ff5d 	bl	8002ee4 <__NVIC_SetPriority>
}
 800302a:	bf00      	nop
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b082      	sub	sp, #8
 8003036:	af00      	add	r7, sp, #0
 8003038:	4603      	mov	r3, r0
 800303a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800303c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff ff31 	bl	8002ea8 <__NVIC_EnableIRQ>
}
 8003046:	bf00      	nop
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800304e:	b580      	push	{r7, lr}
 8003050:	b082      	sub	sp, #8
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f7ff ffa2 	bl	8002fa0 <SysTick_Config>
 800305c:	4603      	mov	r3, r0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
	...

08003068 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003070:	2300      	movs	r3, #0
 8003072:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003074:	f7ff feb6 	bl	8002de4 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d101      	bne.n	8003084 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e099      	b.n	80031b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2202      	movs	r2, #2
 8003088:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f022 0201 	bic.w	r2, r2, #1
 80030a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030a4:	e00f      	b.n	80030c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030a6:	f7ff fe9d 	bl	8002de4 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b05      	cmp	r3, #5
 80030b2:	d908      	bls.n	80030c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2220      	movs	r2, #32
 80030b8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2203      	movs	r2, #3
 80030be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e078      	b.n	80031b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1e8      	bne.n	80030a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030dc:	697a      	ldr	r2, [r7, #20]
 80030de:	4b38      	ldr	r3, [pc, #224]	@ (80031c0 <HAL_DMA_Init+0x158>)
 80030e0:	4013      	ands	r3, r2
 80030e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685a      	ldr	r2, [r3, #4]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800310a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	4313      	orrs	r3, r2
 8003116:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311c:	2b04      	cmp	r3, #4
 800311e:	d107      	bne.n	8003130 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003128:	4313      	orrs	r3, r2
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	4313      	orrs	r3, r2
 800312e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	f023 0307 	bic.w	r3, r3, #7
 8003146:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	4313      	orrs	r3, r2
 8003150:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003156:	2b04      	cmp	r3, #4
 8003158:	d117      	bne.n	800318a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315e:	697a      	ldr	r2, [r7, #20]
 8003160:	4313      	orrs	r3, r2
 8003162:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00e      	beq.n	800318a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f000 fb01 	bl	8003774 <DMA_CheckFifoParam>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d008      	beq.n	800318a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2240      	movs	r2, #64	@ 0x40
 800317c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003186:	2301      	movs	r3, #1
 8003188:	e016      	b.n	80031b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f000 fab8 	bl	8003708 <DMA_CalcBaseAndBitshift>
 8003198:	4603      	mov	r3, r0
 800319a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a0:	223f      	movs	r2, #63	@ 0x3f
 80031a2:	409a      	lsls	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80031b6:	2300      	movs	r3, #0
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3718      	adds	r7, #24
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	f010803f 	.word	0xf010803f

080031c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
 80031d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031d2:	2300      	movs	r3, #0
 80031d4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031da:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d101      	bne.n	80031ea <HAL_DMA_Start_IT+0x26>
 80031e6:	2302      	movs	r3, #2
 80031e8:	e040      	b.n	800326c <HAL_DMA_Start_IT+0xa8>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d12f      	bne.n	800325e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2202      	movs	r2, #2
 8003202:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2200      	movs	r2, #0
 800320a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	68b9      	ldr	r1, [r7, #8]
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f000 fa4a 	bl	80036ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321c:	223f      	movs	r2, #63	@ 0x3f
 800321e:	409a      	lsls	r2, r3
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0216 	orr.w	r2, r2, #22
 8003232:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003238:	2b00      	cmp	r3, #0
 800323a:	d007      	beq.n	800324c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0208 	orr.w	r2, r2, #8
 800324a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 0201 	orr.w	r2, r2, #1
 800325a:	601a      	str	r2, [r3, #0]
 800325c:	e005      	b.n	800326a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003266:	2302      	movs	r3, #2
 8003268:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800326a:	7dfb      	ldrb	r3, [r7, #23]
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003280:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003282:	f7ff fdaf 	bl	8002de4 <HAL_GetTick>
 8003286:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b02      	cmp	r3, #2
 8003292:	d008      	beq.n	80032a6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2280      	movs	r2, #128	@ 0x80
 8003298:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e052      	b.n	800334c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0216 	bic.w	r2, r2, #22
 80032b4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695a      	ldr	r2, [r3, #20]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032c4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d103      	bne.n	80032d6 <HAL_DMA_Abort+0x62>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d007      	beq.n	80032e6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0208 	bic.w	r2, r2, #8
 80032e4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f022 0201 	bic.w	r2, r2, #1
 80032f4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032f6:	e013      	b.n	8003320 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032f8:	f7ff fd74 	bl	8002de4 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b05      	cmp	r3, #5
 8003304:	d90c      	bls.n	8003320 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2220      	movs	r2, #32
 800330a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2203      	movs	r2, #3
 8003310:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e015      	b.n	800334c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1e4      	bne.n	80032f8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003332:	223f      	movs	r2, #63	@ 0x3f
 8003334:	409a      	lsls	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d004      	beq.n	8003372 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2280      	movs	r2, #128	@ 0x80
 800336c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e00c      	b.n	800338c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2205      	movs	r2, #5
 8003376:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 0201 	bic.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033a0:	2300      	movs	r3, #0
 80033a2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033a4:	4b8e      	ldr	r3, [pc, #568]	@ (80035e0 <HAL_DMA_IRQHandler+0x248>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a8e      	ldr	r2, [pc, #568]	@ (80035e4 <HAL_DMA_IRQHandler+0x24c>)
 80033aa:	fba2 2303 	umull	r2, r3, r2, r3
 80033ae:	0a9b      	lsrs	r3, r3, #10
 80033b0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c2:	2208      	movs	r2, #8
 80033c4:	409a      	lsls	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4013      	ands	r3, r2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d01a      	beq.n	8003404 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0304 	and.w	r3, r3, #4
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d013      	beq.n	8003404 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0204 	bic.w	r2, r2, #4
 80033ea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f0:	2208      	movs	r2, #8
 80033f2:	409a      	lsls	r2, r3
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033fc:	f043 0201 	orr.w	r2, r3, #1
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003408:	2201      	movs	r2, #1
 800340a:	409a      	lsls	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	4013      	ands	r3, r2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d012      	beq.n	800343a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00b      	beq.n	800343a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003426:	2201      	movs	r2, #1
 8003428:	409a      	lsls	r2, r3
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003432:	f043 0202 	orr.w	r2, r3, #2
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800343e:	2204      	movs	r2, #4
 8003440:	409a      	lsls	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	4013      	ands	r3, r2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d012      	beq.n	8003470 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00b      	beq.n	8003470 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345c:	2204      	movs	r2, #4
 800345e:	409a      	lsls	r2, r3
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003468:	f043 0204 	orr.w	r2, r3, #4
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003474:	2210      	movs	r2, #16
 8003476:	409a      	lsls	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	4013      	ands	r3, r2
 800347c:	2b00      	cmp	r3, #0
 800347e:	d043      	beq.n	8003508 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0308 	and.w	r3, r3, #8
 800348a:	2b00      	cmp	r3, #0
 800348c:	d03c      	beq.n	8003508 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003492:	2210      	movs	r2, #16
 8003494:	409a      	lsls	r2, r3
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d018      	beq.n	80034da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d108      	bne.n	80034c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d024      	beq.n	8003508 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	4798      	blx	r3
 80034c6:	e01f      	b.n	8003508 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d01b      	beq.n	8003508 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	4798      	blx	r3
 80034d8:	e016      	b.n	8003508 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d107      	bne.n	80034f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0208 	bic.w	r2, r2, #8
 80034f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800350c:	2220      	movs	r2, #32
 800350e:	409a      	lsls	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	4013      	ands	r3, r2
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 808f 	beq.w	8003638 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0310 	and.w	r3, r3, #16
 8003524:	2b00      	cmp	r3, #0
 8003526:	f000 8087 	beq.w	8003638 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352e:	2220      	movs	r2, #32
 8003530:	409a      	lsls	r2, r3
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b05      	cmp	r3, #5
 8003540:	d136      	bne.n	80035b0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 0216 	bic.w	r2, r2, #22
 8003550:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	695a      	ldr	r2, [r3, #20]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003560:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003566:	2b00      	cmp	r3, #0
 8003568:	d103      	bne.n	8003572 <HAL_DMA_IRQHandler+0x1da>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800356e:	2b00      	cmp	r3, #0
 8003570:	d007      	beq.n	8003582 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0208 	bic.w	r2, r2, #8
 8003580:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003586:	223f      	movs	r2, #63	@ 0x3f
 8003588:	409a      	lsls	r2, r3
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2201      	movs	r2, #1
 8003592:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d07e      	beq.n	80036a4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	4798      	blx	r3
        }
        return;
 80035ae:	e079      	b.n	80036a4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d01d      	beq.n	80035fa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10d      	bne.n	80035e8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d031      	beq.n	8003638 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	4798      	blx	r3
 80035dc:	e02c      	b.n	8003638 <HAL_DMA_IRQHandler+0x2a0>
 80035de:	bf00      	nop
 80035e0:	2000000c 	.word	0x2000000c
 80035e4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d023      	beq.n	8003638 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	4798      	blx	r3
 80035f8:	e01e      	b.n	8003638 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003604:	2b00      	cmp	r3, #0
 8003606:	d10f      	bne.n	8003628 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 0210 	bic.w	r2, r2, #16
 8003616:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800363c:	2b00      	cmp	r3, #0
 800363e:	d032      	beq.n	80036a6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d022      	beq.n	8003692 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2205      	movs	r2, #5
 8003650:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 0201 	bic.w	r2, r2, #1
 8003662:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	3301      	adds	r3, #1
 8003668:	60bb      	str	r3, [r7, #8]
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	429a      	cmp	r2, r3
 800366e:	d307      	bcc.n	8003680 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1f2      	bne.n	8003664 <HAL_DMA_IRQHandler+0x2cc>
 800367e:	e000      	b.n	8003682 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003680:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003696:	2b00      	cmp	r3, #0
 8003698:	d005      	beq.n	80036a6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	4798      	blx	r3
 80036a2:	e000      	b.n	80036a6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80036a4:	bf00      	nop
    }
  }
}
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
 80036b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80036c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	2b40      	cmp	r3, #64	@ 0x40
 80036d8:	d108      	bne.n	80036ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036ea:	e007      	b.n	80036fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	60da      	str	r2, [r3, #12]
}
 80036fc:	bf00      	nop
 80036fe:	3714      	adds	r7, #20
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr

08003708 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	b2db      	uxtb	r3, r3
 8003716:	3b10      	subs	r3, #16
 8003718:	4a14      	ldr	r2, [pc, #80]	@ (800376c <DMA_CalcBaseAndBitshift+0x64>)
 800371a:	fba2 2303 	umull	r2, r3, r2, r3
 800371e:	091b      	lsrs	r3, r3, #4
 8003720:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003722:	4a13      	ldr	r2, [pc, #76]	@ (8003770 <DMA_CalcBaseAndBitshift+0x68>)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	4413      	add	r3, r2
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	461a      	mov	r2, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2b03      	cmp	r3, #3
 8003734:	d909      	bls.n	800374a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800373e:	f023 0303 	bic.w	r3, r3, #3
 8003742:	1d1a      	adds	r2, r3, #4
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	659a      	str	r2, [r3, #88]	@ 0x58
 8003748:	e007      	b.n	800375a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003752:	f023 0303 	bic.w	r3, r3, #3
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800375e:	4618      	mov	r0, r3
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	aaaaaaab 	.word	0xaaaaaaab
 8003770:	0801f3c4 	.word	0x0801f3c4

08003774 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003774:	b480      	push	{r7}
 8003776:	b085      	sub	sp, #20
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800377c:	2300      	movs	r3, #0
 800377e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003784:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d11f      	bne.n	80037ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	2b03      	cmp	r3, #3
 8003792:	d856      	bhi.n	8003842 <DMA_CheckFifoParam+0xce>
 8003794:	a201      	add	r2, pc, #4	@ (adr r2, 800379c <DMA_CheckFifoParam+0x28>)
 8003796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800379a:	bf00      	nop
 800379c:	080037ad 	.word	0x080037ad
 80037a0:	080037bf 	.word	0x080037bf
 80037a4:	080037ad 	.word	0x080037ad
 80037a8:	08003843 	.word	0x08003843
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d046      	beq.n	8003846 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037bc:	e043      	b.n	8003846 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037c6:	d140      	bne.n	800384a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037cc:	e03d      	b.n	800384a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037d6:	d121      	bne.n	800381c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	2b03      	cmp	r3, #3
 80037dc:	d837      	bhi.n	800384e <DMA_CheckFifoParam+0xda>
 80037de:	a201      	add	r2, pc, #4	@ (adr r2, 80037e4 <DMA_CheckFifoParam+0x70>)
 80037e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037e4:	080037f5 	.word	0x080037f5
 80037e8:	080037fb 	.word	0x080037fb
 80037ec:	080037f5 	.word	0x080037f5
 80037f0:	0800380d 	.word	0x0800380d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]
      break;
 80037f8:	e030      	b.n	800385c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d025      	beq.n	8003852 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800380a:	e022      	b.n	8003852 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003810:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003814:	d11f      	bne.n	8003856 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800381a:	e01c      	b.n	8003856 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	2b02      	cmp	r3, #2
 8003820:	d903      	bls.n	800382a <DMA_CheckFifoParam+0xb6>
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	2b03      	cmp	r3, #3
 8003826:	d003      	beq.n	8003830 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003828:	e018      	b.n	800385c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	73fb      	strb	r3, [r7, #15]
      break;
 800382e:	e015      	b.n	800385c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003834:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00e      	beq.n	800385a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	73fb      	strb	r3, [r7, #15]
      break;
 8003840:	e00b      	b.n	800385a <DMA_CheckFifoParam+0xe6>
      break;
 8003842:	bf00      	nop
 8003844:	e00a      	b.n	800385c <DMA_CheckFifoParam+0xe8>
      break;
 8003846:	bf00      	nop
 8003848:	e008      	b.n	800385c <DMA_CheckFifoParam+0xe8>
      break;
 800384a:	bf00      	nop
 800384c:	e006      	b.n	800385c <DMA_CheckFifoParam+0xe8>
      break;
 800384e:	bf00      	nop
 8003850:	e004      	b.n	800385c <DMA_CheckFifoParam+0xe8>
      break;
 8003852:	bf00      	nop
 8003854:	e002      	b.n	800385c <DMA_CheckFifoParam+0xe8>
      break;   
 8003856:	bf00      	nop
 8003858:	e000      	b.n	800385c <DMA_CheckFifoParam+0xe8>
      break;
 800385a:	bf00      	nop
    }
  } 
  
  return status; 
 800385c:	7bfb      	ldrb	r3, [r7, #15]
}
 800385e:	4618      	mov	r0, r3
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop

0800386c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800386c:	b480      	push	{r7}
 800386e:	b089      	sub	sp, #36	@ 0x24
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003876:	2300      	movs	r3, #0
 8003878:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800387a:	2300      	movs	r3, #0
 800387c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800387e:	2300      	movs	r3, #0
 8003880:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003882:	2300      	movs	r3, #0
 8003884:	61fb      	str	r3, [r7, #28]
 8003886:	e159      	b.n	8003b3c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003888:	2201      	movs	r2, #1
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	4013      	ands	r3, r2
 800389a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	f040 8148 	bne.w	8003b36 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d005      	beq.n	80038be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d130      	bne.n	8003920 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	2203      	movs	r2, #3
 80038ca:	fa02 f303 	lsl.w	r3, r2, r3
 80038ce:	43db      	mvns	r3, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4013      	ands	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	68da      	ldr	r2, [r3, #12]
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038f4:	2201      	movs	r2, #1
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	fa02 f303 	lsl.w	r3, r2, r3
 80038fc:	43db      	mvns	r3, r3
 80038fe:	69ba      	ldr	r2, [r7, #24]
 8003900:	4013      	ands	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	091b      	lsrs	r3, r3, #4
 800390a:	f003 0201 	and.w	r2, r3, #1
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4313      	orrs	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f003 0303 	and.w	r3, r3, #3
 8003928:	2b03      	cmp	r3, #3
 800392a:	d017      	beq.n	800395c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	2203      	movs	r2, #3
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	43db      	mvns	r3, r3
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4013      	ands	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	fa02 f303 	lsl.w	r3, r2, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4313      	orrs	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f003 0303 	and.w	r3, r3, #3
 8003964:	2b02      	cmp	r3, #2
 8003966:	d123      	bne.n	80039b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	08da      	lsrs	r2, r3, #3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	3208      	adds	r2, #8
 8003970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003974:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	f003 0307 	and.w	r3, r3, #7
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	220f      	movs	r2, #15
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	43db      	mvns	r3, r3
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4013      	ands	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	691a      	ldr	r2, [r3, #16]
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	f003 0307 	and.w	r3, r3, #7
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4313      	orrs	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	08da      	lsrs	r2, r3, #3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	3208      	adds	r2, #8
 80039aa:	69b9      	ldr	r1, [r7, #24]
 80039ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	2203      	movs	r2, #3
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	43db      	mvns	r3, r3
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	4013      	ands	r3, r2
 80039c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f003 0203 	and.w	r2, r3, #3
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	fa02 f303 	lsl.w	r3, r2, r3
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	4313      	orrs	r3, r2
 80039dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f000 80a2 	beq.w	8003b36 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039f2:	2300      	movs	r3, #0
 80039f4:	60fb      	str	r3, [r7, #12]
 80039f6:	4b57      	ldr	r3, [pc, #348]	@ (8003b54 <HAL_GPIO_Init+0x2e8>)
 80039f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fa:	4a56      	ldr	r2, [pc, #344]	@ (8003b54 <HAL_GPIO_Init+0x2e8>)
 80039fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a02:	4b54      	ldr	r3, [pc, #336]	@ (8003b54 <HAL_GPIO_Init+0x2e8>)
 8003a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a0a:	60fb      	str	r3, [r7, #12]
 8003a0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a0e:	4a52      	ldr	r2, [pc, #328]	@ (8003b58 <HAL_GPIO_Init+0x2ec>)
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	089b      	lsrs	r3, r3, #2
 8003a14:	3302      	adds	r3, #2
 8003a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	f003 0303 	and.w	r3, r3, #3
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	220f      	movs	r2, #15
 8003a26:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2a:	43db      	mvns	r3, r3
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a49      	ldr	r2, [pc, #292]	@ (8003b5c <HAL_GPIO_Init+0x2f0>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d019      	beq.n	8003a6e <HAL_GPIO_Init+0x202>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a48      	ldr	r2, [pc, #288]	@ (8003b60 <HAL_GPIO_Init+0x2f4>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d013      	beq.n	8003a6a <HAL_GPIO_Init+0x1fe>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a47      	ldr	r2, [pc, #284]	@ (8003b64 <HAL_GPIO_Init+0x2f8>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d00d      	beq.n	8003a66 <HAL_GPIO_Init+0x1fa>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a46      	ldr	r2, [pc, #280]	@ (8003b68 <HAL_GPIO_Init+0x2fc>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d007      	beq.n	8003a62 <HAL_GPIO_Init+0x1f6>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a45      	ldr	r2, [pc, #276]	@ (8003b6c <HAL_GPIO_Init+0x300>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d101      	bne.n	8003a5e <HAL_GPIO_Init+0x1f2>
 8003a5a:	2304      	movs	r3, #4
 8003a5c:	e008      	b.n	8003a70 <HAL_GPIO_Init+0x204>
 8003a5e:	2307      	movs	r3, #7
 8003a60:	e006      	b.n	8003a70 <HAL_GPIO_Init+0x204>
 8003a62:	2303      	movs	r3, #3
 8003a64:	e004      	b.n	8003a70 <HAL_GPIO_Init+0x204>
 8003a66:	2302      	movs	r3, #2
 8003a68:	e002      	b.n	8003a70 <HAL_GPIO_Init+0x204>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <HAL_GPIO_Init+0x204>
 8003a6e:	2300      	movs	r3, #0
 8003a70:	69fa      	ldr	r2, [r7, #28]
 8003a72:	f002 0203 	and.w	r2, r2, #3
 8003a76:	0092      	lsls	r2, r2, #2
 8003a78:	4093      	lsls	r3, r2
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a80:	4935      	ldr	r1, [pc, #212]	@ (8003b58 <HAL_GPIO_Init+0x2ec>)
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	089b      	lsrs	r3, r3, #2
 8003a86:	3302      	adds	r3, #2
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a8e:	4b38      	ldr	r3, [pc, #224]	@ (8003b70 <HAL_GPIO_Init+0x304>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	43db      	mvns	r3, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d003      	beq.n	8003ab2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ab2:	4a2f      	ldr	r2, [pc, #188]	@ (8003b70 <HAL_GPIO_Init+0x304>)
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ab8:	4b2d      	ldr	r3, [pc, #180]	@ (8003b70 <HAL_GPIO_Init+0x304>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d003      	beq.n	8003adc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003adc:	4a24      	ldr	r2, [pc, #144]	@ (8003b70 <HAL_GPIO_Init+0x304>)
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ae2:	4b23      	ldr	r3, [pc, #140]	@ (8003b70 <HAL_GPIO_Init+0x304>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	43db      	mvns	r3, r3
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	4013      	ands	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d003      	beq.n	8003b06 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b06:	4a1a      	ldr	r2, [pc, #104]	@ (8003b70 <HAL_GPIO_Init+0x304>)
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b0c:	4b18      	ldr	r3, [pc, #96]	@ (8003b70 <HAL_GPIO_Init+0x304>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	43db      	mvns	r3, r3
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	4013      	ands	r3, r2
 8003b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d003      	beq.n	8003b30 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b30:	4a0f      	ldr	r2, [pc, #60]	@ (8003b70 <HAL_GPIO_Init+0x304>)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	61fb      	str	r3, [r7, #28]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	2b0f      	cmp	r3, #15
 8003b40:	f67f aea2 	bls.w	8003888 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	3724      	adds	r7, #36	@ 0x24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	40023800 	.word	0x40023800
 8003b58:	40013800 	.word	0x40013800
 8003b5c:	40020000 	.word	0x40020000
 8003b60:	40020400 	.word	0x40020400
 8003b64:	40020800 	.word	0x40020800
 8003b68:	40020c00 	.word	0x40020c00
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	40013c00 	.word	0x40013c00

08003b74 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b087      	sub	sp, #28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003b82:	2300      	movs	r3, #0
 8003b84:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	617b      	str	r3, [r7, #20]
 8003b8e:	e0bb      	b.n	8003d08 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b90:	2201      	movs	r2, #1
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003b9a:	683a      	ldr	r2, [r7, #0]
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	f040 80ab 	bne.w	8003d02 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003bac:	4a5c      	ldr	r2, [pc, #368]	@ (8003d20 <HAL_GPIO_DeInit+0x1ac>)
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	089b      	lsrs	r3, r3, #2
 8003bb2:	3302      	adds	r3, #2
 8003bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	220f      	movs	r2, #15
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	68ba      	ldr	r2, [r7, #8]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a54      	ldr	r2, [pc, #336]	@ (8003d24 <HAL_GPIO_DeInit+0x1b0>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d019      	beq.n	8003c0a <HAL_GPIO_DeInit+0x96>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a53      	ldr	r2, [pc, #332]	@ (8003d28 <HAL_GPIO_DeInit+0x1b4>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d013      	beq.n	8003c06 <HAL_GPIO_DeInit+0x92>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a52      	ldr	r2, [pc, #328]	@ (8003d2c <HAL_GPIO_DeInit+0x1b8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d00d      	beq.n	8003c02 <HAL_GPIO_DeInit+0x8e>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a51      	ldr	r2, [pc, #324]	@ (8003d30 <HAL_GPIO_DeInit+0x1bc>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d007      	beq.n	8003bfe <HAL_GPIO_DeInit+0x8a>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a50      	ldr	r2, [pc, #320]	@ (8003d34 <HAL_GPIO_DeInit+0x1c0>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d101      	bne.n	8003bfa <HAL_GPIO_DeInit+0x86>
 8003bf6:	2304      	movs	r3, #4
 8003bf8:	e008      	b.n	8003c0c <HAL_GPIO_DeInit+0x98>
 8003bfa:	2307      	movs	r3, #7
 8003bfc:	e006      	b.n	8003c0c <HAL_GPIO_DeInit+0x98>
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e004      	b.n	8003c0c <HAL_GPIO_DeInit+0x98>
 8003c02:	2302      	movs	r3, #2
 8003c04:	e002      	b.n	8003c0c <HAL_GPIO_DeInit+0x98>
 8003c06:	2301      	movs	r3, #1
 8003c08:	e000      	b.n	8003c0c <HAL_GPIO_DeInit+0x98>
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	f002 0203 	and.w	r2, r2, #3
 8003c12:	0092      	lsls	r2, r2, #2
 8003c14:	4093      	lsls	r3, r2
 8003c16:	68ba      	ldr	r2, [r7, #8]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d132      	bne.n	8003c82 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003c1c:	4b46      	ldr	r3, [pc, #280]	@ (8003d38 <HAL_GPIO_DeInit+0x1c4>)
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	43db      	mvns	r3, r3
 8003c24:	4944      	ldr	r1, [pc, #272]	@ (8003d38 <HAL_GPIO_DeInit+0x1c4>)
 8003c26:	4013      	ands	r3, r2
 8003c28:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003c2a:	4b43      	ldr	r3, [pc, #268]	@ (8003d38 <HAL_GPIO_DeInit+0x1c4>)
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	43db      	mvns	r3, r3
 8003c32:	4941      	ldr	r1, [pc, #260]	@ (8003d38 <HAL_GPIO_DeInit+0x1c4>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003c38:	4b3f      	ldr	r3, [pc, #252]	@ (8003d38 <HAL_GPIO_DeInit+0x1c4>)
 8003c3a:	68da      	ldr	r2, [r3, #12]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	43db      	mvns	r3, r3
 8003c40:	493d      	ldr	r1, [pc, #244]	@ (8003d38 <HAL_GPIO_DeInit+0x1c4>)
 8003c42:	4013      	ands	r3, r2
 8003c44:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003c46:	4b3c      	ldr	r3, [pc, #240]	@ (8003d38 <HAL_GPIO_DeInit+0x1c4>)
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	493a      	ldr	r1, [pc, #232]	@ (8003d38 <HAL_GPIO_DeInit+0x1c4>)
 8003c50:	4013      	ands	r3, r2
 8003c52:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	220f      	movs	r2, #15
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003c64:	4a2e      	ldr	r2, [pc, #184]	@ (8003d20 <HAL_GPIO_DeInit+0x1ac>)
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	089b      	lsrs	r3, r3, #2
 8003c6a:	3302      	adds	r3, #2
 8003c6c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	43da      	mvns	r2, r3
 8003c74:	482a      	ldr	r0, [pc, #168]	@ (8003d20 <HAL_GPIO_DeInit+0x1ac>)
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	089b      	lsrs	r3, r3, #2
 8003c7a:	400a      	ands	r2, r1
 8003c7c:	3302      	adds	r3, #2
 8003c7e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	2103      	movs	r1, #3
 8003c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c90:	43db      	mvns	r3, r3
 8003c92:	401a      	ands	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	08da      	lsrs	r2, r3, #3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	3208      	adds	r2, #8
 8003ca0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	220f      	movs	r2, #15
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	43db      	mvns	r3, r3
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	08d2      	lsrs	r2, r2, #3
 8003cb8:	4019      	ands	r1, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	3208      	adds	r2, #8
 8003cbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68da      	ldr	r2, [r3, #12]
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	2103      	movs	r1, #3
 8003ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd0:	43db      	mvns	r3, r3
 8003cd2:	401a      	ands	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	2101      	movs	r1, #1
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	401a      	ands	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689a      	ldr	r2, [r3, #8]
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	005b      	lsls	r3, r3, #1
 8003cf4:	2103      	movs	r1, #3
 8003cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfa:	43db      	mvns	r3, r3
 8003cfc:	401a      	ands	r2, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	3301      	adds	r3, #1
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	2b0f      	cmp	r3, #15
 8003d0c:	f67f af40 	bls.w	8003b90 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003d10:	bf00      	nop
 8003d12:	bf00      	nop
 8003d14:	371c      	adds	r7, #28
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	40013800 	.word	0x40013800
 8003d24:	40020000 	.word	0x40020000
 8003d28:	40020400 	.word	0x40020400
 8003d2c:	40020800 	.word	0x40020800
 8003d30:	40020c00 	.word	0x40020c00
 8003d34:	40021000 	.word	0x40021000
 8003d38:	40013c00 	.word	0x40013c00

08003d3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	460b      	mov	r3, r1
 8003d46:	807b      	strh	r3, [r7, #2]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d4c:	787b      	ldrb	r3, [r7, #1]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d003      	beq.n	8003d5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d52:	887a      	ldrh	r2, [r7, #2]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d58:	e003      	b.n	8003d62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d5a:	887b      	ldrh	r3, [r7, #2]
 8003d5c:	041a      	lsls	r2, r3, #16
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	619a      	str	r2, [r3, #24]
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
	...

08003d70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e12b      	b.n	8003fda <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d106      	bne.n	8003d9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f7fd fe76 	bl	8001a88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2224      	movs	r2, #36	@ 0x24
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0201 	bic.w	r2, r2, #1
 8003db2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dc2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003dd2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003dd4:	f001 fc50 	bl	8005678 <HAL_RCC_GetPCLK1Freq>
 8003dd8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	4a81      	ldr	r2, [pc, #516]	@ (8003fe4 <HAL_I2C_Init+0x274>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d807      	bhi.n	8003df4 <HAL_I2C_Init+0x84>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4a80      	ldr	r2, [pc, #512]	@ (8003fe8 <HAL_I2C_Init+0x278>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	bf94      	ite	ls
 8003dec:	2301      	movls	r3, #1
 8003dee:	2300      	movhi	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	e006      	b.n	8003e02 <HAL_I2C_Init+0x92>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	4a7d      	ldr	r2, [pc, #500]	@ (8003fec <HAL_I2C_Init+0x27c>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	bf94      	ite	ls
 8003dfc:	2301      	movls	r3, #1
 8003dfe:	2300      	movhi	r3, #0
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d001      	beq.n	8003e0a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e0e7      	b.n	8003fda <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	4a78      	ldr	r2, [pc, #480]	@ (8003ff0 <HAL_I2C_Init+0x280>)
 8003e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e12:	0c9b      	lsrs	r3, r3, #18
 8003e14:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68ba      	ldr	r2, [r7, #8]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	4a6a      	ldr	r2, [pc, #424]	@ (8003fe4 <HAL_I2C_Init+0x274>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d802      	bhi.n	8003e44 <HAL_I2C_Init+0xd4>
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	3301      	adds	r3, #1
 8003e42:	e009      	b.n	8003e58 <HAL_I2C_Init+0xe8>
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003e4a:	fb02 f303 	mul.w	r3, r2, r3
 8003e4e:	4a69      	ldr	r2, [pc, #420]	@ (8003ff4 <HAL_I2C_Init+0x284>)
 8003e50:	fba2 2303 	umull	r2, r3, r2, r3
 8003e54:	099b      	lsrs	r3, r3, #6
 8003e56:	3301      	adds	r3, #1
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	6812      	ldr	r2, [r2, #0]
 8003e5c:	430b      	orrs	r3, r1
 8003e5e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003e6a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	495c      	ldr	r1, [pc, #368]	@ (8003fe4 <HAL_I2C_Init+0x274>)
 8003e74:	428b      	cmp	r3, r1
 8003e76:	d819      	bhi.n	8003eac <HAL_I2C_Init+0x13c>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	1e59      	subs	r1, r3, #1
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e86:	1c59      	adds	r1, r3, #1
 8003e88:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003e8c:	400b      	ands	r3, r1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00a      	beq.n	8003ea8 <HAL_I2C_Init+0x138>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	1e59      	subs	r1, r3, #1
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	005b      	lsls	r3, r3, #1
 8003e9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ea6:	e051      	b.n	8003f4c <HAL_I2C_Init+0x1dc>
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	e04f      	b.n	8003f4c <HAL_I2C_Init+0x1dc>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d111      	bne.n	8003ed8 <HAL_I2C_Init+0x168>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	1e58      	subs	r0, r3, #1
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6859      	ldr	r1, [r3, #4]
 8003ebc:	460b      	mov	r3, r1
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	440b      	add	r3, r1
 8003ec2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	bf0c      	ite	eq
 8003ed0:	2301      	moveq	r3, #1
 8003ed2:	2300      	movne	r3, #0
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	e012      	b.n	8003efe <HAL_I2C_Init+0x18e>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	1e58      	subs	r0, r3, #1
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6859      	ldr	r1, [r3, #4]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	0099      	lsls	r1, r3, #2
 8003ee8:	440b      	add	r3, r1
 8003eea:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eee:	3301      	adds	r3, #1
 8003ef0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	bf0c      	ite	eq
 8003ef8:	2301      	moveq	r3, #1
 8003efa:	2300      	movne	r3, #0
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <HAL_I2C_Init+0x196>
 8003f02:	2301      	movs	r3, #1
 8003f04:	e022      	b.n	8003f4c <HAL_I2C_Init+0x1dc>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10e      	bne.n	8003f2c <HAL_I2C_Init+0x1bc>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	1e58      	subs	r0, r3, #1
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6859      	ldr	r1, [r3, #4]
 8003f16:	460b      	mov	r3, r1
 8003f18:	005b      	lsls	r3, r3, #1
 8003f1a:	440b      	add	r3, r1
 8003f1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f20:	3301      	adds	r3, #1
 8003f22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f2a:	e00f      	b.n	8003f4c <HAL_I2C_Init+0x1dc>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	1e58      	subs	r0, r3, #1
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6859      	ldr	r1, [r3, #4]
 8003f34:	460b      	mov	r3, r1
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	440b      	add	r3, r1
 8003f3a:	0099      	lsls	r1, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f42:	3301      	adds	r3, #1
 8003f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f4c:	6879      	ldr	r1, [r7, #4]
 8003f4e:	6809      	ldr	r1, [r1, #0]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69da      	ldr	r2, [r3, #28]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003f7a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	6911      	ldr	r1, [r2, #16]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	68d2      	ldr	r2, [r2, #12]
 8003f86:	4311      	orrs	r1, r2
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	6812      	ldr	r2, [r2, #0]
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695a      	ldr	r2, [r3, #20]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f042 0201 	orr.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	000186a0 	.word	0x000186a0
 8003fe8:	001e847f 	.word	0x001e847f
 8003fec:	003d08ff 	.word	0x003d08ff
 8003ff0:	431bde83 	.word	0x431bde83
 8003ff4:	10624dd3 	.word	0x10624dd3

08003ff8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e021      	b.n	800404e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2224      	movs	r2, #36	@ 0x24
 800400e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 0201 	bic.w	r2, r2, #1
 8004020:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7fd fd78 	bl	8001b18 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3708      	adds	r7, #8
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
	...

08004058 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b088      	sub	sp, #32
 800405c:	af02      	add	r7, sp, #8
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	4608      	mov	r0, r1
 8004062:	4611      	mov	r1, r2
 8004064:	461a      	mov	r2, r3
 8004066:	4603      	mov	r3, r0
 8004068:	817b      	strh	r3, [r7, #10]
 800406a:	460b      	mov	r3, r1
 800406c:	813b      	strh	r3, [r7, #8]
 800406e:	4613      	mov	r3, r2
 8004070:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004072:	f7fe feb7 	bl	8002de4 <HAL_GetTick>
 8004076:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800407e:	b2db      	uxtb	r3, r3
 8004080:	2b20      	cmp	r3, #32
 8004082:	f040 80d9 	bne.w	8004238 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	2319      	movs	r3, #25
 800408c:	2201      	movs	r2, #1
 800408e:	496d      	ldr	r1, [pc, #436]	@ (8004244 <HAL_I2C_Mem_Write+0x1ec>)
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f000 fc8b 	bl	80049ac <I2C_WaitOnFlagUntilTimeout>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d001      	beq.n	80040a0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800409c:	2302      	movs	r3, #2
 800409e:	e0cc      	b.n	800423a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d101      	bne.n	80040ae <HAL_I2C_Mem_Write+0x56>
 80040aa:	2302      	movs	r3, #2
 80040ac:	e0c5      	b.n	800423a <HAL_I2C_Mem_Write+0x1e2>
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d007      	beq.n	80040d4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2221      	movs	r2, #33	@ 0x21
 80040e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2240      	movs	r2, #64	@ 0x40
 80040f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6a3a      	ldr	r2, [r7, #32]
 80040fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004104:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800410a:	b29a      	uxth	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	4a4d      	ldr	r2, [pc, #308]	@ (8004248 <HAL_I2C_Mem_Write+0x1f0>)
 8004114:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004116:	88f8      	ldrh	r0, [r7, #6]
 8004118:	893a      	ldrh	r2, [r7, #8]
 800411a:	8979      	ldrh	r1, [r7, #10]
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	9301      	str	r3, [sp, #4]
 8004120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	4603      	mov	r3, r0
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	f000 fac2 	bl	80046b0 <I2C_RequestMemoryWrite>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d052      	beq.n	80041d8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e081      	b.n	800423a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f000 fd50 	bl	8004be0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00d      	beq.n	8004162 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414a:	2b04      	cmp	r3, #4
 800414c:	d107      	bne.n	800415e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800415c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e06b      	b.n	800423a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004166:	781a      	ldrb	r2, [r3, #0]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004172:	1c5a      	adds	r2, r3, #1
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800417c:	3b01      	subs	r3, #1
 800417e:	b29a      	uxth	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004188:	b29b      	uxth	r3, r3
 800418a:	3b01      	subs	r3, #1
 800418c:	b29a      	uxth	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	f003 0304 	and.w	r3, r3, #4
 800419c:	2b04      	cmp	r3, #4
 800419e:	d11b      	bne.n	80041d8 <HAL_I2C_Mem_Write+0x180>
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d017      	beq.n	80041d8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ac:	781a      	ldrb	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041c2:	3b01      	subs	r3, #1
 80041c4:	b29a      	uxth	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	3b01      	subs	r3, #1
 80041d2:	b29a      	uxth	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1aa      	bne.n	8004136 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f000 fd43 	bl	8004c70 <I2C_WaitOnBTFFlagUntilTimeout>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00d      	beq.n	800420c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	2b04      	cmp	r3, #4
 80041f6:	d107      	bne.n	8004208 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004206:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e016      	b.n	800423a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800421a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004234:	2300      	movs	r3, #0
 8004236:	e000      	b.n	800423a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004238:	2302      	movs	r3, #2
  }
}
 800423a:	4618      	mov	r0, r3
 800423c:	3718      	adds	r7, #24
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	00100002 	.word	0x00100002
 8004248:	ffff0000 	.word	0xffff0000

0800424c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08c      	sub	sp, #48	@ 0x30
 8004250:	af02      	add	r7, sp, #8
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	4608      	mov	r0, r1
 8004256:	4611      	mov	r1, r2
 8004258:	461a      	mov	r2, r3
 800425a:	4603      	mov	r3, r0
 800425c:	817b      	strh	r3, [r7, #10]
 800425e:	460b      	mov	r3, r1
 8004260:	813b      	strh	r3, [r7, #8]
 8004262:	4613      	mov	r3, r2
 8004264:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004266:	f7fe fdbd 	bl	8002de4 <HAL_GetTick>
 800426a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b20      	cmp	r3, #32
 8004276:	f040 8214 	bne.w	80046a2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	9300      	str	r3, [sp, #0]
 800427e:	2319      	movs	r3, #25
 8004280:	2201      	movs	r2, #1
 8004282:	497b      	ldr	r1, [pc, #492]	@ (8004470 <HAL_I2C_Mem_Read+0x224>)
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f000 fb91 	bl	80049ac <I2C_WaitOnFlagUntilTimeout>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d001      	beq.n	8004294 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004290:	2302      	movs	r3, #2
 8004292:	e207      	b.n	80046a4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800429a:	2b01      	cmp	r3, #1
 800429c:	d101      	bne.n	80042a2 <HAL_I2C_Mem_Read+0x56>
 800429e:	2302      	movs	r3, #2
 80042a0:	e200      	b.n	80046a4 <HAL_I2C_Mem_Read+0x458>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0301 	and.w	r3, r3, #1
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d007      	beq.n	80042c8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0201 	orr.w	r2, r2, #1
 80042c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2222      	movs	r2, #34	@ 0x22
 80042dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2240      	movs	r2, #64	@ 0x40
 80042e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80042f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fe:	b29a      	uxth	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	4a5b      	ldr	r2, [pc, #364]	@ (8004474 <HAL_I2C_Mem_Read+0x228>)
 8004308:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800430a:	88f8      	ldrh	r0, [r7, #6]
 800430c:	893a      	ldrh	r2, [r7, #8]
 800430e:	8979      	ldrh	r1, [r7, #10]
 8004310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004312:	9301      	str	r3, [sp, #4]
 8004314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	4603      	mov	r3, r0
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f000 fa5e 	bl	80047dc <I2C_RequestMemoryRead>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e1bc      	b.n	80046a4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800432e:	2b00      	cmp	r3, #0
 8004330:	d113      	bne.n	800435a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004332:	2300      	movs	r3, #0
 8004334:	623b      	str	r3, [r7, #32]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	695b      	ldr	r3, [r3, #20]
 800433c:	623b      	str	r3, [r7, #32]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	623b      	str	r3, [r7, #32]
 8004346:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	e190      	b.n	800467c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800435e:	2b01      	cmp	r3, #1
 8004360:	d11b      	bne.n	800439a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004370:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004372:	2300      	movs	r3, #0
 8004374:	61fb      	str	r3, [r7, #28]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	61fb      	str	r3, [r7, #28]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	61fb      	str	r3, [r7, #28]
 8004386:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	e170      	b.n	800467c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d11b      	bne.n	80043da <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043c2:	2300      	movs	r3, #0
 80043c4:	61bb      	str	r3, [r7, #24]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	61bb      	str	r3, [r7, #24]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	61bb      	str	r3, [r7, #24]
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	e150      	b.n	800467c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043da:	2300      	movs	r3, #0
 80043dc:	617b      	str	r3, [r7, #20]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	695b      	ldr	r3, [r3, #20]
 80043e4:	617b      	str	r3, [r7, #20]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	617b      	str	r3, [r7, #20]
 80043ee:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80043f0:	e144      	b.n	800467c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f6:	2b03      	cmp	r3, #3
 80043f8:	f200 80f1 	bhi.w	80045de <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004400:	2b01      	cmp	r3, #1
 8004402:	d123      	bne.n	800444c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004404:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004406:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004408:	68f8      	ldr	r0, [r7, #12]
 800440a:	f000 fc79 	bl	8004d00 <I2C_WaitOnRXNEFlagUntilTimeout>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d001      	beq.n	8004418 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e145      	b.n	80046a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	691a      	ldr	r2, [r3, #16]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004434:	3b01      	subs	r3, #1
 8004436:	b29a      	uxth	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004440:	b29b      	uxth	r3, r3
 8004442:	3b01      	subs	r3, #1
 8004444:	b29a      	uxth	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800444a:	e117      	b.n	800467c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004450:	2b02      	cmp	r3, #2
 8004452:	d14e      	bne.n	80044f2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004456:	9300      	str	r3, [sp, #0]
 8004458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800445a:	2200      	movs	r2, #0
 800445c:	4906      	ldr	r1, [pc, #24]	@ (8004478 <HAL_I2C_Mem_Read+0x22c>)
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 faa4 	bl	80049ac <I2C_WaitOnFlagUntilTimeout>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d008      	beq.n	800447c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e11a      	b.n	80046a4 <HAL_I2C_Mem_Read+0x458>
 800446e:	bf00      	nop
 8004470:	00100002 	.word	0x00100002
 8004474:	ffff0000 	.word	0xffff0000
 8004478:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800448a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	691a      	ldr	r2, [r3, #16]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004496:	b2d2      	uxtb	r2, r2
 8004498:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449e:	1c5a      	adds	r2, r3, #1
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044a8:	3b01      	subs	r3, #1
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	3b01      	subs	r3, #1
 80044b8:	b29a      	uxth	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c8:	b2d2      	uxtb	r2, r2
 80044ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044da:	3b01      	subs	r3, #1
 80044dc:	b29a      	uxth	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044f0:	e0c4      	b.n	800467c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f8:	2200      	movs	r2, #0
 80044fa:	496c      	ldr	r1, [pc, #432]	@ (80046ac <HAL_I2C_Mem_Read+0x460>)
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f000 fa55 	bl	80049ac <I2C_WaitOnFlagUntilTimeout>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d001      	beq.n	800450c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0cb      	b.n	80046a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800451a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	691a      	ldr	r2, [r3, #16]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004526:	b2d2      	uxtb	r2, r2
 8004528:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452e:	1c5a      	adds	r2, r3, #1
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004544:	b29b      	uxth	r3, r3
 8004546:	3b01      	subs	r3, #1
 8004548:	b29a      	uxth	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800454e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004554:	2200      	movs	r2, #0
 8004556:	4955      	ldr	r1, [pc, #340]	@ (80046ac <HAL_I2C_Mem_Read+0x460>)
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f000 fa27 	bl	80049ac <I2C_WaitOnFlagUntilTimeout>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e09d      	b.n	80046a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004576:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	691a      	ldr	r2, [r3, #16]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458a:	1c5a      	adds	r2, r3, #1
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	3b01      	subs	r3, #1
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	691a      	ldr	r2, [r3, #16]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b4:	b2d2      	uxtb	r2, r2
 80045b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045bc:	1c5a      	adds	r2, r3, #1
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c6:	3b01      	subs	r3, #1
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	3b01      	subs	r3, #1
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80045dc:	e04e      	b.n	800467c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 fb8c 	bl	8004d00 <I2C_WaitOnRXNEFlagUntilTimeout>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e058      	b.n	80046a4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	691a      	ldr	r2, [r3, #16]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fc:	b2d2      	uxtb	r2, r2
 80045fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800460e:	3b01      	subs	r3, #1
 8004610:	b29a      	uxth	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800461a:	b29b      	uxth	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	f003 0304 	and.w	r3, r3, #4
 800462e:	2b04      	cmp	r3, #4
 8004630:	d124      	bne.n	800467c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004636:	2b03      	cmp	r3, #3
 8004638:	d107      	bne.n	800464a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004648:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	691a      	ldr	r2, [r3, #16]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004654:	b2d2      	uxtb	r2, r2
 8004656:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004666:	3b01      	subs	r3, #1
 8004668:	b29a      	uxth	r2, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004672:	b29b      	uxth	r3, r3
 8004674:	3b01      	subs	r3, #1
 8004676:	b29a      	uxth	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004680:	2b00      	cmp	r3, #0
 8004682:	f47f aeb6 	bne.w	80043f2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800469e:	2300      	movs	r3, #0
 80046a0:	e000      	b.n	80046a4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80046a2:	2302      	movs	r3, #2
  }
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3728      	adds	r7, #40	@ 0x28
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	00010004 	.word	0x00010004

080046b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af02      	add	r7, sp, #8
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	4608      	mov	r0, r1
 80046ba:	4611      	mov	r1, r2
 80046bc:	461a      	mov	r2, r3
 80046be:	4603      	mov	r3, r0
 80046c0:	817b      	strh	r3, [r7, #10]
 80046c2:	460b      	mov	r3, r1
 80046c4:	813b      	strh	r3, [r7, #8]
 80046c6:	4613      	mov	r3, r2
 80046c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046dc:	9300      	str	r3, [sp, #0]
 80046de:	6a3b      	ldr	r3, [r7, #32]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f000 f960 	bl	80049ac <I2C_WaitOnFlagUntilTimeout>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00d      	beq.n	800470e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004700:	d103      	bne.n	800470a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004708:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e05f      	b.n	80047ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800470e:	897b      	ldrh	r3, [r7, #10]
 8004710:	b2db      	uxtb	r3, r3
 8004712:	461a      	mov	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800471c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800471e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004720:	6a3a      	ldr	r2, [r7, #32]
 8004722:	492d      	ldr	r1, [pc, #180]	@ (80047d8 <I2C_RequestMemoryWrite+0x128>)
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f000 f9bb 	bl	8004aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e04c      	b.n	80047ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004734:	2300      	movs	r3, #0
 8004736:	617b      	str	r3, [r7, #20]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	617b      	str	r3, [r7, #20]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	617b      	str	r3, [r7, #20]
 8004748:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800474a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800474c:	6a39      	ldr	r1, [r7, #32]
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 fa46 	bl	8004be0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00d      	beq.n	8004776 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475e:	2b04      	cmp	r3, #4
 8004760:	d107      	bne.n	8004772 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004770:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e02b      	b.n	80047ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004776:	88fb      	ldrh	r3, [r7, #6]
 8004778:	2b01      	cmp	r3, #1
 800477a:	d105      	bne.n	8004788 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800477c:	893b      	ldrh	r3, [r7, #8]
 800477e:	b2da      	uxtb	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	611a      	str	r2, [r3, #16]
 8004786:	e021      	b.n	80047cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004788:	893b      	ldrh	r3, [r7, #8]
 800478a:	0a1b      	lsrs	r3, r3, #8
 800478c:	b29b      	uxth	r3, r3
 800478e:	b2da      	uxtb	r2, r3
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004798:	6a39      	ldr	r1, [r7, #32]
 800479a:	68f8      	ldr	r0, [r7, #12]
 800479c:	f000 fa20 	bl	8004be0 <I2C_WaitOnTXEFlagUntilTimeout>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00d      	beq.n	80047c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d107      	bne.n	80047be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e005      	b.n	80047ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047c2:	893b      	ldrh	r3, [r7, #8]
 80047c4:	b2da      	uxtb	r2, r3
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3718      	adds	r7, #24
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	00010002 	.word	0x00010002

080047dc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b088      	sub	sp, #32
 80047e0:	af02      	add	r7, sp, #8
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	4608      	mov	r0, r1
 80047e6:	4611      	mov	r1, r2
 80047e8:	461a      	mov	r2, r3
 80047ea:	4603      	mov	r3, r0
 80047ec:	817b      	strh	r3, [r7, #10]
 80047ee:	460b      	mov	r3, r1
 80047f0:	813b      	strh	r3, [r7, #8]
 80047f2:	4613      	mov	r3, r2
 80047f4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004804:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004814:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004818:	9300      	str	r3, [sp, #0]
 800481a:	6a3b      	ldr	r3, [r7, #32]
 800481c:	2200      	movs	r2, #0
 800481e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f000 f8c2 	bl	80049ac <I2C_WaitOnFlagUntilTimeout>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00d      	beq.n	800484a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004838:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800483c:	d103      	bne.n	8004846 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004844:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e0aa      	b.n	80049a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800484a:	897b      	ldrh	r3, [r7, #10]
 800484c:	b2db      	uxtb	r3, r3
 800484e:	461a      	mov	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004858:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800485a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485c:	6a3a      	ldr	r2, [r7, #32]
 800485e:	4952      	ldr	r1, [pc, #328]	@ (80049a8 <I2C_RequestMemoryRead+0x1cc>)
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f000 f91d 	bl	8004aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e097      	b.n	80049a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004870:	2300      	movs	r3, #0
 8004872:	617b      	str	r3, [r7, #20]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	617b      	str	r3, [r7, #20]
 8004884:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004888:	6a39      	ldr	r1, [r7, #32]
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f000 f9a8 	bl	8004be0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00d      	beq.n	80048b2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489a:	2b04      	cmp	r3, #4
 800489c:	d107      	bne.n	80048ae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e076      	b.n	80049a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d105      	bne.n	80048c4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048b8:	893b      	ldrh	r3, [r7, #8]
 80048ba:	b2da      	uxtb	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	611a      	str	r2, [r3, #16]
 80048c2:	e021      	b.n	8004908 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80048c4:	893b      	ldrh	r3, [r7, #8]
 80048c6:	0a1b      	lsrs	r3, r3, #8
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	b2da      	uxtb	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048d4:	6a39      	ldr	r1, [r7, #32]
 80048d6:	68f8      	ldr	r0, [r7, #12]
 80048d8:	f000 f982 	bl	8004be0 <I2C_WaitOnTXEFlagUntilTimeout>
 80048dc:	4603      	mov	r3, r0
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d00d      	beq.n	80048fe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d107      	bne.n	80048fa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e050      	b.n	80049a0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048fe:	893b      	ldrh	r3, [r7, #8]
 8004900:	b2da      	uxtb	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800490a:	6a39      	ldr	r1, [r7, #32]
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f000 f967 	bl	8004be0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00d      	beq.n	8004934 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491c:	2b04      	cmp	r3, #4
 800491e:	d107      	bne.n	8004930 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800492e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e035      	b.n	80049a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004942:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	9300      	str	r3, [sp, #0]
 8004948:	6a3b      	ldr	r3, [r7, #32]
 800494a:	2200      	movs	r2, #0
 800494c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f000 f82b 	bl	80049ac <I2C_WaitOnFlagUntilTimeout>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d00d      	beq.n	8004978 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004966:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800496a:	d103      	bne.n	8004974 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004972:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e013      	b.n	80049a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004978:	897b      	ldrh	r3, [r7, #10]
 800497a:	b2db      	uxtb	r3, r3
 800497c:	f043 0301 	orr.w	r3, r3, #1
 8004980:	b2da      	uxtb	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498a:	6a3a      	ldr	r2, [r7, #32]
 800498c:	4906      	ldr	r1, [pc, #24]	@ (80049a8 <I2C_RequestMemoryRead+0x1cc>)
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f000 f886 	bl	8004aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e000      	b.n	80049a0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3718      	adds	r7, #24
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	00010002 	.word	0x00010002

080049ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	603b      	str	r3, [r7, #0]
 80049b8:	4613      	mov	r3, r2
 80049ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049bc:	e048      	b.n	8004a50 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049c4:	d044      	beq.n	8004a50 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049c6:	f7fe fa0d 	bl	8002de4 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d302      	bcc.n	80049dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d139      	bne.n	8004a50 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	0c1b      	lsrs	r3, r3, #16
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d10d      	bne.n	8004a02 <I2C_WaitOnFlagUntilTimeout+0x56>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	43da      	mvns	r2, r3
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	4013      	ands	r3, r2
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	bf0c      	ite	eq
 80049f8:	2301      	moveq	r3, #1
 80049fa:	2300      	movne	r3, #0
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	461a      	mov	r2, r3
 8004a00:	e00c      	b.n	8004a1c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	43da      	mvns	r2, r3
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	bf0c      	ite	eq
 8004a14:	2301      	moveq	r3, #1
 8004a16:	2300      	movne	r3, #0
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	79fb      	ldrb	r3, [r7, #7]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d116      	bne.n	8004a50 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3c:	f043 0220 	orr.w	r2, r3, #32
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e023      	b.n	8004a98 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	0c1b      	lsrs	r3, r3, #16
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d10d      	bne.n	8004a76 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	695b      	ldr	r3, [r3, #20]
 8004a60:	43da      	mvns	r2, r3
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	4013      	ands	r3, r2
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	bf0c      	ite	eq
 8004a6c:	2301      	moveq	r3, #1
 8004a6e:	2300      	movne	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	461a      	mov	r2, r3
 8004a74:	e00c      	b.n	8004a90 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	43da      	mvns	r2, r3
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	4013      	ands	r3, r2
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	bf0c      	ite	eq
 8004a88:	2301      	moveq	r3, #1
 8004a8a:	2300      	movne	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	461a      	mov	r2, r3
 8004a90:	79fb      	ldrb	r3, [r7, #7]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d093      	beq.n	80049be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
 8004aac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004aae:	e071      	b.n	8004b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004abe:	d123      	bne.n	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ace:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ad8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af4:	f043 0204 	orr.w	r2, r3, #4
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e067      	b.n	8004bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b0e:	d041      	beq.n	8004b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b10:	f7fe f968 	bl	8002de4 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d302      	bcc.n	8004b26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d136      	bne.n	8004b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	0c1b      	lsrs	r3, r3, #16
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d10c      	bne.n	8004b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	43da      	mvns	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	bf14      	ite	ne
 8004b42:	2301      	movne	r3, #1
 8004b44:	2300      	moveq	r3, #0
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	e00b      	b.n	8004b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	43da      	mvns	r2, r3
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	4013      	ands	r3, r2
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	bf14      	ite	ne
 8004b5c:	2301      	movne	r3, #1
 8004b5e:	2300      	moveq	r3, #0
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d016      	beq.n	8004b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2220      	movs	r2, #32
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b80:	f043 0220 	orr.w	r2, r3, #32
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e021      	b.n	8004bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	0c1b      	lsrs	r3, r3, #16
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d10c      	bne.n	8004bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	43da      	mvns	r2, r3
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	4013      	ands	r3, r2
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	bf14      	ite	ne
 8004bb0:	2301      	movne	r3, #1
 8004bb2:	2300      	moveq	r3, #0
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	e00b      	b.n	8004bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	43da      	mvns	r2, r3
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	bf14      	ite	ne
 8004bca:	2301      	movne	r3, #1
 8004bcc:	2300      	moveq	r3, #0
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f47f af6d 	bne.w	8004ab0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bec:	e034      	b.n	8004c58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f000 f8e3 	bl	8004dba <I2C_IsAcknowledgeFailed>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e034      	b.n	8004c68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c04:	d028      	beq.n	8004c58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c06:	f7fe f8ed 	bl	8002de4 <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d302      	bcc.n	8004c1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d11d      	bne.n	8004c58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c26:	2b80      	cmp	r3, #128	@ 0x80
 8004c28:	d016      	beq.n	8004c58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2220      	movs	r2, #32
 8004c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c44:	f043 0220 	orr.w	r2, r3, #32
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e007      	b.n	8004c68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c62:	2b80      	cmp	r3, #128	@ 0x80
 8004c64:	d1c3      	bne.n	8004bee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c7c:	e034      	b.n	8004ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 f89b 	bl	8004dba <I2C_IsAcknowledgeFailed>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e034      	b.n	8004cf8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c94:	d028      	beq.n	8004ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c96:	f7fe f8a5 	bl	8002de4 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d302      	bcc.n	8004cac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d11d      	bne.n	8004ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	f003 0304 	and.w	r3, r3, #4
 8004cb6:	2b04      	cmp	r3, #4
 8004cb8:	d016      	beq.n	8004ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd4:	f043 0220 	orr.w	r2, r3, #32
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e007      	b.n	8004cf8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	f003 0304 	and.w	r3, r3, #4
 8004cf2:	2b04      	cmp	r3, #4
 8004cf4:	d1c3      	bne.n	8004c7e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3710      	adds	r7, #16
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d0c:	e049      	b.n	8004da2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	f003 0310 	and.w	r3, r3, #16
 8004d18:	2b10      	cmp	r3, #16
 8004d1a:	d119      	bne.n	8004d50 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f06f 0210 	mvn.w	r2, #16
 8004d24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e030      	b.n	8004db2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d50:	f7fe f848 	bl	8002de4 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d302      	bcc.n	8004d66 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d11d      	bne.n	8004da2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	695b      	ldr	r3, [r3, #20]
 8004d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d70:	2b40      	cmp	r3, #64	@ 0x40
 8004d72:	d016      	beq.n	8004da2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8e:	f043 0220 	orr.w	r2, r3, #32
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e007      	b.n	8004db2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dac:	2b40      	cmp	r3, #64	@ 0x40
 8004dae:	d1ae      	bne.n	8004d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b083      	sub	sp, #12
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dd0:	d11b      	bne.n	8004e0a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004dda:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2220      	movs	r2, #32
 8004de6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df6:	f043 0204 	orr.w	r2, r3, #4
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e000      	b.n	8004e0c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e0a:	2300      	movs	r3, #0
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e267      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d075      	beq.n	8004f22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e36:	4b88      	ldr	r3, [pc, #544]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 030c 	and.w	r3, r3, #12
 8004e3e:	2b04      	cmp	r3, #4
 8004e40:	d00c      	beq.n	8004e5c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e42:	4b85      	ldr	r3, [pc, #532]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e4a:	2b08      	cmp	r3, #8
 8004e4c:	d112      	bne.n	8004e74 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e4e:	4b82      	ldr	r3, [pc, #520]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e5a:	d10b      	bne.n	8004e74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e5c:	4b7e      	ldr	r3, [pc, #504]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d05b      	beq.n	8004f20 <HAL_RCC_OscConfig+0x108>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d157      	bne.n	8004f20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e242      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e7c:	d106      	bne.n	8004e8c <HAL_RCC_OscConfig+0x74>
 8004e7e:	4b76      	ldr	r3, [pc, #472]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a75      	ldr	r2, [pc, #468]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e88:	6013      	str	r3, [r2, #0]
 8004e8a:	e01d      	b.n	8004ec8 <HAL_RCC_OscConfig+0xb0>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e94:	d10c      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x98>
 8004e96:	4b70      	ldr	r3, [pc, #448]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a6f      	ldr	r2, [pc, #444]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ea0:	6013      	str	r3, [r2, #0]
 8004ea2:	4b6d      	ldr	r3, [pc, #436]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a6c      	ldr	r2, [pc, #432]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eac:	6013      	str	r3, [r2, #0]
 8004eae:	e00b      	b.n	8004ec8 <HAL_RCC_OscConfig+0xb0>
 8004eb0:	4b69      	ldr	r3, [pc, #420]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a68      	ldr	r2, [pc, #416]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004eb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eba:	6013      	str	r3, [r2, #0]
 8004ebc:	4b66      	ldr	r3, [pc, #408]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a65      	ldr	r2, [pc, #404]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004ec2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ec6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d013      	beq.n	8004ef8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed0:	f7fd ff88 	bl	8002de4 <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ed6:	e008      	b.n	8004eea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ed8:	f7fd ff84 	bl	8002de4 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b64      	cmp	r3, #100	@ 0x64
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e207      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eea:	4b5b      	ldr	r3, [pc, #364]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0f0      	beq.n	8004ed8 <HAL_RCC_OscConfig+0xc0>
 8004ef6:	e014      	b.n	8004f22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ef8:	f7fd ff74 	bl	8002de4 <HAL_GetTick>
 8004efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004efe:	e008      	b.n	8004f12 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f00:	f7fd ff70 	bl	8002de4 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	2b64      	cmp	r3, #100	@ 0x64
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e1f3      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f12:	4b51      	ldr	r3, [pc, #324]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1f0      	bne.n	8004f00 <HAL_RCC_OscConfig+0xe8>
 8004f1e:	e000      	b.n	8004f22 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0302 	and.w	r3, r3, #2
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d063      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f2e:	4b4a      	ldr	r3, [pc, #296]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 030c 	and.w	r3, r3, #12
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00b      	beq.n	8004f52 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f3a:	4b47      	ldr	r3, [pc, #284]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f42:	2b08      	cmp	r3, #8
 8004f44:	d11c      	bne.n	8004f80 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f46:	4b44      	ldr	r3, [pc, #272]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d116      	bne.n	8004f80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f52:	4b41      	ldr	r3, [pc, #260]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d005      	beq.n	8004f6a <HAL_RCC_OscConfig+0x152>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d001      	beq.n	8004f6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e1c7      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f6a:	4b3b      	ldr	r3, [pc, #236]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	4937      	ldr	r1, [pc, #220]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f7e:	e03a      	b.n	8004ff6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d020      	beq.n	8004fca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f88:	4b34      	ldr	r3, [pc, #208]	@ (800505c <HAL_RCC_OscConfig+0x244>)
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8e:	f7fd ff29 	bl	8002de4 <HAL_GetTick>
 8004f92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f94:	e008      	b.n	8004fa8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f96:	f7fd ff25 	bl	8002de4 <HAL_GetTick>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d901      	bls.n	8004fa8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e1a8      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d0f0      	beq.n	8004f96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fb4:	4b28      	ldr	r3, [pc, #160]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	691b      	ldr	r3, [r3, #16]
 8004fc0:	00db      	lsls	r3, r3, #3
 8004fc2:	4925      	ldr	r1, [pc, #148]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	600b      	str	r3, [r1, #0]
 8004fc8:	e015      	b.n	8004ff6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fca:	4b24      	ldr	r3, [pc, #144]	@ (800505c <HAL_RCC_OscConfig+0x244>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd0:	f7fd ff08 	bl	8002de4 <HAL_GetTick>
 8004fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fd6:	e008      	b.n	8004fea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fd8:	f7fd ff04 	bl	8002de4 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e187      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fea:	4b1b      	ldr	r3, [pc, #108]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1f0      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0308 	and.w	r3, r3, #8
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d036      	beq.n	8005070 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d016      	beq.n	8005038 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800500a:	4b15      	ldr	r3, [pc, #84]	@ (8005060 <HAL_RCC_OscConfig+0x248>)
 800500c:	2201      	movs	r2, #1
 800500e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005010:	f7fd fee8 	bl	8002de4 <HAL_GetTick>
 8005014:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005018:	f7fd fee4 	bl	8002de4 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e167      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800502a:	4b0b      	ldr	r3, [pc, #44]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 800502c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0f0      	beq.n	8005018 <HAL_RCC_OscConfig+0x200>
 8005036:	e01b      	b.n	8005070 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005038:	4b09      	ldr	r3, [pc, #36]	@ (8005060 <HAL_RCC_OscConfig+0x248>)
 800503a:	2200      	movs	r2, #0
 800503c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800503e:	f7fd fed1 	bl	8002de4 <HAL_GetTick>
 8005042:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005044:	e00e      	b.n	8005064 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005046:	f7fd fecd 	bl	8002de4 <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	2b02      	cmp	r3, #2
 8005052:	d907      	bls.n	8005064 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e150      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
 8005058:	40023800 	.word	0x40023800
 800505c:	42470000 	.word	0x42470000
 8005060:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005064:	4b88      	ldr	r3, [pc, #544]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005066:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1ea      	bne.n	8005046 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0304 	and.w	r3, r3, #4
 8005078:	2b00      	cmp	r3, #0
 800507a:	f000 8097 	beq.w	80051ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800507e:	2300      	movs	r3, #0
 8005080:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005082:	4b81      	ldr	r3, [pc, #516]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10f      	bne.n	80050ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800508e:	2300      	movs	r3, #0
 8005090:	60bb      	str	r3, [r7, #8]
 8005092:	4b7d      	ldr	r3, [pc, #500]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005096:	4a7c      	ldr	r2, [pc, #496]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005098:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800509c:	6413      	str	r3, [r2, #64]	@ 0x40
 800509e:	4b7a      	ldr	r3, [pc, #488]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80050a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050a6:	60bb      	str	r3, [r7, #8]
 80050a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050aa:	2301      	movs	r3, #1
 80050ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ae:	4b77      	ldr	r3, [pc, #476]	@ (800528c <HAL_RCC_OscConfig+0x474>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d118      	bne.n	80050ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050ba:	4b74      	ldr	r3, [pc, #464]	@ (800528c <HAL_RCC_OscConfig+0x474>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a73      	ldr	r2, [pc, #460]	@ (800528c <HAL_RCC_OscConfig+0x474>)
 80050c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050c6:	f7fd fe8d 	bl	8002de4 <HAL_GetTick>
 80050ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050cc:	e008      	b.n	80050e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ce:	f7fd fe89 	bl	8002de4 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d901      	bls.n	80050e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e10c      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e0:	4b6a      	ldr	r3, [pc, #424]	@ (800528c <HAL_RCC_OscConfig+0x474>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d0f0      	beq.n	80050ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d106      	bne.n	8005102 <HAL_RCC_OscConfig+0x2ea>
 80050f4:	4b64      	ldr	r3, [pc, #400]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80050f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050f8:	4a63      	ldr	r2, [pc, #396]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80050fa:	f043 0301 	orr.w	r3, r3, #1
 80050fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005100:	e01c      	b.n	800513c <HAL_RCC_OscConfig+0x324>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	2b05      	cmp	r3, #5
 8005108:	d10c      	bne.n	8005124 <HAL_RCC_OscConfig+0x30c>
 800510a:	4b5f      	ldr	r3, [pc, #380]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 800510c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800510e:	4a5e      	ldr	r2, [pc, #376]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005110:	f043 0304 	orr.w	r3, r3, #4
 8005114:	6713      	str	r3, [r2, #112]	@ 0x70
 8005116:	4b5c      	ldr	r3, [pc, #368]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800511a:	4a5b      	ldr	r2, [pc, #364]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 800511c:	f043 0301 	orr.w	r3, r3, #1
 8005120:	6713      	str	r3, [r2, #112]	@ 0x70
 8005122:	e00b      	b.n	800513c <HAL_RCC_OscConfig+0x324>
 8005124:	4b58      	ldr	r3, [pc, #352]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005126:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005128:	4a57      	ldr	r2, [pc, #348]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 800512a:	f023 0301 	bic.w	r3, r3, #1
 800512e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005130:	4b55      	ldr	r3, [pc, #340]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005132:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005134:	4a54      	ldr	r2, [pc, #336]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005136:	f023 0304 	bic.w	r3, r3, #4
 800513a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d015      	beq.n	8005170 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005144:	f7fd fe4e 	bl	8002de4 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800514a:	e00a      	b.n	8005162 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800514c:	f7fd fe4a 	bl	8002de4 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800515a:	4293      	cmp	r3, r2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e0cb      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005162:	4b49      	ldr	r3, [pc, #292]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0ee      	beq.n	800514c <HAL_RCC_OscConfig+0x334>
 800516e:	e014      	b.n	800519a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005170:	f7fd fe38 	bl	8002de4 <HAL_GetTick>
 8005174:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005176:	e00a      	b.n	800518e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005178:	f7fd fe34 	bl	8002de4 <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005186:	4293      	cmp	r3, r2
 8005188:	d901      	bls.n	800518e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e0b5      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800518e:	4b3e      	ldr	r3, [pc, #248]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b00      	cmp	r3, #0
 8005198:	d1ee      	bne.n	8005178 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800519a:	7dfb      	ldrb	r3, [r7, #23]
 800519c:	2b01      	cmp	r3, #1
 800519e:	d105      	bne.n	80051ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051a0:	4b39      	ldr	r3, [pc, #228]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80051a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a4:	4a38      	ldr	r2, [pc, #224]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80051a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f000 80a1 	beq.w	80052f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051b6:	4b34      	ldr	r3, [pc, #208]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f003 030c 	and.w	r3, r3, #12
 80051be:	2b08      	cmp	r3, #8
 80051c0:	d05c      	beq.n	800527c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d141      	bne.n	800524e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051ca:	4b31      	ldr	r3, [pc, #196]	@ (8005290 <HAL_RCC_OscConfig+0x478>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051d0:	f7fd fe08 	bl	8002de4 <HAL_GetTick>
 80051d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051d6:	e008      	b.n	80051ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d8:	f7fd fe04 	bl	8002de4 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e087      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ea:	4b27      	ldr	r3, [pc, #156]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1f0      	bne.n	80051d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69da      	ldr	r2, [r3, #28]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	431a      	orrs	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005204:	019b      	lsls	r3, r3, #6
 8005206:	431a      	orrs	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800520c:	085b      	lsrs	r3, r3, #1
 800520e:	3b01      	subs	r3, #1
 8005210:	041b      	lsls	r3, r3, #16
 8005212:	431a      	orrs	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005218:	061b      	lsls	r3, r3, #24
 800521a:	491b      	ldr	r1, [pc, #108]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 800521c:	4313      	orrs	r3, r2
 800521e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005220:	4b1b      	ldr	r3, [pc, #108]	@ (8005290 <HAL_RCC_OscConfig+0x478>)
 8005222:	2201      	movs	r2, #1
 8005224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005226:	f7fd fddd 	bl	8002de4 <HAL_GetTick>
 800522a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800522c:	e008      	b.n	8005240 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800522e:	f7fd fdd9 	bl	8002de4 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	2b02      	cmp	r3, #2
 800523a:	d901      	bls.n	8005240 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e05c      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005240:	4b11      	ldr	r3, [pc, #68]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d0f0      	beq.n	800522e <HAL_RCC_OscConfig+0x416>
 800524c:	e054      	b.n	80052f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800524e:	4b10      	ldr	r3, [pc, #64]	@ (8005290 <HAL_RCC_OscConfig+0x478>)
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005254:	f7fd fdc6 	bl	8002de4 <HAL_GetTick>
 8005258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800525a:	e008      	b.n	800526e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800525c:	f7fd fdc2 	bl	8002de4 <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	2b02      	cmp	r3, #2
 8005268:	d901      	bls.n	800526e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e045      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800526e:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1f0      	bne.n	800525c <HAL_RCC_OscConfig+0x444>
 800527a:	e03d      	b.n	80052f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d107      	bne.n	8005294 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e038      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
 8005288:	40023800 	.word	0x40023800
 800528c:	40007000 	.word	0x40007000
 8005290:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005294:	4b1b      	ldr	r3, [pc, #108]	@ (8005304 <HAL_RCC_OscConfig+0x4ec>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d028      	beq.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d121      	bne.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d11a      	bne.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052c4:	4013      	ands	r3, r2
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80052ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d111      	bne.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052da:	085b      	lsrs	r3, r3, #1
 80052dc:	3b01      	subs	r3, #1
 80052de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d107      	bne.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d001      	beq.n	80052f8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e000      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3718      	adds	r7, #24
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	40023800 	.word	0x40023800

08005308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d101      	bne.n	800531c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e0cc      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800531c:	4b68      	ldr	r3, [pc, #416]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0307 	and.w	r3, r3, #7
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	429a      	cmp	r2, r3
 8005328:	d90c      	bls.n	8005344 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800532a:	4b65      	ldr	r3, [pc, #404]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005332:	4b63      	ldr	r3, [pc, #396]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0307 	and.w	r3, r3, #7
 800533a:	683a      	ldr	r2, [r7, #0]
 800533c:	429a      	cmp	r2, r3
 800533e:	d001      	beq.n	8005344 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e0b8      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d020      	beq.n	8005392 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	d005      	beq.n	8005368 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800535c:	4b59      	ldr	r3, [pc, #356]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	4a58      	ldr	r2, [pc, #352]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005362:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005366:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0308 	and.w	r3, r3, #8
 8005370:	2b00      	cmp	r3, #0
 8005372:	d005      	beq.n	8005380 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005374:	4b53      	ldr	r3, [pc, #332]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	4a52      	ldr	r2, [pc, #328]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800537a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800537e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005380:	4b50      	ldr	r3, [pc, #320]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	494d      	ldr	r1, [pc, #308]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800538e:	4313      	orrs	r3, r2
 8005390:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0301 	and.w	r3, r3, #1
 800539a:	2b00      	cmp	r3, #0
 800539c:	d044      	beq.n	8005428 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d107      	bne.n	80053b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053a6:	4b47      	ldr	r3, [pc, #284]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d119      	bne.n	80053e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e07f      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d003      	beq.n	80053c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053c2:	2b03      	cmp	r3, #3
 80053c4:	d107      	bne.n	80053d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053c6:	4b3f      	ldr	r3, [pc, #252]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d109      	bne.n	80053e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e06f      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053d6:	4b3b      	ldr	r3, [pc, #236]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e067      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053e6:	4b37      	ldr	r3, [pc, #220]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f023 0203 	bic.w	r2, r3, #3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	4934      	ldr	r1, [pc, #208]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053f8:	f7fd fcf4 	bl	8002de4 <HAL_GetTick>
 80053fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053fe:	e00a      	b.n	8005416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005400:	f7fd fcf0 	bl	8002de4 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800540e:	4293      	cmp	r3, r2
 8005410:	d901      	bls.n	8005416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e04f      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005416:	4b2b      	ldr	r3, [pc, #172]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 020c 	and.w	r2, r3, #12
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	429a      	cmp	r2, r3
 8005426:	d1eb      	bne.n	8005400 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005428:	4b25      	ldr	r3, [pc, #148]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0307 	and.w	r3, r3, #7
 8005430:	683a      	ldr	r2, [r7, #0]
 8005432:	429a      	cmp	r2, r3
 8005434:	d20c      	bcs.n	8005450 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005436:	4b22      	ldr	r3, [pc, #136]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005438:	683a      	ldr	r2, [r7, #0]
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800543e:	4b20      	ldr	r3, [pc, #128]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0307 	and.w	r3, r3, #7
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	429a      	cmp	r2, r3
 800544a:	d001      	beq.n	8005450 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e032      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0304 	and.w	r3, r3, #4
 8005458:	2b00      	cmp	r3, #0
 800545a:	d008      	beq.n	800546e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800545c:	4b19      	ldr	r3, [pc, #100]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	4916      	ldr	r1, [pc, #88]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800546a:	4313      	orrs	r3, r2
 800546c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0308 	and.w	r3, r3, #8
 8005476:	2b00      	cmp	r3, #0
 8005478:	d009      	beq.n	800548e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800547a:	4b12      	ldr	r3, [pc, #72]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	490e      	ldr	r1, [pc, #56]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800548a:	4313      	orrs	r3, r2
 800548c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800548e:	f000 f821 	bl	80054d4 <HAL_RCC_GetSysClockFreq>
 8005492:	4602      	mov	r2, r0
 8005494:	4b0b      	ldr	r3, [pc, #44]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	091b      	lsrs	r3, r3, #4
 800549a:	f003 030f 	and.w	r3, r3, #15
 800549e:	490a      	ldr	r1, [pc, #40]	@ (80054c8 <HAL_RCC_ClockConfig+0x1c0>)
 80054a0:	5ccb      	ldrb	r3, [r1, r3]
 80054a2:	fa22 f303 	lsr.w	r3, r2, r3
 80054a6:	4a09      	ldr	r2, [pc, #36]	@ (80054cc <HAL_RCC_ClockConfig+0x1c4>)
 80054a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80054aa:	4b09      	ldr	r3, [pc, #36]	@ (80054d0 <HAL_RCC_ClockConfig+0x1c8>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fd fc54 	bl	8002d5c <HAL_InitTick>

  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40023c00 	.word	0x40023c00
 80054c4:	40023800 	.word	0x40023800
 80054c8:	0801f3ac 	.word	0x0801f3ac
 80054cc:	2000000c 	.word	0x2000000c
 80054d0:	20000010 	.word	0x20000010

080054d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054d8:	b090      	sub	sp, #64	@ 0x40
 80054da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80054dc:	2300      	movs	r3, #0
 80054de:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80054e0:	2300      	movs	r3, #0
 80054e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80054e4:	2300      	movs	r3, #0
 80054e6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80054e8:	2300      	movs	r3, #0
 80054ea:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054ec:	4b59      	ldr	r3, [pc, #356]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x180>)
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f003 030c 	and.w	r3, r3, #12
 80054f4:	2b08      	cmp	r3, #8
 80054f6:	d00d      	beq.n	8005514 <HAL_RCC_GetSysClockFreq+0x40>
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	f200 80a1 	bhi.w	8005640 <HAL_RCC_GetSysClockFreq+0x16c>
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d002      	beq.n	8005508 <HAL_RCC_GetSysClockFreq+0x34>
 8005502:	2b04      	cmp	r3, #4
 8005504:	d003      	beq.n	800550e <HAL_RCC_GetSysClockFreq+0x3a>
 8005506:	e09b      	b.n	8005640 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005508:	4b53      	ldr	r3, [pc, #332]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x184>)
 800550a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800550c:	e09b      	b.n	8005646 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800550e:	4b53      	ldr	r3, [pc, #332]	@ (800565c <HAL_RCC_GetSysClockFreq+0x188>)
 8005510:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005512:	e098      	b.n	8005646 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005514:	4b4f      	ldr	r3, [pc, #316]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x180>)
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800551c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800551e:	4b4d      	ldr	r3, [pc, #308]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x180>)
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d028      	beq.n	800557c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800552a:	4b4a      	ldr	r3, [pc, #296]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x180>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	099b      	lsrs	r3, r3, #6
 8005530:	2200      	movs	r2, #0
 8005532:	623b      	str	r3, [r7, #32]
 8005534:	627a      	str	r2, [r7, #36]	@ 0x24
 8005536:	6a3b      	ldr	r3, [r7, #32]
 8005538:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800553c:	2100      	movs	r1, #0
 800553e:	4b47      	ldr	r3, [pc, #284]	@ (800565c <HAL_RCC_GetSysClockFreq+0x188>)
 8005540:	fb03 f201 	mul.w	r2, r3, r1
 8005544:	2300      	movs	r3, #0
 8005546:	fb00 f303 	mul.w	r3, r0, r3
 800554a:	4413      	add	r3, r2
 800554c:	4a43      	ldr	r2, [pc, #268]	@ (800565c <HAL_RCC_GetSysClockFreq+0x188>)
 800554e:	fba0 1202 	umull	r1, r2, r0, r2
 8005552:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005554:	460a      	mov	r2, r1
 8005556:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005558:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800555a:	4413      	add	r3, r2
 800555c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800555e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005560:	2200      	movs	r2, #0
 8005562:	61bb      	str	r3, [r7, #24]
 8005564:	61fa      	str	r2, [r7, #28]
 8005566:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800556a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800556e:	f7fb fbf3 	bl	8000d58 <__aeabi_uldivmod>
 8005572:	4602      	mov	r2, r0
 8005574:	460b      	mov	r3, r1
 8005576:	4613      	mov	r3, r2
 8005578:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800557a:	e053      	b.n	8005624 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800557c:	4b35      	ldr	r3, [pc, #212]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x180>)
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	099b      	lsrs	r3, r3, #6
 8005582:	2200      	movs	r2, #0
 8005584:	613b      	str	r3, [r7, #16]
 8005586:	617a      	str	r2, [r7, #20]
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800558e:	f04f 0b00 	mov.w	fp, #0
 8005592:	4652      	mov	r2, sl
 8005594:	465b      	mov	r3, fp
 8005596:	f04f 0000 	mov.w	r0, #0
 800559a:	f04f 0100 	mov.w	r1, #0
 800559e:	0159      	lsls	r1, r3, #5
 80055a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055a4:	0150      	lsls	r0, r2, #5
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	ebb2 080a 	subs.w	r8, r2, sl
 80055ae:	eb63 090b 	sbc.w	r9, r3, fp
 80055b2:	f04f 0200 	mov.w	r2, #0
 80055b6:	f04f 0300 	mov.w	r3, #0
 80055ba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80055be:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80055c2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80055c6:	ebb2 0408 	subs.w	r4, r2, r8
 80055ca:	eb63 0509 	sbc.w	r5, r3, r9
 80055ce:	f04f 0200 	mov.w	r2, #0
 80055d2:	f04f 0300 	mov.w	r3, #0
 80055d6:	00eb      	lsls	r3, r5, #3
 80055d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055dc:	00e2      	lsls	r2, r4, #3
 80055de:	4614      	mov	r4, r2
 80055e0:	461d      	mov	r5, r3
 80055e2:	eb14 030a 	adds.w	r3, r4, sl
 80055e6:	603b      	str	r3, [r7, #0]
 80055e8:	eb45 030b 	adc.w	r3, r5, fp
 80055ec:	607b      	str	r3, [r7, #4]
 80055ee:	f04f 0200 	mov.w	r2, #0
 80055f2:	f04f 0300 	mov.w	r3, #0
 80055f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80055fa:	4629      	mov	r1, r5
 80055fc:	028b      	lsls	r3, r1, #10
 80055fe:	4621      	mov	r1, r4
 8005600:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005604:	4621      	mov	r1, r4
 8005606:	028a      	lsls	r2, r1, #10
 8005608:	4610      	mov	r0, r2
 800560a:	4619      	mov	r1, r3
 800560c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800560e:	2200      	movs	r2, #0
 8005610:	60bb      	str	r3, [r7, #8]
 8005612:	60fa      	str	r2, [r7, #12]
 8005614:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005618:	f7fb fb9e 	bl	8000d58 <__aeabi_uldivmod>
 800561c:	4602      	mov	r2, r0
 800561e:	460b      	mov	r3, r1
 8005620:	4613      	mov	r3, r2
 8005622:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005624:	4b0b      	ldr	r3, [pc, #44]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x180>)
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	0c1b      	lsrs	r3, r3, #16
 800562a:	f003 0303 	and.w	r3, r3, #3
 800562e:	3301      	adds	r3, #1
 8005630:	005b      	lsls	r3, r3, #1
 8005632:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005634:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005638:	fbb2 f3f3 	udiv	r3, r2, r3
 800563c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800563e:	e002      	b.n	8005646 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005640:	4b05      	ldr	r3, [pc, #20]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x184>)
 8005642:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005644:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005648:	4618      	mov	r0, r3
 800564a:	3740      	adds	r7, #64	@ 0x40
 800564c:	46bd      	mov	sp, r7
 800564e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005652:	bf00      	nop
 8005654:	40023800 	.word	0x40023800
 8005658:	00f42400 	.word	0x00f42400
 800565c:	017d7840 	.word	0x017d7840

08005660 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005664:	4b03      	ldr	r3, [pc, #12]	@ (8005674 <HAL_RCC_GetHCLKFreq+0x14>)
 8005666:	681b      	ldr	r3, [r3, #0]
}
 8005668:	4618      	mov	r0, r3
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	2000000c 	.word	0x2000000c

08005678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800567c:	f7ff fff0 	bl	8005660 <HAL_RCC_GetHCLKFreq>
 8005680:	4602      	mov	r2, r0
 8005682:	4b05      	ldr	r3, [pc, #20]	@ (8005698 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	0a9b      	lsrs	r3, r3, #10
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	4903      	ldr	r1, [pc, #12]	@ (800569c <HAL_RCC_GetPCLK1Freq+0x24>)
 800568e:	5ccb      	ldrb	r3, [r1, r3]
 8005690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005694:	4618      	mov	r0, r3
 8005696:	bd80      	pop	{r7, pc}
 8005698:	40023800 	.word	0x40023800
 800569c:	0801f3bc 	.word	0x0801f3bc

080056a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056a4:	f7ff ffdc 	bl	8005660 <HAL_RCC_GetHCLKFreq>
 80056a8:	4602      	mov	r2, r0
 80056aa:	4b05      	ldr	r3, [pc, #20]	@ (80056c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	0b5b      	lsrs	r3, r3, #13
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	4903      	ldr	r1, [pc, #12]	@ (80056c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056b6:	5ccb      	ldrb	r3, [r1, r3]
 80056b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056bc:	4618      	mov	r0, r3
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	40023800 	.word	0x40023800
 80056c4:	0801f3bc 	.word	0x0801f3bc

080056c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d101      	bne.n	80056da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e041      	b.n	800575e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d106      	bne.n	80056f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f7fc ffea 	bl	80026c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2202      	movs	r2, #2
 80056f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	3304      	adds	r3, #4
 8005704:	4619      	mov	r1, r3
 8005706:	4610      	mov	r0, r2
 8005708:	f000 fe14 	bl	8006334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
	...

08005768 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005768:	b480      	push	{r7}
 800576a:	b085      	sub	sp, #20
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b01      	cmp	r3, #1
 800577a:	d001      	beq.n	8005780 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e044      	b.n	800580a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2202      	movs	r2, #2
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68da      	ldr	r2, [r3, #12]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f042 0201 	orr.w	r2, r2, #1
 8005796:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a1e      	ldr	r2, [pc, #120]	@ (8005818 <HAL_TIM_Base_Start_IT+0xb0>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d018      	beq.n	80057d4 <HAL_TIM_Base_Start_IT+0x6c>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057aa:	d013      	beq.n	80057d4 <HAL_TIM_Base_Start_IT+0x6c>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a1a      	ldr	r2, [pc, #104]	@ (800581c <HAL_TIM_Base_Start_IT+0xb4>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d00e      	beq.n	80057d4 <HAL_TIM_Base_Start_IT+0x6c>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a19      	ldr	r2, [pc, #100]	@ (8005820 <HAL_TIM_Base_Start_IT+0xb8>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d009      	beq.n	80057d4 <HAL_TIM_Base_Start_IT+0x6c>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a17      	ldr	r2, [pc, #92]	@ (8005824 <HAL_TIM_Base_Start_IT+0xbc>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d004      	beq.n	80057d4 <HAL_TIM_Base_Start_IT+0x6c>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a16      	ldr	r2, [pc, #88]	@ (8005828 <HAL_TIM_Base_Start_IT+0xc0>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d111      	bne.n	80057f8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f003 0307 	and.w	r3, r3, #7
 80057de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2b06      	cmp	r3, #6
 80057e4:	d010      	beq.n	8005808 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f042 0201 	orr.w	r2, r2, #1
 80057f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057f6:	e007      	b.n	8005808 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0201 	orr.w	r2, r2, #1
 8005806:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	40010000 	.word	0x40010000
 800581c:	40000400 	.word	0x40000400
 8005820:	40000800 	.word	0x40000800
 8005824:	40000c00 	.word	0x40000c00
 8005828:	40014000 	.word	0x40014000

0800582c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d101      	bne.n	800583e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e041      	b.n	80058c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d106      	bne.n	8005858 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f7fc ffec 	bl	8002830 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2202      	movs	r2, #2
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	3304      	adds	r3, #4
 8005868:	4619      	mov	r1, r3
 800586a:	4610      	mov	r0, r2
 800586c:	f000 fd62 	bl	8006334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3708      	adds	r7, #8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
	...

080058cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d109      	bne.n	80058f0 <HAL_TIM_PWM_Start+0x24>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	bf14      	ite	ne
 80058e8:	2301      	movne	r3, #1
 80058ea:	2300      	moveq	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	e022      	b.n	8005936 <HAL_TIM_PWM_Start+0x6a>
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d109      	bne.n	800590a <HAL_TIM_PWM_Start+0x3e>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	2b01      	cmp	r3, #1
 8005900:	bf14      	ite	ne
 8005902:	2301      	movne	r3, #1
 8005904:	2300      	moveq	r3, #0
 8005906:	b2db      	uxtb	r3, r3
 8005908:	e015      	b.n	8005936 <HAL_TIM_PWM_Start+0x6a>
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b08      	cmp	r3, #8
 800590e:	d109      	bne.n	8005924 <HAL_TIM_PWM_Start+0x58>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005916:	b2db      	uxtb	r3, r3
 8005918:	2b01      	cmp	r3, #1
 800591a:	bf14      	ite	ne
 800591c:	2301      	movne	r3, #1
 800591e:	2300      	moveq	r3, #0
 8005920:	b2db      	uxtb	r3, r3
 8005922:	e008      	b.n	8005936 <HAL_TIM_PWM_Start+0x6a>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b01      	cmp	r3, #1
 800592e:	bf14      	ite	ne
 8005930:	2301      	movne	r3, #1
 8005932:	2300      	moveq	r3, #0
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e068      	b.n	8005a10 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d104      	bne.n	800594e <HAL_TIM_PWM_Start+0x82>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2202      	movs	r2, #2
 8005948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800594c:	e013      	b.n	8005976 <HAL_TIM_PWM_Start+0xaa>
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b04      	cmp	r3, #4
 8005952:	d104      	bne.n	800595e <HAL_TIM_PWM_Start+0x92>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2202      	movs	r2, #2
 8005958:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800595c:	e00b      	b.n	8005976 <HAL_TIM_PWM_Start+0xaa>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	2b08      	cmp	r3, #8
 8005962:	d104      	bne.n	800596e <HAL_TIM_PWM_Start+0xa2>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800596c:	e003      	b.n	8005976 <HAL_TIM_PWM_Start+0xaa>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2202      	movs	r2, #2
 8005972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2201      	movs	r2, #1
 800597c:	6839      	ldr	r1, [r7, #0]
 800597e:	4618      	mov	r0, r3
 8005980:	f000 ff84 	bl	800688c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a23      	ldr	r2, [pc, #140]	@ (8005a18 <HAL_TIM_PWM_Start+0x14c>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d107      	bne.n	800599e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800599c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005a18 <HAL_TIM_PWM_Start+0x14c>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d018      	beq.n	80059da <HAL_TIM_PWM_Start+0x10e>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b0:	d013      	beq.n	80059da <HAL_TIM_PWM_Start+0x10e>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a19      	ldr	r2, [pc, #100]	@ (8005a1c <HAL_TIM_PWM_Start+0x150>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d00e      	beq.n	80059da <HAL_TIM_PWM_Start+0x10e>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a17      	ldr	r2, [pc, #92]	@ (8005a20 <HAL_TIM_PWM_Start+0x154>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d009      	beq.n	80059da <HAL_TIM_PWM_Start+0x10e>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a16      	ldr	r2, [pc, #88]	@ (8005a24 <HAL_TIM_PWM_Start+0x158>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d004      	beq.n	80059da <HAL_TIM_PWM_Start+0x10e>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a14      	ldr	r2, [pc, #80]	@ (8005a28 <HAL_TIM_PWM_Start+0x15c>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d111      	bne.n	80059fe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f003 0307 	and.w	r3, r3, #7
 80059e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2b06      	cmp	r3, #6
 80059ea:	d010      	beq.n	8005a0e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0201 	orr.w	r2, r2, #1
 80059fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059fc:	e007      	b.n	8005a0e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f042 0201 	orr.w	r2, r2, #1
 8005a0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	40010000 	.word	0x40010000
 8005a1c:	40000400 	.word	0x40000400
 8005a20:	40000800 	.word	0x40000800
 8005a24:	40000c00 	.word	0x40000c00
 8005a28:	40014000 	.word	0x40014000

08005a2c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b086      	sub	sp, #24
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d101      	bne.n	8005a40 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e097      	b.n	8005b70 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d106      	bne.n	8005a5a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f7fc fe5f 	bl	8002718 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	6812      	ldr	r2, [r2, #0]
 8005a6c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a70:	f023 0307 	bic.w	r3, r3, #7
 8005a74:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	3304      	adds	r3, #4
 8005a7e:	4619      	mov	r1, r3
 8005a80:	4610      	mov	r0, r2
 8005a82:	f000 fc57 	bl	8006334 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	699b      	ldr	r3, [r3, #24]
 8005a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
 8005a9c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	697a      	ldr	r2, [r7, #20]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aae:	f023 0303 	bic.w	r3, r3, #3
 8005ab2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	021b      	lsls	r3, r3, #8
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	693a      	ldr	r2, [r7, #16]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005acc:	f023 030c 	bic.w	r3, r3, #12
 8005ad0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ad8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005adc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	68da      	ldr	r2, [r3, #12]
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	69db      	ldr	r3, [r3, #28]
 8005ae6:	021b      	lsls	r3, r3, #8
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	011a      	lsls	r2, r3, #4
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	031b      	lsls	r3, r3, #12
 8005afc:	4313      	orrs	r3, r2
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005b0a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005b12:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	693a      	ldr	r2, [r7, #16]
 8005b34:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2201      	movs	r2, #1
 8005b62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3718      	adds	r7, #24
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b88:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b90:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b98:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ba0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d110      	bne.n	8005bca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ba8:	7bfb      	ldrb	r3, [r7, #15]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d102      	bne.n	8005bb4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bae:	7b7b      	ldrb	r3, [r7, #13]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d001      	beq.n	8005bb8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e069      	b.n	8005c8c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2202      	movs	r2, #2
 8005bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bc8:	e031      	b.n	8005c2e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	d110      	bne.n	8005bf2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bd0:	7bbb      	ldrb	r3, [r7, #14]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d102      	bne.n	8005bdc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bd6:	7b3b      	ldrb	r3, [r7, #12]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d001      	beq.n	8005be0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e055      	b.n	8005c8c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2202      	movs	r2, #2
 8005bec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005bf0:	e01d      	b.n	8005c2e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bf2:	7bfb      	ldrb	r3, [r7, #15]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d108      	bne.n	8005c0a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bf8:	7bbb      	ldrb	r3, [r7, #14]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d105      	bne.n	8005c0a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bfe:	7b7b      	ldrb	r3, [r7, #13]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d102      	bne.n	8005c0a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c04:	7b3b      	ldrb	r3, [r7, #12]
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d001      	beq.n	8005c0e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e03e      	b.n	8005c8c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2202      	movs	r2, #2
 8005c12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2202      	movs	r2, #2
 8005c1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2202      	movs	r2, #2
 8005c22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2202      	movs	r2, #2
 8005c2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d003      	beq.n	8005c3c <HAL_TIM_Encoder_Start+0xc4>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b04      	cmp	r3, #4
 8005c38:	d008      	beq.n	8005c4c <HAL_TIM_Encoder_Start+0xd4>
 8005c3a:	e00f      	b.n	8005c5c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2201      	movs	r2, #1
 8005c42:	2100      	movs	r1, #0
 8005c44:	4618      	mov	r0, r3
 8005c46:	f000 fe21 	bl	800688c <TIM_CCxChannelCmd>
      break;
 8005c4a:	e016      	b.n	8005c7a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2201      	movs	r2, #1
 8005c52:	2104      	movs	r1, #4
 8005c54:	4618      	mov	r0, r3
 8005c56:	f000 fe19 	bl	800688c <TIM_CCxChannelCmd>
      break;
 8005c5a:	e00e      	b.n	8005c7a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2201      	movs	r2, #1
 8005c62:	2100      	movs	r1, #0
 8005c64:	4618      	mov	r0, r3
 8005c66:	f000 fe11 	bl	800688c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	2104      	movs	r1, #4
 8005c72:	4618      	mov	r0, r3
 8005c74:	f000 fe0a 	bl	800688c <TIM_CCxChannelCmd>
      break;
 8005c78:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f042 0201 	orr.w	r2, r2, #1
 8005c88:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005c8a:	2300      	movs	r3, #0
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ca4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005cac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cb4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005cbc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d110      	bne.n	8005ce6 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cc4:	7bfb      	ldrb	r3, [r7, #15]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d102      	bne.n	8005cd0 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cca:	7b7b      	ldrb	r3, [r7, #13]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d001      	beq.n	8005cd4 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e089      	b.n	8005de8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ce4:	e031      	b.n	8005d4a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b04      	cmp	r3, #4
 8005cea:	d110      	bne.n	8005d0e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cec:	7bbb      	ldrb	r3, [r7, #14]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d102      	bne.n	8005cf8 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cf2:	7b3b      	ldrb	r3, [r7, #12]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d001      	beq.n	8005cfc <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e075      	b.n	8005de8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2202      	movs	r2, #2
 8005d08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d0c:	e01d      	b.n	8005d4a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d0e:	7bfb      	ldrb	r3, [r7, #15]
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d108      	bne.n	8005d26 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d14:	7bbb      	ldrb	r3, [r7, #14]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d105      	bne.n	8005d26 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d1a:	7b7b      	ldrb	r3, [r7, #13]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d102      	bne.n	8005d26 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d20:	7b3b      	ldrb	r3, [r7, #12]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d001      	beq.n	8005d2a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e05e      	b.n	8005de8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2202      	movs	r2, #2
 8005d2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2202      	movs	r2, #2
 8005d36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2202      	movs	r2, #2
 8005d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2202      	movs	r2, #2
 8005d46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d003      	beq.n	8005d58 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d010      	beq.n	8005d78 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005d56:	e01f      	b.n	8005d98 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	2100      	movs	r1, #0
 8005d60:	4618      	mov	r0, r3
 8005d62:	f000 fd93 	bl	800688c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68da      	ldr	r2, [r3, #12]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f042 0202 	orr.w	r2, r2, #2
 8005d74:	60da      	str	r2, [r3, #12]
      break;
 8005d76:	e02e      	b.n	8005dd6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	2104      	movs	r1, #4
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 fd83 	bl	800688c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68da      	ldr	r2, [r3, #12]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f042 0204 	orr.w	r2, r2, #4
 8005d94:	60da      	str	r2, [r3, #12]
      break;
 8005d96:	e01e      	b.n	8005dd6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	2100      	movs	r1, #0
 8005da0:	4618      	mov	r0, r3
 8005da2:	f000 fd73 	bl	800688c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2201      	movs	r2, #1
 8005dac:	2104      	movs	r1, #4
 8005dae:	4618      	mov	r0, r3
 8005db0:	f000 fd6c 	bl	800688c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68da      	ldr	r2, [r3, #12]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f042 0202 	orr.w	r2, r2, #2
 8005dc2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f042 0204 	orr.w	r2, r2, #4
 8005dd2:	60da      	str	r2, [r3, #12]
      break;
 8005dd4:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f042 0201 	orr.w	r2, r2, #1
 8005de4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3710      	adds	r7, #16
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d020      	beq.n	8005e54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d01b      	beq.n	8005e54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f06f 0202 	mvn.w	r2, #2
 8005e24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	f003 0303 	and.w	r3, r3, #3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d003      	beq.n	8005e42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 fa5b 	bl	80062f6 <HAL_TIM_IC_CaptureCallback>
 8005e40:	e005      	b.n	8005e4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 fa4d 	bl	80062e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 fa5e 	bl	800630a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	f003 0304 	and.w	r3, r3, #4
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d020      	beq.n	8005ea0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f003 0304 	and.w	r3, r3, #4
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d01b      	beq.n	8005ea0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f06f 0204 	mvn.w	r2, #4
 8005e70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2202      	movs	r2, #2
 8005e76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	699b      	ldr	r3, [r3, #24]
 8005e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 fa35 	bl	80062f6 <HAL_TIM_IC_CaptureCallback>
 8005e8c:	e005      	b.n	8005e9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 fa27 	bl	80062e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 fa38 	bl	800630a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f003 0308 	and.w	r3, r3, #8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d020      	beq.n	8005eec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f003 0308 	and.w	r3, r3, #8
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d01b      	beq.n	8005eec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f06f 0208 	mvn.w	r2, #8
 8005ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2204      	movs	r2, #4
 8005ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	f003 0303 	and.w	r3, r3, #3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 fa0f 	bl	80062f6 <HAL_TIM_IC_CaptureCallback>
 8005ed8:	e005      	b.n	8005ee6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 fa01 	bl	80062e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 fa12 	bl	800630a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	f003 0310 	and.w	r3, r3, #16
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d020      	beq.n	8005f38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f003 0310 	and.w	r3, r3, #16
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d01b      	beq.n	8005f38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f06f 0210 	mvn.w	r2, #16
 8005f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2208      	movs	r2, #8
 8005f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	69db      	ldr	r3, [r3, #28]
 8005f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f9e9 	bl	80062f6 <HAL_TIM_IC_CaptureCallback>
 8005f24:	e005      	b.n	8005f32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f9db 	bl	80062e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 f9ec 	bl	800630a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	f003 0301 	and.w	r3, r3, #1
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00c      	beq.n	8005f5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f003 0301 	and.w	r3, r3, #1
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d007      	beq.n	8005f5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f06f 0201 	mvn.w	r2, #1
 8005f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7fb fc94 	bl	8001884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00c      	beq.n	8005f80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d007      	beq.n	8005f80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fd24 	bl	80069c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d00c      	beq.n	8005fa4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d007      	beq.n	8005fa4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 f9bd 	bl	800631e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	f003 0320 	and.w	r3, r3, #32
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00c      	beq.n	8005fc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f003 0320 	and.w	r3, r3, #32
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d007      	beq.n	8005fc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f06f 0220 	mvn.w	r2, #32
 8005fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 fcf6 	bl	80069b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fc8:	bf00      	nop
 8005fca:	3710      	adds	r7, #16
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d101      	bne.n	8005fee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e0ae      	b.n	800614c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b0c      	cmp	r3, #12
 8005ffa:	f200 809f 	bhi.w	800613c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8006004 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006004:	08006039 	.word	0x08006039
 8006008:	0800613d 	.word	0x0800613d
 800600c:	0800613d 	.word	0x0800613d
 8006010:	0800613d 	.word	0x0800613d
 8006014:	08006079 	.word	0x08006079
 8006018:	0800613d 	.word	0x0800613d
 800601c:	0800613d 	.word	0x0800613d
 8006020:	0800613d 	.word	0x0800613d
 8006024:	080060bb 	.word	0x080060bb
 8006028:	0800613d 	.word	0x0800613d
 800602c:	0800613d 	.word	0x0800613d
 8006030:	0800613d 	.word	0x0800613d
 8006034:	080060fb 	.word	0x080060fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68b9      	ldr	r1, [r7, #8]
 800603e:	4618      	mov	r0, r3
 8006040:	f000 f9fe 	bl	8006440 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	699a      	ldr	r2, [r3, #24]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f042 0208 	orr.w	r2, r2, #8
 8006052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	699a      	ldr	r2, [r3, #24]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 0204 	bic.w	r2, r2, #4
 8006062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6999      	ldr	r1, [r3, #24]
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	691a      	ldr	r2, [r3, #16]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	619a      	str	r2, [r3, #24]
      break;
 8006076:	e064      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68b9      	ldr	r1, [r7, #8]
 800607e:	4618      	mov	r0, r3
 8006080:	f000 fa44 	bl	800650c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	699a      	ldr	r2, [r3, #24]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	699a      	ldr	r2, [r3, #24]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	6999      	ldr	r1, [r3, #24]
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	021a      	lsls	r2, r3, #8
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	430a      	orrs	r2, r1
 80060b6:	619a      	str	r2, [r3, #24]
      break;
 80060b8:	e043      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68b9      	ldr	r1, [r7, #8]
 80060c0:	4618      	mov	r0, r3
 80060c2:	f000 fa8f 	bl	80065e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	69da      	ldr	r2, [r3, #28]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f042 0208 	orr.w	r2, r2, #8
 80060d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	69da      	ldr	r2, [r3, #28]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 0204 	bic.w	r2, r2, #4
 80060e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	69d9      	ldr	r1, [r3, #28]
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	691a      	ldr	r2, [r3, #16]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	430a      	orrs	r2, r1
 80060f6:	61da      	str	r2, [r3, #28]
      break;
 80060f8:	e023      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68b9      	ldr	r1, [r7, #8]
 8006100:	4618      	mov	r0, r3
 8006102:	f000 fad9 	bl	80066b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	69da      	ldr	r2, [r3, #28]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	69da      	ldr	r2, [r3, #28]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	69d9      	ldr	r1, [r3, #28]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	021a      	lsls	r2, r3, #8
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	430a      	orrs	r2, r1
 8006138:	61da      	str	r2, [r3, #28]
      break;
 800613a:	e002      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	75fb      	strb	r3, [r7, #23]
      break;
 8006140:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800614a:	7dfb      	ldrb	r3, [r7, #23]
}
 800614c:	4618      	mov	r0, r3
 800614e:	3718      	adds	r7, #24
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800615e:	2300      	movs	r3, #0
 8006160:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006168:	2b01      	cmp	r3, #1
 800616a:	d101      	bne.n	8006170 <HAL_TIM_ConfigClockSource+0x1c>
 800616c:	2302      	movs	r3, #2
 800616e:	e0b4      	b.n	80062da <HAL_TIM_ConfigClockSource+0x186>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800618e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006196:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061a8:	d03e      	beq.n	8006228 <HAL_TIM_ConfigClockSource+0xd4>
 80061aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061ae:	f200 8087 	bhi.w	80062c0 <HAL_TIM_ConfigClockSource+0x16c>
 80061b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061b6:	f000 8086 	beq.w	80062c6 <HAL_TIM_ConfigClockSource+0x172>
 80061ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061be:	d87f      	bhi.n	80062c0 <HAL_TIM_ConfigClockSource+0x16c>
 80061c0:	2b70      	cmp	r3, #112	@ 0x70
 80061c2:	d01a      	beq.n	80061fa <HAL_TIM_ConfigClockSource+0xa6>
 80061c4:	2b70      	cmp	r3, #112	@ 0x70
 80061c6:	d87b      	bhi.n	80062c0 <HAL_TIM_ConfigClockSource+0x16c>
 80061c8:	2b60      	cmp	r3, #96	@ 0x60
 80061ca:	d050      	beq.n	800626e <HAL_TIM_ConfigClockSource+0x11a>
 80061cc:	2b60      	cmp	r3, #96	@ 0x60
 80061ce:	d877      	bhi.n	80062c0 <HAL_TIM_ConfigClockSource+0x16c>
 80061d0:	2b50      	cmp	r3, #80	@ 0x50
 80061d2:	d03c      	beq.n	800624e <HAL_TIM_ConfigClockSource+0xfa>
 80061d4:	2b50      	cmp	r3, #80	@ 0x50
 80061d6:	d873      	bhi.n	80062c0 <HAL_TIM_ConfigClockSource+0x16c>
 80061d8:	2b40      	cmp	r3, #64	@ 0x40
 80061da:	d058      	beq.n	800628e <HAL_TIM_ConfigClockSource+0x13a>
 80061dc:	2b40      	cmp	r3, #64	@ 0x40
 80061de:	d86f      	bhi.n	80062c0 <HAL_TIM_ConfigClockSource+0x16c>
 80061e0:	2b30      	cmp	r3, #48	@ 0x30
 80061e2:	d064      	beq.n	80062ae <HAL_TIM_ConfigClockSource+0x15a>
 80061e4:	2b30      	cmp	r3, #48	@ 0x30
 80061e6:	d86b      	bhi.n	80062c0 <HAL_TIM_ConfigClockSource+0x16c>
 80061e8:	2b20      	cmp	r3, #32
 80061ea:	d060      	beq.n	80062ae <HAL_TIM_ConfigClockSource+0x15a>
 80061ec:	2b20      	cmp	r3, #32
 80061ee:	d867      	bhi.n	80062c0 <HAL_TIM_ConfigClockSource+0x16c>
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d05c      	beq.n	80062ae <HAL_TIM_ConfigClockSource+0x15a>
 80061f4:	2b10      	cmp	r3, #16
 80061f6:	d05a      	beq.n	80062ae <HAL_TIM_ConfigClockSource+0x15a>
 80061f8:	e062      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800620a:	f000 fb1f 	bl	800684c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800621c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68ba      	ldr	r2, [r7, #8]
 8006224:	609a      	str	r2, [r3, #8]
      break;
 8006226:	e04f      	b.n	80062c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006238:	f000 fb08 	bl	800684c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	689a      	ldr	r2, [r3, #8]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800624a:	609a      	str	r2, [r3, #8]
      break;
 800624c:	e03c      	b.n	80062c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800625a:	461a      	mov	r2, r3
 800625c:	f000 fa7c 	bl	8006758 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2150      	movs	r1, #80	@ 0x50
 8006266:	4618      	mov	r0, r3
 8006268:	f000 fad5 	bl	8006816 <TIM_ITRx_SetConfig>
      break;
 800626c:	e02c      	b.n	80062c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800627a:	461a      	mov	r2, r3
 800627c:	f000 fa9b 	bl	80067b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2160      	movs	r1, #96	@ 0x60
 8006286:	4618      	mov	r0, r3
 8006288:	f000 fac5 	bl	8006816 <TIM_ITRx_SetConfig>
      break;
 800628c:	e01c      	b.n	80062c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800629a:	461a      	mov	r2, r3
 800629c:	f000 fa5c 	bl	8006758 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2140      	movs	r1, #64	@ 0x40
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 fab5 	bl	8006816 <TIM_ITRx_SetConfig>
      break;
 80062ac:	e00c      	b.n	80062c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4619      	mov	r1, r3
 80062b8:	4610      	mov	r0, r2
 80062ba:	f000 faac 	bl	8006816 <TIM_ITRx_SetConfig>
      break;
 80062be:	e003      	b.n	80062c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	73fb      	strb	r3, [r7, #15]
      break;
 80062c4:	e000      	b.n	80062c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80062c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}

080062e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062e2:	b480      	push	{r7}
 80062e4:	b083      	sub	sp, #12
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062ea:	bf00      	nop
 80062ec:	370c      	adds	r7, #12
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b083      	sub	sp, #12
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062fe:	bf00      	nop
 8006300:	370c      	adds	r7, #12
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800630a:	b480      	push	{r7}
 800630c:	b083      	sub	sp, #12
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006312:	bf00      	nop
 8006314:	370c      	adds	r7, #12
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800631e:	b480      	push	{r7}
 8006320:	b083      	sub	sp, #12
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006326:	bf00      	nop
 8006328:	370c      	adds	r7, #12
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
	...

08006334 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a37      	ldr	r2, [pc, #220]	@ (8006424 <TIM_Base_SetConfig+0xf0>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d00f      	beq.n	800636c <TIM_Base_SetConfig+0x38>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006352:	d00b      	beq.n	800636c <TIM_Base_SetConfig+0x38>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a34      	ldr	r2, [pc, #208]	@ (8006428 <TIM_Base_SetConfig+0xf4>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d007      	beq.n	800636c <TIM_Base_SetConfig+0x38>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a33      	ldr	r2, [pc, #204]	@ (800642c <TIM_Base_SetConfig+0xf8>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d003      	beq.n	800636c <TIM_Base_SetConfig+0x38>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a32      	ldr	r2, [pc, #200]	@ (8006430 <TIM_Base_SetConfig+0xfc>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d108      	bne.n	800637e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006372:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	4313      	orrs	r3, r2
 800637c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a28      	ldr	r2, [pc, #160]	@ (8006424 <TIM_Base_SetConfig+0xf0>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d01b      	beq.n	80063be <TIM_Base_SetConfig+0x8a>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800638c:	d017      	beq.n	80063be <TIM_Base_SetConfig+0x8a>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a25      	ldr	r2, [pc, #148]	@ (8006428 <TIM_Base_SetConfig+0xf4>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d013      	beq.n	80063be <TIM_Base_SetConfig+0x8a>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a24      	ldr	r2, [pc, #144]	@ (800642c <TIM_Base_SetConfig+0xf8>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d00f      	beq.n	80063be <TIM_Base_SetConfig+0x8a>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a23      	ldr	r2, [pc, #140]	@ (8006430 <TIM_Base_SetConfig+0xfc>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d00b      	beq.n	80063be <TIM_Base_SetConfig+0x8a>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a22      	ldr	r2, [pc, #136]	@ (8006434 <TIM_Base_SetConfig+0x100>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d007      	beq.n	80063be <TIM_Base_SetConfig+0x8a>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a21      	ldr	r2, [pc, #132]	@ (8006438 <TIM_Base_SetConfig+0x104>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d003      	beq.n	80063be <TIM_Base_SetConfig+0x8a>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a20      	ldr	r2, [pc, #128]	@ (800643c <TIM_Base_SetConfig+0x108>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d108      	bne.n	80063d0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	4313      	orrs	r3, r2
 80063dc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	689a      	ldr	r2, [r3, #8]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a0c      	ldr	r2, [pc, #48]	@ (8006424 <TIM_Base_SetConfig+0xf0>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d103      	bne.n	80063fe <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	691a      	ldr	r2, [r3, #16]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f043 0204 	orr.w	r2, r3, #4
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2201      	movs	r2, #1
 800640e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	601a      	str	r2, [r3, #0]
}
 8006416:	bf00      	nop
 8006418:	3714      	adds	r7, #20
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	40010000 	.word	0x40010000
 8006428:	40000400 	.word	0x40000400
 800642c:	40000800 	.word	0x40000800
 8006430:	40000c00 	.word	0x40000c00
 8006434:	40014000 	.word	0x40014000
 8006438:	40014400 	.word	0x40014400
 800643c:	40014800 	.word	0x40014800

08006440 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006440:	b480      	push	{r7}
 8006442:	b087      	sub	sp, #28
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6a1b      	ldr	r3, [r3, #32]
 8006454:	f023 0201 	bic.w	r2, r3, #1
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800646e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f023 0303 	bic.w	r3, r3, #3
 8006476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f023 0302 	bic.w	r3, r3, #2
 8006488:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	697a      	ldr	r2, [r7, #20]
 8006490:	4313      	orrs	r3, r2
 8006492:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a1c      	ldr	r2, [pc, #112]	@ (8006508 <TIM_OC1_SetConfig+0xc8>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d10c      	bne.n	80064b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	f023 0308 	bic.w	r3, r3, #8
 80064a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	697a      	ldr	r2, [r7, #20]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	f023 0304 	bic.w	r3, r3, #4
 80064b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a13      	ldr	r2, [pc, #76]	@ (8006508 <TIM_OC1_SetConfig+0xc8>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d111      	bne.n	80064e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	693a      	ldr	r2, [r7, #16]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	699b      	ldr	r3, [r3, #24]
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	4313      	orrs	r3, r2
 80064e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	693a      	ldr	r2, [r7, #16]
 80064e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	697a      	ldr	r2, [r7, #20]
 80064fa:	621a      	str	r2, [r3, #32]
}
 80064fc:	bf00      	nop
 80064fe:	371c      	adds	r7, #28
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr
 8006508:	40010000 	.word	0x40010000

0800650c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800650c:	b480      	push	{r7}
 800650e:	b087      	sub	sp, #28
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a1b      	ldr	r3, [r3, #32]
 8006520:	f023 0210 	bic.w	r2, r3, #16
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800653a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006542:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	021b      	lsls	r3, r3, #8
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	4313      	orrs	r3, r2
 800654e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	f023 0320 	bic.w	r3, r3, #32
 8006556:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	011b      	lsls	r3, r3, #4
 800655e:	697a      	ldr	r2, [r7, #20]
 8006560:	4313      	orrs	r3, r2
 8006562:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a1e      	ldr	r2, [pc, #120]	@ (80065e0 <TIM_OC2_SetConfig+0xd4>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d10d      	bne.n	8006588 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	011b      	lsls	r3, r3, #4
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	4313      	orrs	r3, r2
 800657e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006586:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a15      	ldr	r2, [pc, #84]	@ (80065e0 <TIM_OC2_SetConfig+0xd4>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d113      	bne.n	80065b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006596:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800659e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	695b      	ldr	r3, [r3, #20]
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	693a      	ldr	r2, [r7, #16]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	699b      	ldr	r3, [r3, #24]
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	693a      	ldr	r2, [r7, #16]
 80065bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	68fa      	ldr	r2, [r7, #12]
 80065c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	685a      	ldr	r2, [r3, #4]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	697a      	ldr	r2, [r7, #20]
 80065d0:	621a      	str	r2, [r3, #32]
}
 80065d2:	bf00      	nop
 80065d4:	371c      	adds	r7, #28
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	40010000 	.word	0x40010000

080065e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b087      	sub	sp, #28
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a1b      	ldr	r3, [r3, #32]
 80065f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a1b      	ldr	r3, [r3, #32]
 80065f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0303 	bic.w	r3, r3, #3
 800661a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68fa      	ldr	r2, [r7, #12]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800662c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	021b      	lsls	r3, r3, #8
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	4313      	orrs	r3, r2
 8006638:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a1d      	ldr	r2, [pc, #116]	@ (80066b4 <TIM_OC3_SetConfig+0xd0>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d10d      	bne.n	800665e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006648:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	021b      	lsls	r3, r3, #8
 8006650:	697a      	ldr	r2, [r7, #20]
 8006652:	4313      	orrs	r3, r2
 8006654:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800665c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a14      	ldr	r2, [pc, #80]	@ (80066b4 <TIM_OC3_SetConfig+0xd0>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d113      	bne.n	800668e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800666c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006674:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	011b      	lsls	r3, r3, #4
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	4313      	orrs	r3, r2
 8006680:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	699b      	ldr	r3, [r3, #24]
 8006686:	011b      	lsls	r3, r3, #4
 8006688:	693a      	ldr	r2, [r7, #16]
 800668a:	4313      	orrs	r3, r2
 800668c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	693a      	ldr	r2, [r7, #16]
 8006692:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	697a      	ldr	r2, [r7, #20]
 80066a6:	621a      	str	r2, [r3, #32]
}
 80066a8:	bf00      	nop
 80066aa:	371c      	adds	r7, #28
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr
 80066b4:	40010000 	.word	0x40010000

080066b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a1b      	ldr	r3, [r3, #32]
 80066cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	021b      	lsls	r3, r3, #8
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006702:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	031b      	lsls	r3, r3, #12
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	4313      	orrs	r3, r2
 800670e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a10      	ldr	r2, [pc, #64]	@ (8006754 <TIM_OC4_SetConfig+0x9c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d109      	bne.n	800672c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800671e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	695b      	ldr	r3, [r3, #20]
 8006724:	019b      	lsls	r3, r3, #6
 8006726:	697a      	ldr	r2, [r7, #20]
 8006728:	4313      	orrs	r3, r2
 800672a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	685a      	ldr	r2, [r3, #4]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	621a      	str	r2, [r3, #32]
}
 8006746:	bf00      	nop
 8006748:	371c      	adds	r7, #28
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	40010000 	.word	0x40010000

08006758 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006758:	b480      	push	{r7}
 800675a:	b087      	sub	sp, #28
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6a1b      	ldr	r3, [r3, #32]
 8006768:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	6a1b      	ldr	r3, [r3, #32]
 800676e:	f023 0201 	bic.w	r2, r3, #1
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006782:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	011b      	lsls	r3, r3, #4
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	4313      	orrs	r3, r2
 800678c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	f023 030a 	bic.w	r3, r3, #10
 8006794:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006796:	697a      	ldr	r2, [r7, #20]
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	4313      	orrs	r3, r2
 800679c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	693a      	ldr	r2, [r7, #16]
 80067a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	621a      	str	r2, [r3, #32]
}
 80067aa:	bf00      	nop
 80067ac:	371c      	adds	r7, #28
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr

080067b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067b6:	b480      	push	{r7}
 80067b8:	b087      	sub	sp, #28
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	60f8      	str	r0, [r7, #12]
 80067be:	60b9      	str	r1, [r7, #8]
 80067c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6a1b      	ldr	r3, [r3, #32]
 80067c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6a1b      	ldr	r3, [r3, #32]
 80067cc:	f023 0210 	bic.w	r2, r3, #16
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	699b      	ldr	r3, [r3, #24]
 80067d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	031b      	lsls	r3, r3, #12
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	011b      	lsls	r3, r3, #4
 80067f8:	697a      	ldr	r2, [r7, #20]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	697a      	ldr	r2, [r7, #20]
 8006808:	621a      	str	r2, [r3, #32]
}
 800680a:	bf00      	nop
 800680c:	371c      	adds	r7, #28
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr

08006816 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006816:	b480      	push	{r7}
 8006818:	b085      	sub	sp, #20
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
 800681e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800682c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800682e:	683a      	ldr	r2, [r7, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	4313      	orrs	r3, r2
 8006834:	f043 0307 	orr.w	r3, r3, #7
 8006838:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	609a      	str	r2, [r3, #8]
}
 8006840:	bf00      	nop
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800684c:	b480      	push	{r7}
 800684e:	b087      	sub	sp, #28
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	607a      	str	r2, [r7, #4]
 8006858:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006866:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	021a      	lsls	r2, r3, #8
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	431a      	orrs	r2, r3
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	4313      	orrs	r3, r2
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	4313      	orrs	r3, r2
 8006878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	609a      	str	r2, [r3, #8]
}
 8006880:	bf00      	nop
 8006882:	371c      	adds	r7, #28
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800688c:	b480      	push	{r7}
 800688e:	b087      	sub	sp, #28
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	f003 031f 	and.w	r3, r3, #31
 800689e:	2201      	movs	r2, #1
 80068a0:	fa02 f303 	lsl.w	r3, r2, r3
 80068a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6a1a      	ldr	r2, [r3, #32]
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	43db      	mvns	r3, r3
 80068ae:	401a      	ands	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6a1a      	ldr	r2, [r3, #32]
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	f003 031f 	and.w	r3, r3, #31
 80068be:	6879      	ldr	r1, [r7, #4]
 80068c0:	fa01 f303 	lsl.w	r3, r1, r3
 80068c4:	431a      	orrs	r2, r3
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	621a      	str	r2, [r3, #32]
}
 80068ca:	bf00      	nop
 80068cc:	371c      	adds	r7, #28
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr
	...

080068d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068d8:	b480      	push	{r7}
 80068da:	b085      	sub	sp, #20
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d101      	bne.n	80068f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068ec:	2302      	movs	r3, #2
 80068ee:	e050      	b.n	8006992 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006916:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	4313      	orrs	r3, r2
 8006920:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68fa      	ldr	r2, [r7, #12]
 8006928:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a1c      	ldr	r2, [pc, #112]	@ (80069a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d018      	beq.n	8006966 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800693c:	d013      	beq.n	8006966 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a18      	ldr	r2, [pc, #96]	@ (80069a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d00e      	beq.n	8006966 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a16      	ldr	r2, [pc, #88]	@ (80069a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d009      	beq.n	8006966 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a15      	ldr	r2, [pc, #84]	@ (80069ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d004      	beq.n	8006966 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a13      	ldr	r2, [pc, #76]	@ (80069b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d10c      	bne.n	8006980 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800696c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	68ba      	ldr	r2, [r7, #8]
 8006974:	4313      	orrs	r3, r2
 8006976:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68ba      	ldr	r2, [r7, #8]
 800697e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2200      	movs	r2, #0
 800698c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3714      	adds	r7, #20
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	40010000 	.word	0x40010000
 80069a4:	40000400 	.word	0x40000400
 80069a8:	40000800 	.word	0x40000800
 80069ac:	40000c00 	.word	0x40000c00
 80069b0:	40014000 	.word	0x40014000

080069b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b082      	sub	sp, #8
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d101      	bne.n	80069ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e042      	b.n	8006a74 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d106      	bne.n	8006a08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7fb ffc4 	bl	8002990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2224      	movs	r2, #36	@ 0x24
 8006a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68da      	ldr	r2, [r3, #12]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 fff5 	bl	8007a10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	691a      	ldr	r2, [r3, #16]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	695a      	ldr	r2, [r3, #20]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68da      	ldr	r2, [r3, #12]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2220      	movs	r2, #32
 8006a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2220      	movs	r2, #32
 8006a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3708      	adds	r7, #8
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b08c      	sub	sp, #48	@ 0x30
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	4613      	mov	r3, r2
 8006a88:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	2b20      	cmp	r3, #32
 8006a94:	d162      	bne.n	8006b5c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d002      	beq.n	8006aa2 <HAL_UART_Transmit_DMA+0x26>
 8006a9c:	88fb      	ldrh	r3, [r7, #6]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e05b      	b.n	8006b5e <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006aa6:	68ba      	ldr	r2, [r7, #8]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	88fa      	ldrh	r2, [r7, #6]
 8006ab0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	88fa      	ldrh	r2, [r7, #6]
 8006ab6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2200      	movs	r2, #0
 8006abc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2221      	movs	r2, #33	@ 0x21
 8006ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aca:	4a27      	ldr	r2, [pc, #156]	@ (8006b68 <HAL_UART_Transmit_DMA+0xec>)
 8006acc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad2:	4a26      	ldr	r2, [pc, #152]	@ (8006b6c <HAL_UART_Transmit_DMA+0xf0>)
 8006ad4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ada:	4a25      	ldr	r2, [pc, #148]	@ (8006b70 <HAL_UART_Transmit_DMA+0xf4>)
 8006adc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006ae6:	f107 0308 	add.w	r3, r7, #8
 8006aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006af2:	6819      	ldr	r1, [r3, #0]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	3304      	adds	r3, #4
 8006afa:	461a      	mov	r2, r3
 8006afc:	88fb      	ldrh	r3, [r7, #6]
 8006afe:	f7fc fb61 	bl	80031c4 <HAL_DMA_Start_IT>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d008      	beq.n	8006b1a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2210      	movs	r2, #16
 8006b0c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2220      	movs	r2, #32
 8006b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	e021      	b.n	8006b5e <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b22:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	3314      	adds	r3, #20
 8006b2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	e853 3f00 	ldrex	r3, [r3]
 8006b32:	617b      	str	r3, [r7, #20]
   return(result);
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	3314      	adds	r3, #20
 8006b42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b44:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b48:	6a39      	ldr	r1, [r7, #32]
 8006b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b4c:	e841 2300 	strex	r3, r2, [r1]
 8006b50:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d1e5      	bne.n	8006b24 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	e000      	b.n	8006b5e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006b5c:	2302      	movs	r3, #2
  }
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3730      	adds	r7, #48	@ 0x30
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	0800728d 	.word	0x0800728d
 8006b6c:	08007327 	.word	0x08007327
 8006b70:	080074ab 	.word	0x080074ab

08006b74 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	4613      	mov	r3, r2
 8006b80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	2b20      	cmp	r3, #32
 8006b8c:	d112      	bne.n	8006bb4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d002      	beq.n	8006b9a <HAL_UART_Receive_DMA+0x26>
 8006b94:	88fb      	ldrh	r3, [r7, #6]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e00b      	b.n	8006bb6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006ba4:	88fb      	ldrh	r3, [r7, #6]
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	68b9      	ldr	r1, [r7, #8]
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	f000 fcc8 	bl	8007540 <UART_Start_Receive_DMA>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	e000      	b.n	8006bb6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006bb4:	2302      	movs	r3, #2
  }
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3710      	adds	r7, #16
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}

08006bbe <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006bbe:	b580      	push	{r7, lr}
 8006bc0:	b090      	sub	sp, #64	@ 0x40
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	695b      	ldr	r3, [r3, #20]
 8006bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bd4:	2b80      	cmp	r3, #128	@ 0x80
 8006bd6:	bf0c      	ite	eq
 8006bd8:	2301      	moveq	r3, #1
 8006bda:	2300      	movne	r3, #0
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b21      	cmp	r3, #33	@ 0x21
 8006bea:	d128      	bne.n	8006c3e <HAL_UART_DMAStop+0x80>
 8006bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d025      	beq.n	8006c3e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	3314      	adds	r3, #20
 8006bf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	623b      	str	r3, [r7, #32]
   return(result);
 8006c02:	6a3b      	ldr	r3, [r7, #32]
 8006c04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	3314      	adds	r3, #20
 8006c10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c12:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1e5      	bne.n	8006bf2 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d004      	beq.n	8006c38 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7fc fb1e 	bl	8003274 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 fd27 	bl	800768c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	695b      	ldr	r3, [r3, #20]
 8006c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c48:	2b40      	cmp	r3, #64	@ 0x40
 8006c4a:	bf0c      	ite	eq
 8006c4c:	2301      	moveq	r3, #1
 8006c4e:	2300      	movne	r3, #0
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	2b22      	cmp	r3, #34	@ 0x22
 8006c5e:	d128      	bne.n	8006cb2 <HAL_UART_DMAStop+0xf4>
 8006c60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d025      	beq.n	8006cb2 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	3314      	adds	r3, #20
 8006c6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	e853 3f00 	ldrex	r3, [r3]
 8006c74:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	3314      	adds	r3, #20
 8006c84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c86:	61fa      	str	r2, [r7, #28]
 8006c88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8a:	69b9      	ldr	r1, [r7, #24]
 8006c8c:	69fa      	ldr	r2, [r7, #28]
 8006c8e:	e841 2300 	strex	r3, r2, [r1]
 8006c92:	617b      	str	r3, [r7, #20]
   return(result);
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1e5      	bne.n	8006c66 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d004      	beq.n	8006cac <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f7fc fae4 	bl	8003274 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f000 fd15 	bl	80076dc <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3740      	adds	r7, #64	@ 0x40
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b0ba      	sub	sp, #232	@ 0xe8
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	695b      	ldr	r3, [r3, #20]
 8006cde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cf2:	f003 030f 	and.w	r3, r3, #15
 8006cf6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006cfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d10f      	bne.n	8006d22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d06:	f003 0320 	and.w	r3, r3, #32
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d009      	beq.n	8006d22 <HAL_UART_IRQHandler+0x66>
 8006d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d12:	f003 0320 	and.w	r3, r3, #32
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d003      	beq.n	8006d22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f000 fdba 	bl	8007894 <UART_Receive_IT>
      return;
 8006d20:	e273      	b.n	800720a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f000 80de 	beq.w	8006ee8 <HAL_UART_IRQHandler+0x22c>
 8006d2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d30:	f003 0301 	and.w	r3, r3, #1
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d106      	bne.n	8006d46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006d38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d3c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f000 80d1 	beq.w	8006ee8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d4a:	f003 0301 	and.w	r3, r3, #1
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00b      	beq.n	8006d6a <HAL_UART_IRQHandler+0xae>
 8006d52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d005      	beq.n	8006d6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d62:	f043 0201 	orr.w	r2, r3, #1
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d6e:	f003 0304 	and.w	r3, r3, #4
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00b      	beq.n	8006d8e <HAL_UART_IRQHandler+0xd2>
 8006d76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d005      	beq.n	8006d8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d86:	f043 0202 	orr.w	r2, r3, #2
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d92:	f003 0302 	and.w	r3, r3, #2
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00b      	beq.n	8006db2 <HAL_UART_IRQHandler+0xf6>
 8006d9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d9e:	f003 0301 	and.w	r3, r3, #1
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d005      	beq.n	8006db2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006daa:	f043 0204 	orr.w	r2, r3, #4
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006db6:	f003 0308 	and.w	r3, r3, #8
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d011      	beq.n	8006de2 <HAL_UART_IRQHandler+0x126>
 8006dbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dc2:	f003 0320 	and.w	r3, r3, #32
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d105      	bne.n	8006dd6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006dca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dce:	f003 0301 	and.w	r3, r3, #1
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d005      	beq.n	8006de2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dda:	f043 0208 	orr.w	r2, r3, #8
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f000 820a 	beq.w	8007200 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006df0:	f003 0320 	and.w	r3, r3, #32
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d008      	beq.n	8006e0a <HAL_UART_IRQHandler+0x14e>
 8006df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dfc:	f003 0320 	and.w	r3, r3, #32
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d002      	beq.n	8006e0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 fd45 	bl	8007894 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	695b      	ldr	r3, [r3, #20]
 8006e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e14:	2b40      	cmp	r3, #64	@ 0x40
 8006e16:	bf0c      	ite	eq
 8006e18:	2301      	moveq	r3, #1
 8006e1a:	2300      	movne	r3, #0
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e26:	f003 0308 	and.w	r3, r3, #8
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d103      	bne.n	8006e36 <HAL_UART_IRQHandler+0x17a>
 8006e2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d04f      	beq.n	8006ed6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 fc50 	bl	80076dc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e46:	2b40      	cmp	r3, #64	@ 0x40
 8006e48:	d141      	bne.n	8006ece <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	3314      	adds	r3, #20
 8006e50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e58:	e853 3f00 	ldrex	r3, [r3]
 8006e5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	3314      	adds	r3, #20
 8006e72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e86:	e841 2300 	strex	r3, r2, [r1]
 8006e8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d1d9      	bne.n	8006e4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d013      	beq.n	8006ec6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea2:	4a8a      	ldr	r2, [pc, #552]	@ (80070cc <HAL_UART_IRQHandler+0x410>)
 8006ea4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7fc fa52 	bl	8003354 <HAL_DMA_Abort_IT>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d016      	beq.n	8006ee4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006ec0:	4610      	mov	r0, r2
 8006ec2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec4:	e00e      	b.n	8006ee4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f9ca 	bl	8007260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ecc:	e00a      	b.n	8006ee4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f9c6 	bl	8007260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ed4:	e006      	b.n	8006ee4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f9c2 	bl	8007260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006ee2:	e18d      	b.n	8007200 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ee4:	bf00      	nop
    return;
 8006ee6:	e18b      	b.n	8007200 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	f040 8167 	bne.w	80071c0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef6:	f003 0310 	and.w	r3, r3, #16
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 8160 	beq.w	80071c0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f04:	f003 0310 	and.w	r3, r3, #16
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f000 8159 	beq.w	80071c0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f0e:	2300      	movs	r3, #0
 8006f10:	60bb      	str	r3, [r7, #8]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	60bb      	str	r3, [r7, #8]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	60bb      	str	r3, [r7, #8]
 8006f22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	695b      	ldr	r3, [r3, #20]
 8006f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f2e:	2b40      	cmp	r3, #64	@ 0x40
 8006f30:	f040 80ce 	bne.w	80070d0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	f000 80a9 	beq.w	800709c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f52:	429a      	cmp	r2, r3
 8006f54:	f080 80a2 	bcs.w	800709c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f64:	69db      	ldr	r3, [r3, #28]
 8006f66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f6a:	f000 8088 	beq.w	800707e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	330c      	adds	r3, #12
 8006f74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f7c:	e853 3f00 	ldrex	r3, [r3]
 8006f80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	330c      	adds	r3, #12
 8006f96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006f9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006fa6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006faa:	e841 2300 	strex	r3, r2, [r1]
 8006fae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006fb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1d9      	bne.n	8006f6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	3314      	adds	r3, #20
 8006fc0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fc4:	e853 3f00 	ldrex	r3, [r3]
 8006fc8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006fca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fcc:	f023 0301 	bic.w	r3, r3, #1
 8006fd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	3314      	adds	r3, #20
 8006fda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006fde:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006fe2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006fe6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006fea:	e841 2300 	strex	r3, r2, [r1]
 8006fee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006ff0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1e1      	bne.n	8006fba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	3314      	adds	r3, #20
 8006ffc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007000:	e853 3f00 	ldrex	r3, [r3]
 8007004:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007006:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007008:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800700c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	3314      	adds	r3, #20
 8007016:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800701a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800701c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007020:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007022:	e841 2300 	strex	r3, r2, [r1]
 8007026:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007028:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1e3      	bne.n	8006ff6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2220      	movs	r2, #32
 8007032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	330c      	adds	r3, #12
 8007042:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007044:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007046:	e853 3f00 	ldrex	r3, [r3]
 800704a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800704c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800704e:	f023 0310 	bic.w	r3, r3, #16
 8007052:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	330c      	adds	r3, #12
 800705c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007060:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007062:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007064:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007066:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007068:	e841 2300 	strex	r3, r2, [r1]
 800706c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800706e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007070:	2b00      	cmp	r3, #0
 8007072:	d1e3      	bne.n	800703c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007078:	4618      	mov	r0, r3
 800707a:	f7fc f8fb 	bl	8003274 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2202      	movs	r2, #2
 8007082:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800708c:	b29b      	uxth	r3, r3
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	b29b      	uxth	r3, r3
 8007092:	4619      	mov	r1, r3
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 f8ed 	bl	8007274 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800709a:	e0b3      	b.n	8007204 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070a4:	429a      	cmp	r2, r3
 80070a6:	f040 80ad 	bne.w	8007204 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ae:	69db      	ldr	r3, [r3, #28]
 80070b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070b4:	f040 80a6 	bne.w	8007204 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2202      	movs	r2, #2
 80070bc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070c2:	4619      	mov	r1, r3
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f000 f8d5 	bl	8007274 <HAL_UARTEx_RxEventCallback>
      return;
 80070ca:	e09b      	b.n	8007204 <HAL_UART_IRQHandler+0x548>
 80070cc:	080077a3 	.word	0x080077a3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070d8:	b29b      	uxth	r3, r3
 80070da:	1ad3      	subs	r3, r2, r3
 80070dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 808e 	beq.w	8007208 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80070ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 8089 	beq.w	8007208 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	330c      	adds	r3, #12
 80070fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007100:	e853 3f00 	ldrex	r3, [r3]
 8007104:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007108:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800710c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	330c      	adds	r3, #12
 8007116:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800711a:	647a      	str	r2, [r7, #68]	@ 0x44
 800711c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007120:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007122:	e841 2300 	strex	r3, r2, [r1]
 8007126:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007128:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1e3      	bne.n	80070f6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3314      	adds	r3, #20
 8007134:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	623b      	str	r3, [r7, #32]
   return(result);
 800713e:	6a3b      	ldr	r3, [r7, #32]
 8007140:	f023 0301 	bic.w	r3, r3, #1
 8007144:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	3314      	adds	r3, #20
 800714e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007152:	633a      	str	r2, [r7, #48]	@ 0x30
 8007154:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007156:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007158:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e3      	bne.n	800712e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2220      	movs	r2, #32
 800716a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	330c      	adds	r3, #12
 800717a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	e853 3f00 	ldrex	r3, [r3]
 8007182:	60fb      	str	r3, [r7, #12]
   return(result);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f023 0310 	bic.w	r3, r3, #16
 800718a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	330c      	adds	r3, #12
 8007194:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007198:	61fa      	str	r2, [r7, #28]
 800719a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719c:	69b9      	ldr	r1, [r7, #24]
 800719e:	69fa      	ldr	r2, [r7, #28]
 80071a0:	e841 2300 	strex	r3, r2, [r1]
 80071a4:	617b      	str	r3, [r7, #20]
   return(result);
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d1e3      	bne.n	8007174 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2202      	movs	r2, #2
 80071b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80071b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80071b6:	4619      	mov	r1, r3
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 f85b 	bl	8007274 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80071be:	e023      	b.n	8007208 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80071c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d009      	beq.n	80071e0 <HAL_UART_IRQHandler+0x524>
 80071cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d003      	beq.n	80071e0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f000 faf3 	bl	80077c4 <UART_Transmit_IT>
    return;
 80071de:	e014      	b.n	800720a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80071e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00e      	beq.n	800720a <HAL_UART_IRQHandler+0x54e>
 80071ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d008      	beq.n	800720a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 fb33 	bl	8007864 <UART_EndTransmit_IT>
    return;
 80071fe:	e004      	b.n	800720a <HAL_UART_IRQHandler+0x54e>
    return;
 8007200:	bf00      	nop
 8007202:	e002      	b.n	800720a <HAL_UART_IRQHandler+0x54e>
      return;
 8007204:	bf00      	nop
 8007206:	e000      	b.n	800720a <HAL_UART_IRQHandler+0x54e>
      return;
 8007208:	bf00      	nop
  }
}
 800720a:	37e8      	adds	r7, #232	@ 0xe8
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007210:	b480      	push	{r7}
 8007212:	b083      	sub	sp, #12
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007218:	bf00      	nop
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800722c:	bf00      	nop
 800722e:	370c      	adds	r7, #12
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	460b      	mov	r3, r1
 800727e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007280:	bf00      	nop
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr

0800728c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b090      	sub	sp, #64	@ 0x40
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007298:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d137      	bne.n	8007318 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80072a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072aa:	2200      	movs	r2, #0
 80072ac:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80072ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	3314      	adds	r3, #20
 80072b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b8:	e853 3f00 	ldrex	r3, [r3]
 80072bc:	623b      	str	r3, [r7, #32]
   return(result);
 80072be:	6a3b      	ldr	r3, [r7, #32]
 80072c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	3314      	adds	r3, #20
 80072cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80072ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80072d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072d6:	e841 2300 	strex	r3, r2, [r1]
 80072da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1e5      	bne.n	80072ae <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80072e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	330c      	adds	r3, #12
 80072e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	e853 3f00 	ldrex	r3, [r3]
 80072f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80072fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	330c      	adds	r3, #12
 8007300:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007302:	61fa      	str	r2, [r7, #28]
 8007304:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007306:	69b9      	ldr	r1, [r7, #24]
 8007308:	69fa      	ldr	r2, [r7, #28]
 800730a:	e841 2300 	strex	r3, r2, [r1]
 800730e:	617b      	str	r3, [r7, #20]
   return(result);
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d1e5      	bne.n	80072e2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007316:	e002      	b.n	800731e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007318:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800731a:	f7ff ff79 	bl	8007210 <HAL_UART_TxCpltCallback>
}
 800731e:	bf00      	nop
 8007320:	3740      	adds	r7, #64	@ 0x40
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}

08007326 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007326:	b580      	push	{r7, lr}
 8007328:	b084      	sub	sp, #16
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007332:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007334:	68f8      	ldr	r0, [r7, #12]
 8007336:	f7ff ff75 	bl	8007224 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800733a:	bf00      	nop
 800733c:	3710      	adds	r7, #16
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007342:	b580      	push	{r7, lr}
 8007344:	b09c      	sub	sp, #112	@ 0x70
 8007346:	af00      	add	r7, sp, #0
 8007348:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800734e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800735a:	2b00      	cmp	r3, #0
 800735c:	d172      	bne.n	8007444 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800735e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007360:	2200      	movs	r2, #0
 8007362:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007364:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	330c      	adds	r3, #12
 800736a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800736e:	e853 3f00 	ldrex	r3, [r3]
 8007372:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007374:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007376:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800737a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800737c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	330c      	adds	r3, #12
 8007382:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007384:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007386:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007388:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800738a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800738c:	e841 2300 	strex	r3, r2, [r1]
 8007390:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007392:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1e5      	bne.n	8007364 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007398:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	3314      	adds	r3, #20
 800739e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a2:	e853 3f00 	ldrex	r3, [r3]
 80073a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073aa:	f023 0301 	bic.w	r3, r3, #1
 80073ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80073b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	3314      	adds	r3, #20
 80073b6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80073b8:	647a      	str	r2, [r7, #68]	@ 0x44
 80073ba:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073c0:	e841 2300 	strex	r3, r2, [r1]
 80073c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d1e5      	bne.n	8007398 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3314      	adds	r3, #20
 80073d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d6:	e853 3f00 	ldrex	r3, [r3]
 80073da:	623b      	str	r3, [r7, #32]
   return(result);
 80073dc:	6a3b      	ldr	r3, [r7, #32]
 80073de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80073e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	3314      	adds	r3, #20
 80073ea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80073ec:	633a      	str	r2, [r7, #48]	@ 0x30
 80073ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073f4:	e841 2300 	strex	r3, r2, [r1]
 80073f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d1e5      	bne.n	80073cc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007400:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007402:	2220      	movs	r2, #32
 8007404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007408:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800740a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800740c:	2b01      	cmp	r3, #1
 800740e:	d119      	bne.n	8007444 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007410:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	330c      	adds	r3, #12
 8007416:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	e853 3f00 	ldrex	r3, [r3]
 800741e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f023 0310 	bic.w	r3, r3, #16
 8007426:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007428:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	330c      	adds	r3, #12
 800742e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007430:	61fa      	str	r2, [r7, #28]
 8007432:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007434:	69b9      	ldr	r1, [r7, #24]
 8007436:	69fa      	ldr	r2, [r7, #28]
 8007438:	e841 2300 	strex	r3, r2, [r1]
 800743c:	617b      	str	r3, [r7, #20]
   return(result);
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d1e5      	bne.n	8007410 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007446:	2200      	movs	r2, #0
 8007448:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800744a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800744c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744e:	2b01      	cmp	r3, #1
 8007450:	d106      	bne.n	8007460 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007452:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007454:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007456:	4619      	mov	r1, r3
 8007458:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800745a:	f7ff ff0b 	bl	8007274 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800745e:	e002      	b.n	8007466 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007460:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007462:	f7ff fee9 	bl	8007238 <HAL_UART_RxCpltCallback>
}
 8007466:	bf00      	nop
 8007468:	3770      	adds	r7, #112	@ 0x70
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b084      	sub	sp, #16
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2201      	movs	r2, #1
 8007480:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007486:	2b01      	cmp	r3, #1
 8007488:	d108      	bne.n	800749c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800748e:	085b      	lsrs	r3, r3, #1
 8007490:	b29b      	uxth	r3, r3
 8007492:	4619      	mov	r1, r3
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f7ff feed 	bl	8007274 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800749a:	e002      	b.n	80074a2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f7ff fed5 	bl	800724c <HAL_UART_RxHalfCpltCallback>
}
 80074a2:	bf00      	nop
 80074a4:	3710      	adds	r7, #16
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}

080074aa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80074aa:	b580      	push	{r7, lr}
 80074ac:	b084      	sub	sp, #16
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ba:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074c6:	2b80      	cmp	r3, #128	@ 0x80
 80074c8:	bf0c      	ite	eq
 80074ca:	2301      	moveq	r3, #1
 80074cc:	2300      	movne	r3, #0
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	2b21      	cmp	r3, #33	@ 0x21
 80074dc:	d108      	bne.n	80074f0 <UART_DMAError+0x46>
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d005      	beq.n	80074f0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	2200      	movs	r2, #0
 80074e8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80074ea:	68b8      	ldr	r0, [r7, #8]
 80074ec:	f000 f8ce 	bl	800768c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074fa:	2b40      	cmp	r3, #64	@ 0x40
 80074fc:	bf0c      	ite	eq
 80074fe:	2301      	moveq	r3, #1
 8007500:	2300      	movne	r3, #0
 8007502:	b2db      	uxtb	r3, r3
 8007504:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b22      	cmp	r3, #34	@ 0x22
 8007510:	d108      	bne.n	8007524 <UART_DMAError+0x7a>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d005      	beq.n	8007524 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2200      	movs	r2, #0
 800751c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800751e:	68b8      	ldr	r0, [r7, #8]
 8007520:	f000 f8dc 	bl	80076dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007528:	f043 0210 	orr.w	r2, r3, #16
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007530:	68b8      	ldr	r0, [r7, #8]
 8007532:	f7ff fe95 	bl	8007260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007536:	bf00      	nop
 8007538:	3710      	adds	r7, #16
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
	...

08007540 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b098      	sub	sp, #96	@ 0x60
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	4613      	mov	r3, r2
 800754c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800754e:	68ba      	ldr	r2, [r7, #8]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	88fa      	ldrh	r2, [r7, #6]
 8007558:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2222      	movs	r2, #34	@ 0x22
 8007564:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800756c:	4a44      	ldr	r2, [pc, #272]	@ (8007680 <UART_Start_Receive_DMA+0x140>)
 800756e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007574:	4a43      	ldr	r2, [pc, #268]	@ (8007684 <UART_Start_Receive_DMA+0x144>)
 8007576:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800757c:	4a42      	ldr	r2, [pc, #264]	@ (8007688 <UART_Start_Receive_DMA+0x148>)
 800757e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007584:	2200      	movs	r2, #0
 8007586:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007588:	f107 0308 	add.w	r3, r7, #8
 800758c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	3304      	adds	r3, #4
 8007598:	4619      	mov	r1, r3
 800759a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	88fb      	ldrh	r3, [r7, #6]
 80075a0:	f7fb fe10 	bl	80031c4 <HAL_DMA_Start_IT>
 80075a4:	4603      	mov	r3, r0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d008      	beq.n	80075bc <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2210      	movs	r2, #16
 80075ae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2220      	movs	r2, #32
 80075b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	e05d      	b.n	8007678 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80075bc:	2300      	movs	r3, #0
 80075be:	613b      	str	r3, [r7, #16]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	613b      	str	r3, [r7, #16]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	613b      	str	r3, [r7, #16]
 80075d0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d019      	beq.n	800760e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	330c      	adds	r3, #12
 80075e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075e4:	e853 3f00 	ldrex	r3, [r3]
 80075e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	330c      	adds	r3, #12
 80075f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075fa:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80075fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007600:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007602:	e841 2300 	strex	r3, r2, [r1]
 8007606:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007608:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800760a:	2b00      	cmp	r3, #0
 800760c:	d1e5      	bne.n	80075da <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	3314      	adds	r3, #20
 8007614:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007618:	e853 3f00 	ldrex	r3, [r3]
 800761c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800761e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007620:	f043 0301 	orr.w	r3, r3, #1
 8007624:	657b      	str	r3, [r7, #84]	@ 0x54
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3314      	adds	r3, #20
 800762c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800762e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007630:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007632:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007634:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007636:	e841 2300 	strex	r3, r2, [r1]
 800763a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800763c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1e5      	bne.n	800760e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	3314      	adds	r3, #20
 8007648:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	e853 3f00 	ldrex	r3, [r3]
 8007650:	617b      	str	r3, [r7, #20]
   return(result);
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007658:	653b      	str	r3, [r7, #80]	@ 0x50
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	3314      	adds	r3, #20
 8007660:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007662:	627a      	str	r2, [r7, #36]	@ 0x24
 8007664:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007666:	6a39      	ldr	r1, [r7, #32]
 8007668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800766a:	e841 2300 	strex	r3, r2, [r1]
 800766e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d1e5      	bne.n	8007642 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007676:	2300      	movs	r3, #0
}
 8007678:	4618      	mov	r0, r3
 800767a:	3760      	adds	r7, #96	@ 0x60
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	08007343 	.word	0x08007343
 8007684:	0800746f 	.word	0x0800746f
 8007688:	080074ab 	.word	0x080074ab

0800768c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800768c:	b480      	push	{r7}
 800768e:	b089      	sub	sp, #36	@ 0x24
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	330c      	adds	r3, #12
 800769a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	e853 3f00 	ldrex	r3, [r3]
 80076a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80076aa:	61fb      	str	r3, [r7, #28]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	330c      	adds	r3, #12
 80076b2:	69fa      	ldr	r2, [r7, #28]
 80076b4:	61ba      	str	r2, [r7, #24]
 80076b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b8:	6979      	ldr	r1, [r7, #20]
 80076ba:	69ba      	ldr	r2, [r7, #24]
 80076bc:	e841 2300 	strex	r3, r2, [r1]
 80076c0:	613b      	str	r3, [r7, #16]
   return(result);
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d1e5      	bne.n	8007694 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2220      	movs	r2, #32
 80076cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80076d0:	bf00      	nop
 80076d2:	3724      	adds	r7, #36	@ 0x24
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076dc:	b480      	push	{r7}
 80076de:	b095      	sub	sp, #84	@ 0x54
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	330c      	adds	r3, #12
 80076ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ee:	e853 3f00 	ldrex	r3, [r3]
 80076f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	330c      	adds	r3, #12
 8007702:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007704:	643a      	str	r2, [r7, #64]	@ 0x40
 8007706:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007708:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800770a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800770c:	e841 2300 	strex	r3, r2, [r1]
 8007710:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007714:	2b00      	cmp	r3, #0
 8007716:	d1e5      	bne.n	80076e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	3314      	adds	r3, #20
 800771e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007720:	6a3b      	ldr	r3, [r7, #32]
 8007722:	e853 3f00 	ldrex	r3, [r3]
 8007726:	61fb      	str	r3, [r7, #28]
   return(result);
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	f023 0301 	bic.w	r3, r3, #1
 800772e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	3314      	adds	r3, #20
 8007736:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007738:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800773a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800773e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007740:	e841 2300 	strex	r3, r2, [r1]
 8007744:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1e5      	bne.n	8007718 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007750:	2b01      	cmp	r3, #1
 8007752:	d119      	bne.n	8007788 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	330c      	adds	r3, #12
 800775a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	e853 3f00 	ldrex	r3, [r3]
 8007762:	60bb      	str	r3, [r7, #8]
   return(result);
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	f023 0310 	bic.w	r3, r3, #16
 800776a:	647b      	str	r3, [r7, #68]	@ 0x44
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	330c      	adds	r3, #12
 8007772:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007774:	61ba      	str	r2, [r7, #24]
 8007776:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007778:	6979      	ldr	r1, [r7, #20]
 800777a:	69ba      	ldr	r2, [r7, #24]
 800777c:	e841 2300 	strex	r3, r2, [r1]
 8007780:	613b      	str	r3, [r7, #16]
   return(result);
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1e5      	bne.n	8007754 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2220      	movs	r2, #32
 800778c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007796:	bf00      	nop
 8007798:	3754      	adds	r7, #84	@ 0x54
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr

080077a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b084      	sub	sp, #16
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077b6:	68f8      	ldr	r0, [r7, #12]
 80077b8:	f7ff fd52 	bl	8007260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077bc:	bf00      	nop
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	2b21      	cmp	r3, #33	@ 0x21
 80077d6:	d13e      	bne.n	8007856 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077e0:	d114      	bne.n	800780c <UART_Transmit_IT+0x48>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d110      	bne.n	800780c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a1b      	ldr	r3, [r3, #32]
 80077ee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	881b      	ldrh	r3, [r3, #0]
 80077f4:	461a      	mov	r2, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077fe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6a1b      	ldr	r3, [r3, #32]
 8007804:	1c9a      	adds	r2, r3, #2
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	621a      	str	r2, [r3, #32]
 800780a:	e008      	b.n	800781e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6a1b      	ldr	r3, [r3, #32]
 8007810:	1c59      	adds	r1, r3, #1
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	6211      	str	r1, [r2, #32]
 8007816:	781a      	ldrb	r2, [r3, #0]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007822:	b29b      	uxth	r3, r3
 8007824:	3b01      	subs	r3, #1
 8007826:	b29b      	uxth	r3, r3
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	4619      	mov	r1, r3
 800782c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10f      	bne.n	8007852 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68da      	ldr	r2, [r3, #12]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007840:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68da      	ldr	r2, [r3, #12]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007850:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007852:	2300      	movs	r3, #0
 8007854:	e000      	b.n	8007858 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007856:	2302      	movs	r3, #2
  }
}
 8007858:	4618      	mov	r0, r3
 800785a:	3714      	adds	r7, #20
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68da      	ldr	r2, [r3, #12]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800787a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2220      	movs	r2, #32
 8007880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f7ff fcc3 	bl	8007210 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800788a:	2300      	movs	r3, #0
}
 800788c:	4618      	mov	r0, r3
 800788e:	3708      	adds	r7, #8
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b08c      	sub	sp, #48	@ 0x30
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800789c:	2300      	movs	r3, #0
 800789e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80078a0:	2300      	movs	r3, #0
 80078a2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b22      	cmp	r3, #34	@ 0x22
 80078ae:	f040 80aa 	bne.w	8007a06 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078ba:	d115      	bne.n	80078e8 <UART_Receive_IT+0x54>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d111      	bne.n	80078e8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078d6:	b29a      	uxth	r2, r3
 80078d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078da:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e0:	1c9a      	adds	r2, r3, #2
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80078e6:	e024      	b.n	8007932 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078f6:	d007      	beq.n	8007908 <UART_Receive_IT+0x74>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d10a      	bne.n	8007916 <UART_Receive_IT+0x82>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d106      	bne.n	8007916 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	b2da      	uxtb	r2, r3
 8007910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007912:	701a      	strb	r2, [r3, #0]
 8007914:	e008      	b.n	8007928 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	b2db      	uxtb	r3, r3
 800791e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007922:	b2da      	uxtb	r2, r3
 8007924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007926:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800792c:	1c5a      	adds	r2, r3, #1
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007936:	b29b      	uxth	r3, r3
 8007938:	3b01      	subs	r3, #1
 800793a:	b29b      	uxth	r3, r3
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	4619      	mov	r1, r3
 8007940:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007942:	2b00      	cmp	r3, #0
 8007944:	d15d      	bne.n	8007a02 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68da      	ldr	r2, [r3, #12]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f022 0220 	bic.w	r2, r2, #32
 8007954:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	68da      	ldr	r2, [r3, #12]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007964:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	695a      	ldr	r2, [r3, #20]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f022 0201 	bic.w	r2, r2, #1
 8007974:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2220      	movs	r2, #32
 800797a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007988:	2b01      	cmp	r3, #1
 800798a:	d135      	bne.n	80079f8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	330c      	adds	r3, #12
 8007998:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	e853 3f00 	ldrex	r3, [r3]
 80079a0:	613b      	str	r3, [r7, #16]
   return(result);
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	f023 0310 	bic.w	r3, r3, #16
 80079a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	330c      	adds	r3, #12
 80079b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079b2:	623a      	str	r2, [r7, #32]
 80079b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b6:	69f9      	ldr	r1, [r7, #28]
 80079b8:	6a3a      	ldr	r2, [r7, #32]
 80079ba:	e841 2300 	strex	r3, r2, [r1]
 80079be:	61bb      	str	r3, [r7, #24]
   return(result);
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1e5      	bne.n	8007992 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f003 0310 	and.w	r3, r3, #16
 80079d0:	2b10      	cmp	r3, #16
 80079d2:	d10a      	bne.n	80079ea <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079d4:	2300      	movs	r3, #0
 80079d6:	60fb      	str	r3, [r7, #12]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	60fb      	str	r3, [r7, #12]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	60fb      	str	r3, [r7, #12]
 80079e8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80079ee:	4619      	mov	r1, r3
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f7ff fc3f 	bl	8007274 <HAL_UARTEx_RxEventCallback>
 80079f6:	e002      	b.n	80079fe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f7ff fc1d 	bl	8007238 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80079fe:	2300      	movs	r3, #0
 8007a00:	e002      	b.n	8007a08 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007a02:	2300      	movs	r3, #0
 8007a04:	e000      	b.n	8007a08 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007a06:	2302      	movs	r3, #2
  }
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3730      	adds	r7, #48	@ 0x30
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a14:	b0c0      	sub	sp, #256	@ 0x100
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	691b      	ldr	r3, [r3, #16]
 8007a24:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a2c:	68d9      	ldr	r1, [r3, #12]
 8007a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	ea40 0301 	orr.w	r3, r0, r1
 8007a38:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a3e:	689a      	ldr	r2, [r3, #8]
 8007a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a44:	691b      	ldr	r3, [r3, #16]
 8007a46:	431a      	orrs	r2, r3
 8007a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a4c:	695b      	ldr	r3, [r3, #20]
 8007a4e:	431a      	orrs	r2, r3
 8007a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a54:	69db      	ldr	r3, [r3, #28]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	68db      	ldr	r3, [r3, #12]
 8007a64:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007a68:	f021 010c 	bic.w	r1, r1, #12
 8007a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007a76:	430b      	orrs	r3, r1
 8007a78:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	695b      	ldr	r3, [r3, #20]
 8007a82:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a8a:	6999      	ldr	r1, [r3, #24]
 8007a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	ea40 0301 	orr.w	r3, r0, r1
 8007a96:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	4b8f      	ldr	r3, [pc, #572]	@ (8007cdc <UART_SetConfig+0x2cc>)
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d005      	beq.n	8007ab0 <UART_SetConfig+0xa0>
 8007aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	4b8d      	ldr	r3, [pc, #564]	@ (8007ce0 <UART_SetConfig+0x2d0>)
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d104      	bne.n	8007aba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ab0:	f7fd fdf6 	bl	80056a0 <HAL_RCC_GetPCLK2Freq>
 8007ab4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007ab8:	e003      	b.n	8007ac2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007aba:	f7fd fddd 	bl	8005678 <HAL_RCC_GetPCLK1Freq>
 8007abe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac6:	69db      	ldr	r3, [r3, #28]
 8007ac8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007acc:	f040 810c 	bne.w	8007ce8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ad0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007ada:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007ade:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007ae2:	4622      	mov	r2, r4
 8007ae4:	462b      	mov	r3, r5
 8007ae6:	1891      	adds	r1, r2, r2
 8007ae8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007aea:	415b      	adcs	r3, r3
 8007aec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007aee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007af2:	4621      	mov	r1, r4
 8007af4:	eb12 0801 	adds.w	r8, r2, r1
 8007af8:	4629      	mov	r1, r5
 8007afa:	eb43 0901 	adc.w	r9, r3, r1
 8007afe:	f04f 0200 	mov.w	r2, #0
 8007b02:	f04f 0300 	mov.w	r3, #0
 8007b06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b12:	4690      	mov	r8, r2
 8007b14:	4699      	mov	r9, r3
 8007b16:	4623      	mov	r3, r4
 8007b18:	eb18 0303 	adds.w	r3, r8, r3
 8007b1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007b20:	462b      	mov	r3, r5
 8007b22:	eb49 0303 	adc.w	r3, r9, r3
 8007b26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007b36:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007b3a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007b3e:	460b      	mov	r3, r1
 8007b40:	18db      	adds	r3, r3, r3
 8007b42:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b44:	4613      	mov	r3, r2
 8007b46:	eb42 0303 	adc.w	r3, r2, r3
 8007b4a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b4c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007b50:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007b54:	f7f9 f900 	bl	8000d58 <__aeabi_uldivmod>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	4b61      	ldr	r3, [pc, #388]	@ (8007ce4 <UART_SetConfig+0x2d4>)
 8007b5e:	fba3 2302 	umull	r2, r3, r3, r2
 8007b62:	095b      	lsrs	r3, r3, #5
 8007b64:	011c      	lsls	r4, r3, #4
 8007b66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b70:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007b74:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007b78:	4642      	mov	r2, r8
 8007b7a:	464b      	mov	r3, r9
 8007b7c:	1891      	adds	r1, r2, r2
 8007b7e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007b80:	415b      	adcs	r3, r3
 8007b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b84:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007b88:	4641      	mov	r1, r8
 8007b8a:	eb12 0a01 	adds.w	sl, r2, r1
 8007b8e:	4649      	mov	r1, r9
 8007b90:	eb43 0b01 	adc.w	fp, r3, r1
 8007b94:	f04f 0200 	mov.w	r2, #0
 8007b98:	f04f 0300 	mov.w	r3, #0
 8007b9c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007ba0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007ba4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ba8:	4692      	mov	sl, r2
 8007baa:	469b      	mov	fp, r3
 8007bac:	4643      	mov	r3, r8
 8007bae:	eb1a 0303 	adds.w	r3, sl, r3
 8007bb2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007bb6:	464b      	mov	r3, r9
 8007bb8:	eb4b 0303 	adc.w	r3, fp, r3
 8007bbc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007bcc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007bd0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	18db      	adds	r3, r3, r3
 8007bd8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bda:	4613      	mov	r3, r2
 8007bdc:	eb42 0303 	adc.w	r3, r2, r3
 8007be0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007be2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007be6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007bea:	f7f9 f8b5 	bl	8000d58 <__aeabi_uldivmod>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	4611      	mov	r1, r2
 8007bf4:	4b3b      	ldr	r3, [pc, #236]	@ (8007ce4 <UART_SetConfig+0x2d4>)
 8007bf6:	fba3 2301 	umull	r2, r3, r3, r1
 8007bfa:	095b      	lsrs	r3, r3, #5
 8007bfc:	2264      	movs	r2, #100	@ 0x64
 8007bfe:	fb02 f303 	mul.w	r3, r2, r3
 8007c02:	1acb      	subs	r3, r1, r3
 8007c04:	00db      	lsls	r3, r3, #3
 8007c06:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007c0a:	4b36      	ldr	r3, [pc, #216]	@ (8007ce4 <UART_SetConfig+0x2d4>)
 8007c0c:	fba3 2302 	umull	r2, r3, r3, r2
 8007c10:	095b      	lsrs	r3, r3, #5
 8007c12:	005b      	lsls	r3, r3, #1
 8007c14:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007c18:	441c      	add	r4, r3
 8007c1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c24:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007c28:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007c2c:	4642      	mov	r2, r8
 8007c2e:	464b      	mov	r3, r9
 8007c30:	1891      	adds	r1, r2, r2
 8007c32:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007c34:	415b      	adcs	r3, r3
 8007c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c38:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007c3c:	4641      	mov	r1, r8
 8007c3e:	1851      	adds	r1, r2, r1
 8007c40:	6339      	str	r1, [r7, #48]	@ 0x30
 8007c42:	4649      	mov	r1, r9
 8007c44:	414b      	adcs	r3, r1
 8007c46:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c48:	f04f 0200 	mov.w	r2, #0
 8007c4c:	f04f 0300 	mov.w	r3, #0
 8007c50:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007c54:	4659      	mov	r1, fp
 8007c56:	00cb      	lsls	r3, r1, #3
 8007c58:	4651      	mov	r1, sl
 8007c5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c5e:	4651      	mov	r1, sl
 8007c60:	00ca      	lsls	r2, r1, #3
 8007c62:	4610      	mov	r0, r2
 8007c64:	4619      	mov	r1, r3
 8007c66:	4603      	mov	r3, r0
 8007c68:	4642      	mov	r2, r8
 8007c6a:	189b      	adds	r3, r3, r2
 8007c6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c70:	464b      	mov	r3, r9
 8007c72:	460a      	mov	r2, r1
 8007c74:	eb42 0303 	adc.w	r3, r2, r3
 8007c78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007c88:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007c8c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007c90:	460b      	mov	r3, r1
 8007c92:	18db      	adds	r3, r3, r3
 8007c94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c96:	4613      	mov	r3, r2
 8007c98:	eb42 0303 	adc.w	r3, r2, r3
 8007c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007ca2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007ca6:	f7f9 f857 	bl	8000d58 <__aeabi_uldivmod>
 8007caa:	4602      	mov	r2, r0
 8007cac:	460b      	mov	r3, r1
 8007cae:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce4 <UART_SetConfig+0x2d4>)
 8007cb0:	fba3 1302 	umull	r1, r3, r3, r2
 8007cb4:	095b      	lsrs	r3, r3, #5
 8007cb6:	2164      	movs	r1, #100	@ 0x64
 8007cb8:	fb01 f303 	mul.w	r3, r1, r3
 8007cbc:	1ad3      	subs	r3, r2, r3
 8007cbe:	00db      	lsls	r3, r3, #3
 8007cc0:	3332      	adds	r3, #50	@ 0x32
 8007cc2:	4a08      	ldr	r2, [pc, #32]	@ (8007ce4 <UART_SetConfig+0x2d4>)
 8007cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc8:	095b      	lsrs	r3, r3, #5
 8007cca:	f003 0207 	and.w	r2, r3, #7
 8007cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4422      	add	r2, r4
 8007cd6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007cd8:	e106      	b.n	8007ee8 <UART_SetConfig+0x4d8>
 8007cda:	bf00      	nop
 8007cdc:	40011000 	.word	0x40011000
 8007ce0:	40011400 	.word	0x40011400
 8007ce4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ce8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cec:	2200      	movs	r2, #0
 8007cee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007cf2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007cf6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007cfa:	4642      	mov	r2, r8
 8007cfc:	464b      	mov	r3, r9
 8007cfe:	1891      	adds	r1, r2, r2
 8007d00:	6239      	str	r1, [r7, #32]
 8007d02:	415b      	adcs	r3, r3
 8007d04:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d0a:	4641      	mov	r1, r8
 8007d0c:	1854      	adds	r4, r2, r1
 8007d0e:	4649      	mov	r1, r9
 8007d10:	eb43 0501 	adc.w	r5, r3, r1
 8007d14:	f04f 0200 	mov.w	r2, #0
 8007d18:	f04f 0300 	mov.w	r3, #0
 8007d1c:	00eb      	lsls	r3, r5, #3
 8007d1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d22:	00e2      	lsls	r2, r4, #3
 8007d24:	4614      	mov	r4, r2
 8007d26:	461d      	mov	r5, r3
 8007d28:	4643      	mov	r3, r8
 8007d2a:	18e3      	adds	r3, r4, r3
 8007d2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d30:	464b      	mov	r3, r9
 8007d32:	eb45 0303 	adc.w	r3, r5, r3
 8007d36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d46:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007d4a:	f04f 0200 	mov.w	r2, #0
 8007d4e:	f04f 0300 	mov.w	r3, #0
 8007d52:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007d56:	4629      	mov	r1, r5
 8007d58:	008b      	lsls	r3, r1, #2
 8007d5a:	4621      	mov	r1, r4
 8007d5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d60:	4621      	mov	r1, r4
 8007d62:	008a      	lsls	r2, r1, #2
 8007d64:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007d68:	f7f8 fff6 	bl	8000d58 <__aeabi_uldivmod>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	460b      	mov	r3, r1
 8007d70:	4b60      	ldr	r3, [pc, #384]	@ (8007ef4 <UART_SetConfig+0x4e4>)
 8007d72:	fba3 2302 	umull	r2, r3, r3, r2
 8007d76:	095b      	lsrs	r3, r3, #5
 8007d78:	011c      	lsls	r4, r3, #4
 8007d7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007d84:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007d88:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007d8c:	4642      	mov	r2, r8
 8007d8e:	464b      	mov	r3, r9
 8007d90:	1891      	adds	r1, r2, r2
 8007d92:	61b9      	str	r1, [r7, #24]
 8007d94:	415b      	adcs	r3, r3
 8007d96:	61fb      	str	r3, [r7, #28]
 8007d98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d9c:	4641      	mov	r1, r8
 8007d9e:	1851      	adds	r1, r2, r1
 8007da0:	6139      	str	r1, [r7, #16]
 8007da2:	4649      	mov	r1, r9
 8007da4:	414b      	adcs	r3, r1
 8007da6:	617b      	str	r3, [r7, #20]
 8007da8:	f04f 0200 	mov.w	r2, #0
 8007dac:	f04f 0300 	mov.w	r3, #0
 8007db0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007db4:	4659      	mov	r1, fp
 8007db6:	00cb      	lsls	r3, r1, #3
 8007db8:	4651      	mov	r1, sl
 8007dba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dbe:	4651      	mov	r1, sl
 8007dc0:	00ca      	lsls	r2, r1, #3
 8007dc2:	4610      	mov	r0, r2
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	4642      	mov	r2, r8
 8007dca:	189b      	adds	r3, r3, r2
 8007dcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007dd0:	464b      	mov	r3, r9
 8007dd2:	460a      	mov	r2, r1
 8007dd4:	eb42 0303 	adc.w	r3, r2, r3
 8007dd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007de6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007de8:	f04f 0200 	mov.w	r2, #0
 8007dec:	f04f 0300 	mov.w	r3, #0
 8007df0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007df4:	4649      	mov	r1, r9
 8007df6:	008b      	lsls	r3, r1, #2
 8007df8:	4641      	mov	r1, r8
 8007dfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007dfe:	4641      	mov	r1, r8
 8007e00:	008a      	lsls	r2, r1, #2
 8007e02:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007e06:	f7f8 ffa7 	bl	8000d58 <__aeabi_uldivmod>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	4611      	mov	r1, r2
 8007e10:	4b38      	ldr	r3, [pc, #224]	@ (8007ef4 <UART_SetConfig+0x4e4>)
 8007e12:	fba3 2301 	umull	r2, r3, r3, r1
 8007e16:	095b      	lsrs	r3, r3, #5
 8007e18:	2264      	movs	r2, #100	@ 0x64
 8007e1a:	fb02 f303 	mul.w	r3, r2, r3
 8007e1e:	1acb      	subs	r3, r1, r3
 8007e20:	011b      	lsls	r3, r3, #4
 8007e22:	3332      	adds	r3, #50	@ 0x32
 8007e24:	4a33      	ldr	r2, [pc, #204]	@ (8007ef4 <UART_SetConfig+0x4e4>)
 8007e26:	fba2 2303 	umull	r2, r3, r2, r3
 8007e2a:	095b      	lsrs	r3, r3, #5
 8007e2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e30:	441c      	add	r4, r3
 8007e32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e36:	2200      	movs	r2, #0
 8007e38:	673b      	str	r3, [r7, #112]	@ 0x70
 8007e3a:	677a      	str	r2, [r7, #116]	@ 0x74
 8007e3c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007e40:	4642      	mov	r2, r8
 8007e42:	464b      	mov	r3, r9
 8007e44:	1891      	adds	r1, r2, r2
 8007e46:	60b9      	str	r1, [r7, #8]
 8007e48:	415b      	adcs	r3, r3
 8007e4a:	60fb      	str	r3, [r7, #12]
 8007e4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e50:	4641      	mov	r1, r8
 8007e52:	1851      	adds	r1, r2, r1
 8007e54:	6039      	str	r1, [r7, #0]
 8007e56:	4649      	mov	r1, r9
 8007e58:	414b      	adcs	r3, r1
 8007e5a:	607b      	str	r3, [r7, #4]
 8007e5c:	f04f 0200 	mov.w	r2, #0
 8007e60:	f04f 0300 	mov.w	r3, #0
 8007e64:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007e68:	4659      	mov	r1, fp
 8007e6a:	00cb      	lsls	r3, r1, #3
 8007e6c:	4651      	mov	r1, sl
 8007e6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e72:	4651      	mov	r1, sl
 8007e74:	00ca      	lsls	r2, r1, #3
 8007e76:	4610      	mov	r0, r2
 8007e78:	4619      	mov	r1, r3
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	4642      	mov	r2, r8
 8007e7e:	189b      	adds	r3, r3, r2
 8007e80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e82:	464b      	mov	r3, r9
 8007e84:	460a      	mov	r2, r1
 8007e86:	eb42 0303 	adc.w	r3, r2, r3
 8007e8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	663b      	str	r3, [r7, #96]	@ 0x60
 8007e96:	667a      	str	r2, [r7, #100]	@ 0x64
 8007e98:	f04f 0200 	mov.w	r2, #0
 8007e9c:	f04f 0300 	mov.w	r3, #0
 8007ea0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007ea4:	4649      	mov	r1, r9
 8007ea6:	008b      	lsls	r3, r1, #2
 8007ea8:	4641      	mov	r1, r8
 8007eaa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007eae:	4641      	mov	r1, r8
 8007eb0:	008a      	lsls	r2, r1, #2
 8007eb2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007eb6:	f7f8 ff4f 	bl	8000d58 <__aeabi_uldivmod>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	460b      	mov	r3, r1
 8007ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8007ef4 <UART_SetConfig+0x4e4>)
 8007ec0:	fba3 1302 	umull	r1, r3, r3, r2
 8007ec4:	095b      	lsrs	r3, r3, #5
 8007ec6:	2164      	movs	r1, #100	@ 0x64
 8007ec8:	fb01 f303 	mul.w	r3, r1, r3
 8007ecc:	1ad3      	subs	r3, r2, r3
 8007ece:	011b      	lsls	r3, r3, #4
 8007ed0:	3332      	adds	r3, #50	@ 0x32
 8007ed2:	4a08      	ldr	r2, [pc, #32]	@ (8007ef4 <UART_SetConfig+0x4e4>)
 8007ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed8:	095b      	lsrs	r3, r3, #5
 8007eda:	f003 020f 	and.w	r2, r3, #15
 8007ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4422      	add	r2, r4
 8007ee6:	609a      	str	r2, [r3, #8]
}
 8007ee8:	bf00      	nop
 8007eea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ef4:	51eb851f 	.word	0x51eb851f

08007ef8 <__NVIC_SetPriority>:
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b083      	sub	sp, #12
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	4603      	mov	r3, r0
 8007f00:	6039      	str	r1, [r7, #0]
 8007f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	db0a      	blt.n	8007f22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	b2da      	uxtb	r2, r3
 8007f10:	490c      	ldr	r1, [pc, #48]	@ (8007f44 <__NVIC_SetPriority+0x4c>)
 8007f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f16:	0112      	lsls	r2, r2, #4
 8007f18:	b2d2      	uxtb	r2, r2
 8007f1a:	440b      	add	r3, r1
 8007f1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007f20:	e00a      	b.n	8007f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	b2da      	uxtb	r2, r3
 8007f26:	4908      	ldr	r1, [pc, #32]	@ (8007f48 <__NVIC_SetPriority+0x50>)
 8007f28:	79fb      	ldrb	r3, [r7, #7]
 8007f2a:	f003 030f 	and.w	r3, r3, #15
 8007f2e:	3b04      	subs	r3, #4
 8007f30:	0112      	lsls	r2, r2, #4
 8007f32:	b2d2      	uxtb	r2, r2
 8007f34:	440b      	add	r3, r1
 8007f36:	761a      	strb	r2, [r3, #24]
}
 8007f38:	bf00      	nop
 8007f3a:	370c      	adds	r7, #12
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr
 8007f44:	e000e100 	.word	0xe000e100
 8007f48:	e000ed00 	.word	0xe000ed00

08007f4c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007f50:	2100      	movs	r1, #0
 8007f52:	f06f 0004 	mvn.w	r0, #4
 8007f56:	f7ff ffcf 	bl	8007ef8 <__NVIC_SetPriority>
#endif
}
 8007f5a:	bf00      	nop
 8007f5c:	bd80      	pop	{r7, pc}
	...

08007f60 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f66:	f3ef 8305 	mrs	r3, IPSR
 8007f6a:	603b      	str	r3, [r7, #0]
  return(result);
 8007f6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d003      	beq.n	8007f7a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007f72:	f06f 0305 	mvn.w	r3, #5
 8007f76:	607b      	str	r3, [r7, #4]
 8007f78:	e00c      	b.n	8007f94 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8007fa4 <osKernelInitialize+0x44>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d105      	bne.n	8007f8e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007f82:	4b08      	ldr	r3, [pc, #32]	@ (8007fa4 <osKernelInitialize+0x44>)
 8007f84:	2201      	movs	r2, #1
 8007f86:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	607b      	str	r3, [r7, #4]
 8007f8c:	e002      	b.n	8007f94 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007f8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007f92:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007f94:	687b      	ldr	r3, [r7, #4]
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	370c      	adds	r7, #12
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	200077bc 	.word	0x200077bc

08007fa8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b082      	sub	sp, #8
 8007fac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fae:	f3ef 8305 	mrs	r3, IPSR
 8007fb2:	603b      	str	r3, [r7, #0]
  return(result);
 8007fb4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d003      	beq.n	8007fc2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007fba:	f06f 0305 	mvn.w	r3, #5
 8007fbe:	607b      	str	r3, [r7, #4]
 8007fc0:	e010      	b.n	8007fe4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8007ff0 <osKernelStart+0x48>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d109      	bne.n	8007fde <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007fca:	f7ff ffbf 	bl	8007f4c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007fce:	4b08      	ldr	r3, [pc, #32]	@ (8007ff0 <osKernelStart+0x48>)
 8007fd0:	2202      	movs	r2, #2
 8007fd2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007fd4:	f001 f892 	bl	80090fc <vTaskStartScheduler>
      stat = osOK;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	607b      	str	r3, [r7, #4]
 8007fdc:	e002      	b.n	8007fe4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007fde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007fe2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007fe4:	687b      	ldr	r3, [r7, #4]
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	200077bc 	.word	0x200077bc

08007ff4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b08e      	sub	sp, #56	@ 0x38
 8007ff8:	af04      	add	r7, sp, #16
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	60b9      	str	r1, [r7, #8]
 8007ffe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008000:	2300      	movs	r3, #0
 8008002:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008004:	f3ef 8305 	mrs	r3, IPSR
 8008008:	617b      	str	r3, [r7, #20]
  return(result);
 800800a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800800c:	2b00      	cmp	r3, #0
 800800e:	d17e      	bne.n	800810e <osThreadNew+0x11a>
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d07b      	beq.n	800810e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008016:	2380      	movs	r3, #128	@ 0x80
 8008018:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800801a:	2318      	movs	r3, #24
 800801c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800801e:	2300      	movs	r3, #0
 8008020:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008022:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008026:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d045      	beq.n	80080ba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d002      	beq.n	800803c <osThreadNew+0x48>
        name = attr->name;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	699b      	ldr	r3, [r3, #24]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d002      	beq.n	800804a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	699b      	ldr	r3, [r3, #24]
 8008048:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d008      	beq.n	8008062 <osThreadNew+0x6e>
 8008050:	69fb      	ldr	r3, [r7, #28]
 8008052:	2b38      	cmp	r3, #56	@ 0x38
 8008054:	d805      	bhi.n	8008062 <osThreadNew+0x6e>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	f003 0301 	and.w	r3, r3, #1
 800805e:	2b00      	cmp	r3, #0
 8008060:	d001      	beq.n	8008066 <osThreadNew+0x72>
        return (NULL);
 8008062:	2300      	movs	r3, #0
 8008064:	e054      	b.n	8008110 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	695b      	ldr	r3, [r3, #20]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d003      	beq.n	8008076 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	695b      	ldr	r3, [r3, #20]
 8008072:	089b      	lsrs	r3, r3, #2
 8008074:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00e      	beq.n	800809c <osThreadNew+0xa8>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	2ba7      	cmp	r3, #167	@ 0xa7
 8008084:	d90a      	bls.n	800809c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800808a:	2b00      	cmp	r3, #0
 800808c:	d006      	beq.n	800809c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	695b      	ldr	r3, [r3, #20]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d002      	beq.n	800809c <osThreadNew+0xa8>
        mem = 1;
 8008096:	2301      	movs	r3, #1
 8008098:	61bb      	str	r3, [r7, #24]
 800809a:	e010      	b.n	80080be <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d10c      	bne.n	80080be <osThreadNew+0xca>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d108      	bne.n	80080be <osThreadNew+0xca>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	691b      	ldr	r3, [r3, #16]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d104      	bne.n	80080be <osThreadNew+0xca>
          mem = 0;
 80080b4:	2300      	movs	r3, #0
 80080b6:	61bb      	str	r3, [r7, #24]
 80080b8:	e001      	b.n	80080be <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80080ba:	2300      	movs	r3, #0
 80080bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d110      	bne.n	80080e6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80080cc:	9202      	str	r2, [sp, #8]
 80080ce:	9301      	str	r3, [sp, #4]
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	9300      	str	r3, [sp, #0]
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	6a3a      	ldr	r2, [r7, #32]
 80080d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80080da:	68f8      	ldr	r0, [r7, #12]
 80080dc:	f000 fe1a 	bl	8008d14 <xTaskCreateStatic>
 80080e0:	4603      	mov	r3, r0
 80080e2:	613b      	str	r3, [r7, #16]
 80080e4:	e013      	b.n	800810e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80080e6:	69bb      	ldr	r3, [r7, #24]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d110      	bne.n	800810e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	b29a      	uxth	r2, r3
 80080f0:	f107 0310 	add.w	r3, r7, #16
 80080f4:	9301      	str	r3, [sp, #4]
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80080fe:	68f8      	ldr	r0, [r7, #12]
 8008100:	f000 fe68 	bl	8008dd4 <xTaskCreate>
 8008104:	4603      	mov	r3, r0
 8008106:	2b01      	cmp	r3, #1
 8008108:	d001      	beq.n	800810e <osThreadNew+0x11a>
            hTask = NULL;
 800810a:	2300      	movs	r3, #0
 800810c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800810e:	693b      	ldr	r3, [r7, #16]
}
 8008110:	4618      	mov	r0, r3
 8008112:	3728      	adds	r7, #40	@ 0x28
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008120:	f3ef 8305 	mrs	r3, IPSR
 8008124:	60bb      	str	r3, [r7, #8]
  return(result);
 8008126:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008128:	2b00      	cmp	r3, #0
 800812a:	d003      	beq.n	8008134 <osDelay+0x1c>
    stat = osErrorISR;
 800812c:	f06f 0305 	mvn.w	r3, #5
 8008130:	60fb      	str	r3, [r7, #12]
 8008132:	e007      	b.n	8008144 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008134:	2300      	movs	r3, #0
 8008136:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d002      	beq.n	8008144 <osDelay+0x2c>
      vTaskDelay(ticks);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 ffa6 	bl	8009090 <vTaskDelay>
    }
  }

  return (stat);
 8008144:	68fb      	ldr	r3, [r7, #12]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
	...

08008150 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008150:	b480      	push	{r7}
 8008152:	b085      	sub	sp, #20
 8008154:	af00      	add	r7, sp, #0
 8008156:	60f8      	str	r0, [r7, #12]
 8008158:	60b9      	str	r1, [r7, #8]
 800815a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	4a07      	ldr	r2, [pc, #28]	@ (800817c <vApplicationGetIdleTaskMemory+0x2c>)
 8008160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	4a06      	ldr	r2, [pc, #24]	@ (8008180 <vApplicationGetIdleTaskMemory+0x30>)
 8008166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2280      	movs	r2, #128	@ 0x80
 800816c:	601a      	str	r2, [r3, #0]
}
 800816e:	bf00      	nop
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	200077c0 	.word	0x200077c0
 8008180:	20007868 	.word	0x20007868

08008184 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008184:	b480      	push	{r7}
 8008186:	b085      	sub	sp, #20
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	4a07      	ldr	r2, [pc, #28]	@ (80081b0 <vApplicationGetTimerTaskMemory+0x2c>)
 8008194:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	4a06      	ldr	r2, [pc, #24]	@ (80081b4 <vApplicationGetTimerTaskMemory+0x30>)
 800819a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80081a2:	601a      	str	r2, [r3, #0]
}
 80081a4:	bf00      	nop
 80081a6:	3714      	adds	r7, #20
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr
 80081b0:	20007a68 	.word	0x20007a68
 80081b4:	20007b10 	.word	0x20007b10

080081b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80081b8:	b480      	push	{r7}
 80081ba:	b083      	sub	sp, #12
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f103 0208 	add.w	r2, r3, #8
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80081d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f103 0208 	add.w	r2, r3, #8
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f103 0208 	add.w	r2, r3, #8
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2200      	movs	r2, #0
 80081ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80081ec:	bf00      	nop
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008206:	bf00      	nop
 8008208:	370c      	adds	r7, #12
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr

08008212 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008212:	b480      	push	{r7}
 8008214:	b085      	sub	sp, #20
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
 800821a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	68fa      	ldr	r2, [r7, #12]
 8008226:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	689a      	ldr	r2, [r3, #8]
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	683a      	ldr	r2, [r7, #0]
 8008236:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	683a      	ldr	r2, [r7, #0]
 800823c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	1c5a      	adds	r2, r3, #1
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	601a      	str	r2, [r3, #0]
}
 800824e:	bf00      	nop
 8008250:	3714      	adds	r7, #20
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800825a:	b480      	push	{r7}
 800825c:	b085      	sub	sp, #20
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
 8008262:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008270:	d103      	bne.n	800827a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	60fb      	str	r3, [r7, #12]
 8008278:	e00c      	b.n	8008294 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	3308      	adds	r3, #8
 800827e:	60fb      	str	r3, [r7, #12]
 8008280:	e002      	b.n	8008288 <vListInsert+0x2e>
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	60fb      	str	r3, [r7, #12]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	68ba      	ldr	r2, [r7, #8]
 8008290:	429a      	cmp	r2, r3
 8008292:	d2f6      	bcs.n	8008282 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	683a      	ldr	r2, [r7, #0]
 80082a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	68fa      	ldr	r2, [r7, #12]
 80082a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	683a      	ldr	r2, [r7, #0]
 80082ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	1c5a      	adds	r2, r3, #1
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	601a      	str	r2, [r3, #0]
}
 80082c0:	bf00      	nop
 80082c2:	3714      	adds	r7, #20
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80082cc:	b480      	push	{r7}
 80082ce:	b085      	sub	sp, #20
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	6892      	ldr	r2, [r2, #8]
 80082e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	6852      	ldr	r2, [r2, #4]
 80082ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d103      	bne.n	8008300 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	689a      	ldr	r2, [r3, #8]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	1e5a      	subs	r2, r3, #1
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
}
 8008314:	4618      	mov	r0, r3
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d10b      	bne.n	800834c <xQueueGenericReset+0x2c>
	__asm volatile
 8008334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008338:	f383 8811 	msr	BASEPRI, r3
 800833c:	f3bf 8f6f 	isb	sy
 8008340:	f3bf 8f4f 	dsb	sy
 8008344:	60bb      	str	r3, [r7, #8]
}
 8008346:	bf00      	nop
 8008348:	bf00      	nop
 800834a:	e7fd      	b.n	8008348 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800834c:	f002 f8cc 	bl	800a4e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008358:	68f9      	ldr	r1, [r7, #12]
 800835a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800835c:	fb01 f303 	mul.w	r3, r1, r3
 8008360:	441a      	add	r2, r3
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2200      	movs	r2, #0
 800836a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800837c:	3b01      	subs	r3, #1
 800837e:	68f9      	ldr	r1, [r7, #12]
 8008380:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008382:	fb01 f303 	mul.w	r3, r1, r3
 8008386:	441a      	add	r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	22ff      	movs	r2, #255	@ 0xff
 8008390:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	22ff      	movs	r2, #255	@ 0xff
 8008398:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d114      	bne.n	80083cc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d01a      	beq.n	80083e0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	3310      	adds	r3, #16
 80083ae:	4618      	mov	r0, r3
 80083b0:	f001 f942 	bl	8009638 <xTaskRemoveFromEventList>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d012      	beq.n	80083e0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80083ba:	4b0d      	ldr	r3, [pc, #52]	@ (80083f0 <xQueueGenericReset+0xd0>)
 80083bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083c0:	601a      	str	r2, [r3, #0]
 80083c2:	f3bf 8f4f 	dsb	sy
 80083c6:	f3bf 8f6f 	isb	sy
 80083ca:	e009      	b.n	80083e0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	3310      	adds	r3, #16
 80083d0:	4618      	mov	r0, r3
 80083d2:	f7ff fef1 	bl	80081b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	3324      	adds	r3, #36	@ 0x24
 80083da:	4618      	mov	r0, r3
 80083dc:	f7ff feec 	bl	80081b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80083e0:	f002 f8b4 	bl	800a54c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80083e4:	2301      	movs	r3, #1
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3710      	adds	r7, #16
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	e000ed04 	.word	0xe000ed04

080083f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b08e      	sub	sp, #56	@ 0x38
 80083f8:	af02      	add	r7, sp, #8
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	60b9      	str	r1, [r7, #8]
 80083fe:	607a      	str	r2, [r7, #4]
 8008400:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d10b      	bne.n	8008420 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800840c:	f383 8811 	msr	BASEPRI, r3
 8008410:	f3bf 8f6f 	isb	sy
 8008414:	f3bf 8f4f 	dsb	sy
 8008418:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800841a:	bf00      	nop
 800841c:	bf00      	nop
 800841e:	e7fd      	b.n	800841c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d10b      	bne.n	800843e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800842a:	f383 8811 	msr	BASEPRI, r3
 800842e:	f3bf 8f6f 	isb	sy
 8008432:	f3bf 8f4f 	dsb	sy
 8008436:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008438:	bf00      	nop
 800843a:	bf00      	nop
 800843c:	e7fd      	b.n	800843a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d002      	beq.n	800844a <xQueueGenericCreateStatic+0x56>
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d001      	beq.n	800844e <xQueueGenericCreateStatic+0x5a>
 800844a:	2301      	movs	r3, #1
 800844c:	e000      	b.n	8008450 <xQueueGenericCreateStatic+0x5c>
 800844e:	2300      	movs	r3, #0
 8008450:	2b00      	cmp	r3, #0
 8008452:	d10b      	bne.n	800846c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008458:	f383 8811 	msr	BASEPRI, r3
 800845c:	f3bf 8f6f 	isb	sy
 8008460:	f3bf 8f4f 	dsb	sy
 8008464:	623b      	str	r3, [r7, #32]
}
 8008466:	bf00      	nop
 8008468:	bf00      	nop
 800846a:	e7fd      	b.n	8008468 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d102      	bne.n	8008478 <xQueueGenericCreateStatic+0x84>
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d101      	bne.n	800847c <xQueueGenericCreateStatic+0x88>
 8008478:	2301      	movs	r3, #1
 800847a:	e000      	b.n	800847e <xQueueGenericCreateStatic+0x8a>
 800847c:	2300      	movs	r3, #0
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10b      	bne.n	800849a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008486:	f383 8811 	msr	BASEPRI, r3
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	f3bf 8f4f 	dsb	sy
 8008492:	61fb      	str	r3, [r7, #28]
}
 8008494:	bf00      	nop
 8008496:	bf00      	nop
 8008498:	e7fd      	b.n	8008496 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800849a:	2350      	movs	r3, #80	@ 0x50
 800849c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	2b50      	cmp	r3, #80	@ 0x50
 80084a2:	d00b      	beq.n	80084bc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80084a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a8:	f383 8811 	msr	BASEPRI, r3
 80084ac:	f3bf 8f6f 	isb	sy
 80084b0:	f3bf 8f4f 	dsb	sy
 80084b4:	61bb      	str	r3, [r7, #24]
}
 80084b6:	bf00      	nop
 80084b8:	bf00      	nop
 80084ba:	e7fd      	b.n	80084b8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80084bc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80084c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d00d      	beq.n	80084e4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80084c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80084d0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80084d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084d6:	9300      	str	r3, [sp, #0]
 80084d8:	4613      	mov	r3, r2
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	68b9      	ldr	r1, [r7, #8]
 80084de:	68f8      	ldr	r0, [r7, #12]
 80084e0:	f000 f805 	bl	80084ee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80084e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3730      	adds	r7, #48	@ 0x30
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}

080084ee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b084      	sub	sp, #16
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	60f8      	str	r0, [r7, #12]
 80084f6:	60b9      	str	r1, [r7, #8]
 80084f8:	607a      	str	r2, [r7, #4]
 80084fa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d103      	bne.n	800850a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	69ba      	ldr	r2, [r7, #24]
 8008506:	601a      	str	r2, [r3, #0]
 8008508:	e002      	b.n	8008510 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800850a:	69bb      	ldr	r3, [r7, #24]
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	68ba      	ldr	r2, [r7, #8]
 800851a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800851c:	2101      	movs	r1, #1
 800851e:	69b8      	ldr	r0, [r7, #24]
 8008520:	f7ff fefe 	bl	8008320 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008524:	69bb      	ldr	r3, [r7, #24]
 8008526:	78fa      	ldrb	r2, [r7, #3]
 8008528:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800852c:	bf00      	nop
 800852e:	3710      	adds	r7, #16
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}

08008534 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b08e      	sub	sp, #56	@ 0x38
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	607a      	str	r2, [r7, #4]
 8008540:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008542:	2300      	movs	r3, #0
 8008544:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800854a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800854c:	2b00      	cmp	r3, #0
 800854e:	d10b      	bne.n	8008568 <xQueueGenericSend+0x34>
	__asm volatile
 8008550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008554:	f383 8811 	msr	BASEPRI, r3
 8008558:	f3bf 8f6f 	isb	sy
 800855c:	f3bf 8f4f 	dsb	sy
 8008560:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008562:	bf00      	nop
 8008564:	bf00      	nop
 8008566:	e7fd      	b.n	8008564 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d103      	bne.n	8008576 <xQueueGenericSend+0x42>
 800856e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008572:	2b00      	cmp	r3, #0
 8008574:	d101      	bne.n	800857a <xQueueGenericSend+0x46>
 8008576:	2301      	movs	r3, #1
 8008578:	e000      	b.n	800857c <xQueueGenericSend+0x48>
 800857a:	2300      	movs	r3, #0
 800857c:	2b00      	cmp	r3, #0
 800857e:	d10b      	bne.n	8008598 <xQueueGenericSend+0x64>
	__asm volatile
 8008580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008584:	f383 8811 	msr	BASEPRI, r3
 8008588:	f3bf 8f6f 	isb	sy
 800858c:	f3bf 8f4f 	dsb	sy
 8008590:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008592:	bf00      	nop
 8008594:	bf00      	nop
 8008596:	e7fd      	b.n	8008594 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	2b02      	cmp	r3, #2
 800859c:	d103      	bne.n	80085a6 <xQueueGenericSend+0x72>
 800859e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d101      	bne.n	80085aa <xQueueGenericSend+0x76>
 80085a6:	2301      	movs	r3, #1
 80085a8:	e000      	b.n	80085ac <xQueueGenericSend+0x78>
 80085aa:	2300      	movs	r3, #0
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10b      	bne.n	80085c8 <xQueueGenericSend+0x94>
	__asm volatile
 80085b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b4:	f383 8811 	msr	BASEPRI, r3
 80085b8:	f3bf 8f6f 	isb	sy
 80085bc:	f3bf 8f4f 	dsb	sy
 80085c0:	623b      	str	r3, [r7, #32]
}
 80085c2:	bf00      	nop
 80085c4:	bf00      	nop
 80085c6:	e7fd      	b.n	80085c4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80085c8:	f001 fa24 	bl	8009a14 <xTaskGetSchedulerState>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d102      	bne.n	80085d8 <xQueueGenericSend+0xa4>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d101      	bne.n	80085dc <xQueueGenericSend+0xa8>
 80085d8:	2301      	movs	r3, #1
 80085da:	e000      	b.n	80085de <xQueueGenericSend+0xaa>
 80085dc:	2300      	movs	r3, #0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d10b      	bne.n	80085fa <xQueueGenericSend+0xc6>
	__asm volatile
 80085e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e6:	f383 8811 	msr	BASEPRI, r3
 80085ea:	f3bf 8f6f 	isb	sy
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	61fb      	str	r3, [r7, #28]
}
 80085f4:	bf00      	nop
 80085f6:	bf00      	nop
 80085f8:	e7fd      	b.n	80085f6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80085fa:	f001 ff75 	bl	800a4e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80085fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008600:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008606:	429a      	cmp	r2, r3
 8008608:	d302      	bcc.n	8008610 <xQueueGenericSend+0xdc>
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	2b02      	cmp	r3, #2
 800860e:	d129      	bne.n	8008664 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008610:	683a      	ldr	r2, [r7, #0]
 8008612:	68b9      	ldr	r1, [r7, #8]
 8008614:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008616:	f000 fa0f 	bl	8008a38 <prvCopyDataToQueue>
 800861a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800861c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008620:	2b00      	cmp	r3, #0
 8008622:	d010      	beq.n	8008646 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008626:	3324      	adds	r3, #36	@ 0x24
 8008628:	4618      	mov	r0, r3
 800862a:	f001 f805 	bl	8009638 <xTaskRemoveFromEventList>
 800862e:	4603      	mov	r3, r0
 8008630:	2b00      	cmp	r3, #0
 8008632:	d013      	beq.n	800865c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008634:	4b3f      	ldr	r3, [pc, #252]	@ (8008734 <xQueueGenericSend+0x200>)
 8008636:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800863a:	601a      	str	r2, [r3, #0]
 800863c:	f3bf 8f4f 	dsb	sy
 8008640:	f3bf 8f6f 	isb	sy
 8008644:	e00a      	b.n	800865c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008648:	2b00      	cmp	r3, #0
 800864a:	d007      	beq.n	800865c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800864c:	4b39      	ldr	r3, [pc, #228]	@ (8008734 <xQueueGenericSend+0x200>)
 800864e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008652:	601a      	str	r2, [r3, #0]
 8008654:	f3bf 8f4f 	dsb	sy
 8008658:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800865c:	f001 ff76 	bl	800a54c <vPortExitCritical>
				return pdPASS;
 8008660:	2301      	movs	r3, #1
 8008662:	e063      	b.n	800872c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d103      	bne.n	8008672 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800866a:	f001 ff6f 	bl	800a54c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800866e:	2300      	movs	r3, #0
 8008670:	e05c      	b.n	800872c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008674:	2b00      	cmp	r3, #0
 8008676:	d106      	bne.n	8008686 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008678:	f107 0314 	add.w	r3, r7, #20
 800867c:	4618      	mov	r0, r3
 800867e:	f001 f867 	bl	8009750 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008682:	2301      	movs	r3, #1
 8008684:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008686:	f001 ff61 	bl	800a54c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800868a:	f000 fda7 	bl	80091dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800868e:	f001 ff2b 	bl	800a4e8 <vPortEnterCritical>
 8008692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008694:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008698:	b25b      	sxtb	r3, r3
 800869a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800869e:	d103      	bne.n	80086a8 <xQueueGenericSend+0x174>
 80086a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80086ae:	b25b      	sxtb	r3, r3
 80086b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80086b4:	d103      	bne.n	80086be <xQueueGenericSend+0x18a>
 80086b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b8:	2200      	movs	r2, #0
 80086ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80086be:	f001 ff45 	bl	800a54c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80086c2:	1d3a      	adds	r2, r7, #4
 80086c4:	f107 0314 	add.w	r3, r7, #20
 80086c8:	4611      	mov	r1, r2
 80086ca:	4618      	mov	r0, r3
 80086cc:	f001 f856 	bl	800977c <xTaskCheckForTimeOut>
 80086d0:	4603      	mov	r3, r0
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d124      	bne.n	8008720 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80086d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80086d8:	f000 faa6 	bl	8008c28 <prvIsQueueFull>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d018      	beq.n	8008714 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80086e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e4:	3310      	adds	r3, #16
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	4611      	mov	r1, r2
 80086ea:	4618      	mov	r0, r3
 80086ec:	f000 ff52 	bl	8009594 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80086f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80086f2:	f000 fa31 	bl	8008b58 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80086f6:	f000 fd7f 	bl	80091f8 <xTaskResumeAll>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f47f af7c 	bne.w	80085fa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008702:	4b0c      	ldr	r3, [pc, #48]	@ (8008734 <xQueueGenericSend+0x200>)
 8008704:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008708:	601a      	str	r2, [r3, #0]
 800870a:	f3bf 8f4f 	dsb	sy
 800870e:	f3bf 8f6f 	isb	sy
 8008712:	e772      	b.n	80085fa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008714:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008716:	f000 fa1f 	bl	8008b58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800871a:	f000 fd6d 	bl	80091f8 <xTaskResumeAll>
 800871e:	e76c      	b.n	80085fa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008720:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008722:	f000 fa19 	bl	8008b58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008726:	f000 fd67 	bl	80091f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800872a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800872c:	4618      	mov	r0, r3
 800872e:	3738      	adds	r7, #56	@ 0x38
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	e000ed04 	.word	0xe000ed04

08008738 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b090      	sub	sp, #64	@ 0x40
 800873c:	af00      	add	r7, sp, #0
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	607a      	str	r2, [r7, #4]
 8008744:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800874a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800874c:	2b00      	cmp	r3, #0
 800874e:	d10b      	bne.n	8008768 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	e7fd      	b.n	8008764 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d103      	bne.n	8008776 <xQueueGenericSendFromISR+0x3e>
 800876e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008772:	2b00      	cmp	r3, #0
 8008774:	d101      	bne.n	800877a <xQueueGenericSendFromISR+0x42>
 8008776:	2301      	movs	r3, #1
 8008778:	e000      	b.n	800877c <xQueueGenericSendFromISR+0x44>
 800877a:	2300      	movs	r3, #0
 800877c:	2b00      	cmp	r3, #0
 800877e:	d10b      	bne.n	8008798 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008784:	f383 8811 	msr	BASEPRI, r3
 8008788:	f3bf 8f6f 	isb	sy
 800878c:	f3bf 8f4f 	dsb	sy
 8008790:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008792:	bf00      	nop
 8008794:	bf00      	nop
 8008796:	e7fd      	b.n	8008794 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	2b02      	cmp	r3, #2
 800879c:	d103      	bne.n	80087a6 <xQueueGenericSendFromISR+0x6e>
 800879e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d101      	bne.n	80087aa <xQueueGenericSendFromISR+0x72>
 80087a6:	2301      	movs	r3, #1
 80087a8:	e000      	b.n	80087ac <xQueueGenericSendFromISR+0x74>
 80087aa:	2300      	movs	r3, #0
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d10b      	bne.n	80087c8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80087b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	623b      	str	r3, [r7, #32]
}
 80087c2:	bf00      	nop
 80087c4:	bf00      	nop
 80087c6:	e7fd      	b.n	80087c4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80087c8:	f001 ff6e 	bl	800a6a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80087cc:	f3ef 8211 	mrs	r2, BASEPRI
 80087d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087d4:	f383 8811 	msr	BASEPRI, r3
 80087d8:	f3bf 8f6f 	isb	sy
 80087dc:	f3bf 8f4f 	dsb	sy
 80087e0:	61fa      	str	r2, [r7, #28]
 80087e2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80087e4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80087e6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80087e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d302      	bcc.n	80087fa <xQueueGenericSendFromISR+0xc2>
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	2b02      	cmp	r3, #2
 80087f8:	d12f      	bne.n	800885a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80087fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008800:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008808:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800880a:	683a      	ldr	r2, [r7, #0]
 800880c:	68b9      	ldr	r1, [r7, #8]
 800880e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008810:	f000 f912 	bl	8008a38 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008814:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008818:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800881c:	d112      	bne.n	8008844 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800881e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008822:	2b00      	cmp	r3, #0
 8008824:	d016      	beq.n	8008854 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008828:	3324      	adds	r3, #36	@ 0x24
 800882a:	4618      	mov	r0, r3
 800882c:	f000 ff04 	bl	8009638 <xTaskRemoveFromEventList>
 8008830:	4603      	mov	r3, r0
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00e      	beq.n	8008854 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00b      	beq.n	8008854 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	601a      	str	r2, [r3, #0]
 8008842:	e007      	b.n	8008854 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008844:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008848:	3301      	adds	r3, #1
 800884a:	b2db      	uxtb	r3, r3
 800884c:	b25a      	sxtb	r2, r3
 800884e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008850:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008854:	2301      	movs	r3, #1
 8008856:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008858:	e001      	b.n	800885e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800885a:	2300      	movs	r3, #0
 800885c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800885e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008860:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008868:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800886a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800886c:	4618      	mov	r0, r3
 800886e:	3740      	adds	r7, #64	@ 0x40
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b08c      	sub	sp, #48	@ 0x30
 8008878:	af00      	add	r7, sp, #0
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008880:	2300      	movs	r3, #0
 8008882:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888a:	2b00      	cmp	r3, #0
 800888c:	d10b      	bne.n	80088a6 <xQueueReceive+0x32>
	__asm volatile
 800888e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008892:	f383 8811 	msr	BASEPRI, r3
 8008896:	f3bf 8f6f 	isb	sy
 800889a:	f3bf 8f4f 	dsb	sy
 800889e:	623b      	str	r3, [r7, #32]
}
 80088a0:	bf00      	nop
 80088a2:	bf00      	nop
 80088a4:	e7fd      	b.n	80088a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d103      	bne.n	80088b4 <xQueueReceive+0x40>
 80088ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d101      	bne.n	80088b8 <xQueueReceive+0x44>
 80088b4:	2301      	movs	r3, #1
 80088b6:	e000      	b.n	80088ba <xQueueReceive+0x46>
 80088b8:	2300      	movs	r3, #0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d10b      	bne.n	80088d6 <xQueueReceive+0x62>
	__asm volatile
 80088be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c2:	f383 8811 	msr	BASEPRI, r3
 80088c6:	f3bf 8f6f 	isb	sy
 80088ca:	f3bf 8f4f 	dsb	sy
 80088ce:	61fb      	str	r3, [r7, #28]
}
 80088d0:	bf00      	nop
 80088d2:	bf00      	nop
 80088d4:	e7fd      	b.n	80088d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80088d6:	f001 f89d 	bl	8009a14 <xTaskGetSchedulerState>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d102      	bne.n	80088e6 <xQueueReceive+0x72>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d101      	bne.n	80088ea <xQueueReceive+0x76>
 80088e6:	2301      	movs	r3, #1
 80088e8:	e000      	b.n	80088ec <xQueueReceive+0x78>
 80088ea:	2300      	movs	r3, #0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10b      	bne.n	8008908 <xQueueReceive+0x94>
	__asm volatile
 80088f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088f4:	f383 8811 	msr	BASEPRI, r3
 80088f8:	f3bf 8f6f 	isb	sy
 80088fc:	f3bf 8f4f 	dsb	sy
 8008900:	61bb      	str	r3, [r7, #24]
}
 8008902:	bf00      	nop
 8008904:	bf00      	nop
 8008906:	e7fd      	b.n	8008904 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008908:	f001 fdee 	bl	800a4e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800890c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800890e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008910:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008914:	2b00      	cmp	r3, #0
 8008916:	d01f      	beq.n	8008958 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008918:	68b9      	ldr	r1, [r7, #8]
 800891a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800891c:	f000 f8f6 	bl	8008b0c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008922:	1e5a      	subs	r2, r3, #1
 8008924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008926:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892a:	691b      	ldr	r3, [r3, #16]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d00f      	beq.n	8008950 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008932:	3310      	adds	r3, #16
 8008934:	4618      	mov	r0, r3
 8008936:	f000 fe7f 	bl	8009638 <xTaskRemoveFromEventList>
 800893a:	4603      	mov	r3, r0
 800893c:	2b00      	cmp	r3, #0
 800893e:	d007      	beq.n	8008950 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008940:	4b3c      	ldr	r3, [pc, #240]	@ (8008a34 <xQueueReceive+0x1c0>)
 8008942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008946:	601a      	str	r2, [r3, #0]
 8008948:	f3bf 8f4f 	dsb	sy
 800894c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008950:	f001 fdfc 	bl	800a54c <vPortExitCritical>
				return pdPASS;
 8008954:	2301      	movs	r3, #1
 8008956:	e069      	b.n	8008a2c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d103      	bne.n	8008966 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800895e:	f001 fdf5 	bl	800a54c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008962:	2300      	movs	r3, #0
 8008964:	e062      	b.n	8008a2c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008968:	2b00      	cmp	r3, #0
 800896a:	d106      	bne.n	800897a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800896c:	f107 0310 	add.w	r3, r7, #16
 8008970:	4618      	mov	r0, r3
 8008972:	f000 feed 	bl	8009750 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008976:	2301      	movs	r3, #1
 8008978:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800897a:	f001 fde7 	bl	800a54c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800897e:	f000 fc2d 	bl	80091dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008982:	f001 fdb1 	bl	800a4e8 <vPortEnterCritical>
 8008986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008988:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800898c:	b25b      	sxtb	r3, r3
 800898e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008992:	d103      	bne.n	800899c <xQueueReceive+0x128>
 8008994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008996:	2200      	movs	r2, #0
 8008998:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800899c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800899e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089a2:	b25b      	sxtb	r3, r3
 80089a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089a8:	d103      	bne.n	80089b2 <xQueueReceive+0x13e>
 80089aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ac:	2200      	movs	r2, #0
 80089ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089b2:	f001 fdcb 	bl	800a54c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80089b6:	1d3a      	adds	r2, r7, #4
 80089b8:	f107 0310 	add.w	r3, r7, #16
 80089bc:	4611      	mov	r1, r2
 80089be:	4618      	mov	r0, r3
 80089c0:	f000 fedc 	bl	800977c <xTaskCheckForTimeOut>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d123      	bne.n	8008a12 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089cc:	f000 f916 	bl	8008bfc <prvIsQueueEmpty>
 80089d0:	4603      	mov	r3, r0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d017      	beq.n	8008a06 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80089d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d8:	3324      	adds	r3, #36	@ 0x24
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	4611      	mov	r1, r2
 80089de:	4618      	mov	r0, r3
 80089e0:	f000 fdd8 	bl	8009594 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80089e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089e6:	f000 f8b7 	bl	8008b58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80089ea:	f000 fc05 	bl	80091f8 <xTaskResumeAll>
 80089ee:	4603      	mov	r3, r0
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d189      	bne.n	8008908 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80089f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008a34 <xQueueReceive+0x1c0>)
 80089f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089fa:	601a      	str	r2, [r3, #0]
 80089fc:	f3bf 8f4f 	dsb	sy
 8008a00:	f3bf 8f6f 	isb	sy
 8008a04:	e780      	b.n	8008908 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008a06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a08:	f000 f8a6 	bl	8008b58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a0c:	f000 fbf4 	bl	80091f8 <xTaskResumeAll>
 8008a10:	e77a      	b.n	8008908 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008a12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a14:	f000 f8a0 	bl	8008b58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a18:	f000 fbee 	bl	80091f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a1e:	f000 f8ed 	bl	8008bfc <prvIsQueueEmpty>
 8008a22:	4603      	mov	r3, r0
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	f43f af6f 	beq.w	8008908 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008a2a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3730      	adds	r7, #48	@ 0x30
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	e000ed04 	.word	0xe000ed04

08008a38 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b086      	sub	sp, #24
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	60f8      	str	r0, [r7, #12]
 8008a40:	60b9      	str	r1, [r7, #8]
 8008a42:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008a44:	2300      	movs	r3, #0
 8008a46:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a4c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d10d      	bne.n	8008a72 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d14d      	bne.n	8008afa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	4618      	mov	r0, r3
 8008a64:	f000 fff4 	bl	8009a50 <xTaskPriorityDisinherit>
 8008a68:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	609a      	str	r2, [r3, #8]
 8008a70:	e043      	b.n	8008afa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d119      	bne.n	8008aac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	6858      	ldr	r0, [r3, #4]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a80:	461a      	mov	r2, r3
 8008a82:	68b9      	ldr	r1, [r7, #8]
 8008a84:	f014 f99d 	bl	801cdc2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	685a      	ldr	r2, [r3, #4]
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a90:	441a      	add	r2, r3
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	685a      	ldr	r2, [r3, #4]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d32b      	bcc.n	8008afa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	605a      	str	r2, [r3, #4]
 8008aaa:	e026      	b.n	8008afa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	68d8      	ldr	r0, [r3, #12]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	68b9      	ldr	r1, [r7, #8]
 8008ab8:	f014 f983 	bl	801cdc2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	68da      	ldr	r2, [r3, #12]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ac4:	425b      	negs	r3, r3
 8008ac6:	441a      	add	r2, r3
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	68da      	ldr	r2, [r3, #12]
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	d207      	bcs.n	8008ae8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	689a      	ldr	r2, [r3, #8]
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ae0:	425b      	negs	r3, r3
 8008ae2:	441a      	add	r2, r3
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2b02      	cmp	r3, #2
 8008aec:	d105      	bne.n	8008afa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d002      	beq.n	8008afa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	3b01      	subs	r3, #1
 8008af8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	1c5a      	adds	r2, r3, #1
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008b02:	697b      	ldr	r3, [r7, #20]
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3718      	adds	r7, #24
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d018      	beq.n	8008b50 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	68da      	ldr	r2, [r3, #12]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b26:	441a      	add	r2, r3
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	68da      	ldr	r2, [r3, #12]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	689b      	ldr	r3, [r3, #8]
 8008b34:	429a      	cmp	r2, r3
 8008b36:	d303      	bcc.n	8008b40 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	68d9      	ldr	r1, [r3, #12]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b48:	461a      	mov	r2, r3
 8008b4a:	6838      	ldr	r0, [r7, #0]
 8008b4c:	f014 f939 	bl	801cdc2 <memcpy>
	}
}
 8008b50:	bf00      	nop
 8008b52:	3708      	adds	r7, #8
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008b60:	f001 fcc2 	bl	800a4e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b6a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b6c:	e011      	b.n	8008b92 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d012      	beq.n	8008b9c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	3324      	adds	r3, #36	@ 0x24
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f000 fd5c 	bl	8009638 <xTaskRemoveFromEventList>
 8008b80:	4603      	mov	r3, r0
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d001      	beq.n	8008b8a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008b86:	f000 fe5d 	bl	8009844 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008b8a:	7bfb      	ldrb	r3, [r7, #15]
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	dce9      	bgt.n	8008b6e <prvUnlockQueue+0x16>
 8008b9a:	e000      	b.n	8008b9e <prvUnlockQueue+0x46>
					break;
 8008b9c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	22ff      	movs	r2, #255	@ 0xff
 8008ba2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008ba6:	f001 fcd1 	bl	800a54c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008baa:	f001 fc9d 	bl	800a4e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008bb4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bb6:	e011      	b.n	8008bdc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	691b      	ldr	r3, [r3, #16]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d012      	beq.n	8008be6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	3310      	adds	r3, #16
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f000 fd37 	bl	8009638 <xTaskRemoveFromEventList>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d001      	beq.n	8008bd4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008bd0:	f000 fe38 	bl	8009844 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008bd4:	7bbb      	ldrb	r3, [r7, #14]
 8008bd6:	3b01      	subs	r3, #1
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bdc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	dce9      	bgt.n	8008bb8 <prvUnlockQueue+0x60>
 8008be4:	e000      	b.n	8008be8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008be6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	22ff      	movs	r2, #255	@ 0xff
 8008bec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008bf0:	f001 fcac 	bl	800a54c <vPortExitCritical>
}
 8008bf4:	bf00      	nop
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c04:	f001 fc70 	bl	800a4e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d102      	bne.n	8008c16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008c10:	2301      	movs	r3, #1
 8008c12:	60fb      	str	r3, [r7, #12]
 8008c14:	e001      	b.n	8008c1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008c16:	2300      	movs	r3, #0
 8008c18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c1a:	f001 fc97 	bl	800a54c <vPortExitCritical>

	return xReturn;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3710      	adds	r7, #16
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b084      	sub	sp, #16
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c30:	f001 fc5a 	bl	800a4e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d102      	bne.n	8008c46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008c40:	2301      	movs	r3, #1
 8008c42:	60fb      	str	r3, [r7, #12]
 8008c44:	e001      	b.n	8008c4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008c46:	2300      	movs	r3, #0
 8008c48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c4a:	f001 fc7f 	bl	800a54c <vPortExitCritical>

	return xReturn;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3710      	adds	r7, #16
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008c58:	b480      	push	{r7}
 8008c5a:	b085      	sub	sp, #20
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c62:	2300      	movs	r3, #0
 8008c64:	60fb      	str	r3, [r7, #12]
 8008c66:	e014      	b.n	8008c92 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008c68:	4a0f      	ldr	r2, [pc, #60]	@ (8008ca8 <vQueueAddToRegistry+0x50>)
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d10b      	bne.n	8008c8c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008c74:	490c      	ldr	r1, [pc, #48]	@ (8008ca8 <vQueueAddToRegistry+0x50>)
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	683a      	ldr	r2, [r7, #0]
 8008c7a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8008ca8 <vQueueAddToRegistry+0x50>)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	00db      	lsls	r3, r3, #3
 8008c84:	4413      	add	r3, r2
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008c8a:	e006      	b.n	8008c9a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	3301      	adds	r3, #1
 8008c90:	60fb      	str	r3, [r7, #12]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2b07      	cmp	r3, #7
 8008c96:	d9e7      	bls.n	8008c68 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008c98:	bf00      	nop
 8008c9a:	bf00      	nop
 8008c9c:	3714      	adds	r7, #20
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	20007f10 	.word	0x20007f10

08008cac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b086      	sub	sp, #24
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	60f8      	str	r0, [r7, #12]
 8008cb4:	60b9      	str	r1, [r7, #8]
 8008cb6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008cbc:	f001 fc14 	bl	800a4e8 <vPortEnterCritical>
 8008cc0:	697b      	ldr	r3, [r7, #20]
 8008cc2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008cc6:	b25b      	sxtb	r3, r3
 8008cc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ccc:	d103      	bne.n	8008cd6 <vQueueWaitForMessageRestricted+0x2a>
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008cdc:	b25b      	sxtb	r3, r3
 8008cde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ce2:	d103      	bne.n	8008cec <vQueueWaitForMessageRestricted+0x40>
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008cec:	f001 fc2e 	bl	800a54c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d106      	bne.n	8008d06 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	3324      	adds	r3, #36	@ 0x24
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	68b9      	ldr	r1, [r7, #8]
 8008d00:	4618      	mov	r0, r3
 8008d02:	f000 fc6d 	bl	80095e0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008d06:	6978      	ldr	r0, [r7, #20]
 8008d08:	f7ff ff26 	bl	8008b58 <prvUnlockQueue>
	}
 8008d0c:	bf00      	nop
 8008d0e:	3718      	adds	r7, #24
 8008d10:	46bd      	mov	sp, r7
 8008d12:	bd80      	pop	{r7, pc}

08008d14 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b08e      	sub	sp, #56	@ 0x38
 8008d18:	af04      	add	r7, sp, #16
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
 8008d20:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d10b      	bne.n	8008d40 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d2c:	f383 8811 	msr	BASEPRI, r3
 8008d30:	f3bf 8f6f 	isb	sy
 8008d34:	f3bf 8f4f 	dsb	sy
 8008d38:	623b      	str	r3, [r7, #32]
}
 8008d3a:	bf00      	nop
 8008d3c:	bf00      	nop
 8008d3e:	e7fd      	b.n	8008d3c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d10b      	bne.n	8008d5e <xTaskCreateStatic+0x4a>
	__asm volatile
 8008d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4a:	f383 8811 	msr	BASEPRI, r3
 8008d4e:	f3bf 8f6f 	isb	sy
 8008d52:	f3bf 8f4f 	dsb	sy
 8008d56:	61fb      	str	r3, [r7, #28]
}
 8008d58:	bf00      	nop
 8008d5a:	bf00      	nop
 8008d5c:	e7fd      	b.n	8008d5a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008d5e:	23a8      	movs	r3, #168	@ 0xa8
 8008d60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	2ba8      	cmp	r3, #168	@ 0xa8
 8008d66:	d00b      	beq.n	8008d80 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6c:	f383 8811 	msr	BASEPRI, r3
 8008d70:	f3bf 8f6f 	isb	sy
 8008d74:	f3bf 8f4f 	dsb	sy
 8008d78:	61bb      	str	r3, [r7, #24]
}
 8008d7a:	bf00      	nop
 8008d7c:	bf00      	nop
 8008d7e:	e7fd      	b.n	8008d7c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008d80:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d01e      	beq.n	8008dc6 <xTaskCreateStatic+0xb2>
 8008d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d01b      	beq.n	8008dc6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d90:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d96:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9a:	2202      	movs	r2, #2
 8008d9c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008da0:	2300      	movs	r3, #0
 8008da2:	9303      	str	r3, [sp, #12]
 8008da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da6:	9302      	str	r3, [sp, #8]
 8008da8:	f107 0314 	add.w	r3, r7, #20
 8008dac:	9301      	str	r3, [sp, #4]
 8008dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	68b9      	ldr	r1, [r7, #8]
 8008db8:	68f8      	ldr	r0, [r7, #12]
 8008dba:	f000 f851 	bl	8008e60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008dbe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008dc0:	f000 f8f6 	bl	8008fb0 <prvAddNewTaskToReadyList>
 8008dc4:	e001      	b.n	8008dca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008dca:	697b      	ldr	r3, [r7, #20]
	}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3728      	adds	r7, #40	@ 0x28
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b08c      	sub	sp, #48	@ 0x30
 8008dd8:	af04      	add	r7, sp, #16
 8008dda:	60f8      	str	r0, [r7, #12]
 8008ddc:	60b9      	str	r1, [r7, #8]
 8008dde:	603b      	str	r3, [r7, #0]
 8008de0:	4613      	mov	r3, r2
 8008de2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008de4:	88fb      	ldrh	r3, [r7, #6]
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	4618      	mov	r0, r3
 8008dea:	f001 fc9f 	bl	800a72c <pvPortMalloc>
 8008dee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d00e      	beq.n	8008e14 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008df6:	20a8      	movs	r0, #168	@ 0xa8
 8008df8:	f001 fc98 	bl	800a72c <pvPortMalloc>
 8008dfc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d003      	beq.n	8008e0c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	631a      	str	r2, [r3, #48]	@ 0x30
 8008e0a:	e005      	b.n	8008e18 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008e0c:	6978      	ldr	r0, [r7, #20]
 8008e0e:	f001 fd5b 	bl	800a8c8 <vPortFree>
 8008e12:	e001      	b.n	8008e18 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008e14:	2300      	movs	r3, #0
 8008e16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008e18:	69fb      	ldr	r3, [r7, #28]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d017      	beq.n	8008e4e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008e1e:	69fb      	ldr	r3, [r7, #28]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008e26:	88fa      	ldrh	r2, [r7, #6]
 8008e28:	2300      	movs	r3, #0
 8008e2a:	9303      	str	r3, [sp, #12]
 8008e2c:	69fb      	ldr	r3, [r7, #28]
 8008e2e:	9302      	str	r3, [sp, #8]
 8008e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e32:	9301      	str	r3, [sp, #4]
 8008e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e36:	9300      	str	r3, [sp, #0]
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	68b9      	ldr	r1, [r7, #8]
 8008e3c:	68f8      	ldr	r0, [r7, #12]
 8008e3e:	f000 f80f 	bl	8008e60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e42:	69f8      	ldr	r0, [r7, #28]
 8008e44:	f000 f8b4 	bl	8008fb0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	61bb      	str	r3, [r7, #24]
 8008e4c:	e002      	b.n	8008e54 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008e4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008e52:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008e54:	69bb      	ldr	r3, [r7, #24]
	}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3720      	adds	r7, #32
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
	...

08008e60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b088      	sub	sp, #32
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	607a      	str	r2, [r7, #4]
 8008e6c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e70:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	461a      	mov	r2, r3
 8008e78:	21a5      	movs	r1, #165	@ 0xa5
 8008e7a:	f013 fe69 	bl	801cb50 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008e88:	3b01      	subs	r3, #1
 8008e8a:	009b      	lsls	r3, r3, #2
 8008e8c:	4413      	add	r3, r2
 8008e8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008e90:	69bb      	ldr	r3, [r7, #24]
 8008e92:	f023 0307 	bic.w	r3, r3, #7
 8008e96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008e98:	69bb      	ldr	r3, [r7, #24]
 8008e9a:	f003 0307 	and.w	r3, r3, #7
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d00b      	beq.n	8008eba <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea6:	f383 8811 	msr	BASEPRI, r3
 8008eaa:	f3bf 8f6f 	isb	sy
 8008eae:	f3bf 8f4f 	dsb	sy
 8008eb2:	617b      	str	r3, [r7, #20]
}
 8008eb4:	bf00      	nop
 8008eb6:	bf00      	nop
 8008eb8:	e7fd      	b.n	8008eb6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d01f      	beq.n	8008f00 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	61fb      	str	r3, [r7, #28]
 8008ec4:	e012      	b.n	8008eec <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008ec6:	68ba      	ldr	r2, [r7, #8]
 8008ec8:	69fb      	ldr	r3, [r7, #28]
 8008eca:	4413      	add	r3, r2
 8008ecc:	7819      	ldrb	r1, [r3, #0]
 8008ece:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	3334      	adds	r3, #52	@ 0x34
 8008ed6:	460a      	mov	r2, r1
 8008ed8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008eda:	68ba      	ldr	r2, [r7, #8]
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	4413      	add	r3, r2
 8008ee0:	781b      	ldrb	r3, [r3, #0]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d006      	beq.n	8008ef4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ee6:	69fb      	ldr	r3, [r7, #28]
 8008ee8:	3301      	adds	r3, #1
 8008eea:	61fb      	str	r3, [r7, #28]
 8008eec:	69fb      	ldr	r3, [r7, #28]
 8008eee:	2b0f      	cmp	r3, #15
 8008ef0:	d9e9      	bls.n	8008ec6 <prvInitialiseNewTask+0x66>
 8008ef2:	e000      	b.n	8008ef6 <prvInitialiseNewTask+0x96>
			{
				break;
 8008ef4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef8:	2200      	movs	r2, #0
 8008efa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008efe:	e003      	b.n	8008f08 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f0a:	2b37      	cmp	r3, #55	@ 0x37
 8008f0c:	d901      	bls.n	8008f12 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008f0e:	2337      	movs	r3, #55	@ 0x37
 8008f10:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f16:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f1c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f20:	2200      	movs	r2, #0
 8008f22:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f26:	3304      	adds	r3, #4
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f7ff f965 	bl	80081f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f30:	3318      	adds	r3, #24
 8008f32:	4618      	mov	r0, r3
 8008f34:	f7ff f960 	bl	80081f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f3c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f40:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f46:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f4c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f50:	2200      	movs	r2, #0
 8008f52:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f58:	2200      	movs	r2, #0
 8008f5a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f60:	3354      	adds	r3, #84	@ 0x54
 8008f62:	224c      	movs	r2, #76	@ 0x4c
 8008f64:	2100      	movs	r1, #0
 8008f66:	4618      	mov	r0, r3
 8008f68:	f013 fdf2 	bl	801cb50 <memset>
 8008f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6e:	4a0d      	ldr	r2, [pc, #52]	@ (8008fa4 <prvInitialiseNewTask+0x144>)
 8008f70:	659a      	str	r2, [r3, #88]	@ 0x58
 8008f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f74:	4a0c      	ldr	r2, [pc, #48]	@ (8008fa8 <prvInitialiseNewTask+0x148>)
 8008f76:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7a:	4a0c      	ldr	r2, [pc, #48]	@ (8008fac <prvInitialiseNewTask+0x14c>)
 8008f7c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008f7e:	683a      	ldr	r2, [r7, #0]
 8008f80:	68f9      	ldr	r1, [r7, #12]
 8008f82:	69b8      	ldr	r0, [r7, #24]
 8008f84:	f001 f982 	bl	800a28c <pxPortInitialiseStack>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d002      	beq.n	8008f9a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f9a:	bf00      	nop
 8008f9c:	3720      	adds	r7, #32
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}
 8008fa2:	bf00      	nop
 8008fa4:	2001175c 	.word	0x2001175c
 8008fa8:	200117c4 	.word	0x200117c4
 8008fac:	2001182c 	.word	0x2001182c

08008fb0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b082      	sub	sp, #8
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008fb8:	f001 fa96 	bl	800a4e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8009074 <prvAddNewTaskToReadyList+0xc4>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	4a2c      	ldr	r2, [pc, #176]	@ (8009074 <prvAddNewTaskToReadyList+0xc4>)
 8008fc4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008fc6:	4b2c      	ldr	r3, [pc, #176]	@ (8009078 <prvAddNewTaskToReadyList+0xc8>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d109      	bne.n	8008fe2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008fce:	4a2a      	ldr	r2, [pc, #168]	@ (8009078 <prvAddNewTaskToReadyList+0xc8>)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008fd4:	4b27      	ldr	r3, [pc, #156]	@ (8009074 <prvAddNewTaskToReadyList+0xc4>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d110      	bne.n	8008ffe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008fdc:	f000 fc56 	bl	800988c <prvInitialiseTaskLists>
 8008fe0:	e00d      	b.n	8008ffe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008fe2:	4b26      	ldr	r3, [pc, #152]	@ (800907c <prvAddNewTaskToReadyList+0xcc>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d109      	bne.n	8008ffe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008fea:	4b23      	ldr	r3, [pc, #140]	@ (8009078 <prvAddNewTaskToReadyList+0xc8>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d802      	bhi.n	8008ffe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ff8:	4a1f      	ldr	r2, [pc, #124]	@ (8009078 <prvAddNewTaskToReadyList+0xc8>)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008ffe:	4b20      	ldr	r3, [pc, #128]	@ (8009080 <prvAddNewTaskToReadyList+0xd0>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3301      	adds	r3, #1
 8009004:	4a1e      	ldr	r2, [pc, #120]	@ (8009080 <prvAddNewTaskToReadyList+0xd0>)
 8009006:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009008:	4b1d      	ldr	r3, [pc, #116]	@ (8009080 <prvAddNewTaskToReadyList+0xd0>)
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009014:	4b1b      	ldr	r3, [pc, #108]	@ (8009084 <prvAddNewTaskToReadyList+0xd4>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	429a      	cmp	r2, r3
 800901a:	d903      	bls.n	8009024 <prvAddNewTaskToReadyList+0x74>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009020:	4a18      	ldr	r2, [pc, #96]	@ (8009084 <prvAddNewTaskToReadyList+0xd4>)
 8009022:	6013      	str	r3, [r2, #0]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009028:	4613      	mov	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	4413      	add	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	4a15      	ldr	r2, [pc, #84]	@ (8009088 <prvAddNewTaskToReadyList+0xd8>)
 8009032:	441a      	add	r2, r3
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	3304      	adds	r3, #4
 8009038:	4619      	mov	r1, r3
 800903a:	4610      	mov	r0, r2
 800903c:	f7ff f8e9 	bl	8008212 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009040:	f001 fa84 	bl	800a54c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009044:	4b0d      	ldr	r3, [pc, #52]	@ (800907c <prvAddNewTaskToReadyList+0xcc>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d00e      	beq.n	800906a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800904c:	4b0a      	ldr	r3, [pc, #40]	@ (8009078 <prvAddNewTaskToReadyList+0xc8>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009056:	429a      	cmp	r2, r3
 8009058:	d207      	bcs.n	800906a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800905a:	4b0c      	ldr	r3, [pc, #48]	@ (800908c <prvAddNewTaskToReadyList+0xdc>)
 800905c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009060:	601a      	str	r2, [r3, #0]
 8009062:	f3bf 8f4f 	dsb	sy
 8009066:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800906a:	bf00      	nop
 800906c:	3708      	adds	r7, #8
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
 8009072:	bf00      	nop
 8009074:	20008424 	.word	0x20008424
 8009078:	20007f50 	.word	0x20007f50
 800907c:	20008430 	.word	0x20008430
 8009080:	20008440 	.word	0x20008440
 8009084:	2000842c 	.word	0x2000842c
 8009088:	20007f54 	.word	0x20007f54
 800908c:	e000ed04 	.word	0xe000ed04

08009090 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009098:	2300      	movs	r3, #0
 800909a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d018      	beq.n	80090d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80090a2:	4b14      	ldr	r3, [pc, #80]	@ (80090f4 <vTaskDelay+0x64>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d00b      	beq.n	80090c2 <vTaskDelay+0x32>
	__asm volatile
 80090aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ae:	f383 8811 	msr	BASEPRI, r3
 80090b2:	f3bf 8f6f 	isb	sy
 80090b6:	f3bf 8f4f 	dsb	sy
 80090ba:	60bb      	str	r3, [r7, #8]
}
 80090bc:	bf00      	nop
 80090be:	bf00      	nop
 80090c0:	e7fd      	b.n	80090be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80090c2:	f000 f88b 	bl	80091dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80090c6:	2100      	movs	r1, #0
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f000 fd31 	bl	8009b30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80090ce:	f000 f893 	bl	80091f8 <xTaskResumeAll>
 80090d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d107      	bne.n	80090ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80090da:	4b07      	ldr	r3, [pc, #28]	@ (80090f8 <vTaskDelay+0x68>)
 80090dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090e0:	601a      	str	r2, [r3, #0]
 80090e2:	f3bf 8f4f 	dsb	sy
 80090e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80090ea:	bf00      	nop
 80090ec:	3710      	adds	r7, #16
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
 80090f2:	bf00      	nop
 80090f4:	2000844c 	.word	0x2000844c
 80090f8:	e000ed04 	.word	0xe000ed04

080090fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b08a      	sub	sp, #40	@ 0x28
 8009100:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009102:	2300      	movs	r3, #0
 8009104:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009106:	2300      	movs	r3, #0
 8009108:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800910a:	463a      	mov	r2, r7
 800910c:	1d39      	adds	r1, r7, #4
 800910e:	f107 0308 	add.w	r3, r7, #8
 8009112:	4618      	mov	r0, r3
 8009114:	f7ff f81c 	bl	8008150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009118:	6839      	ldr	r1, [r7, #0]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	68ba      	ldr	r2, [r7, #8]
 800911e:	9202      	str	r2, [sp, #8]
 8009120:	9301      	str	r3, [sp, #4]
 8009122:	2300      	movs	r3, #0
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	2300      	movs	r3, #0
 8009128:	460a      	mov	r2, r1
 800912a:	4924      	ldr	r1, [pc, #144]	@ (80091bc <vTaskStartScheduler+0xc0>)
 800912c:	4824      	ldr	r0, [pc, #144]	@ (80091c0 <vTaskStartScheduler+0xc4>)
 800912e:	f7ff fdf1 	bl	8008d14 <xTaskCreateStatic>
 8009132:	4603      	mov	r3, r0
 8009134:	4a23      	ldr	r2, [pc, #140]	@ (80091c4 <vTaskStartScheduler+0xc8>)
 8009136:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009138:	4b22      	ldr	r3, [pc, #136]	@ (80091c4 <vTaskStartScheduler+0xc8>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d002      	beq.n	8009146 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009140:	2301      	movs	r3, #1
 8009142:	617b      	str	r3, [r7, #20]
 8009144:	e001      	b.n	800914a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009146:	2300      	movs	r3, #0
 8009148:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d102      	bne.n	8009156 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009150:	f000 fd42 	bl	8009bd8 <xTimerCreateTimerTask>
 8009154:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	2b01      	cmp	r3, #1
 800915a:	d11b      	bne.n	8009194 <vTaskStartScheduler+0x98>
	__asm volatile
 800915c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009160:	f383 8811 	msr	BASEPRI, r3
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	f3bf 8f4f 	dsb	sy
 800916c:	613b      	str	r3, [r7, #16]
}
 800916e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009170:	4b15      	ldr	r3, [pc, #84]	@ (80091c8 <vTaskStartScheduler+0xcc>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	3354      	adds	r3, #84	@ 0x54
 8009176:	4a15      	ldr	r2, [pc, #84]	@ (80091cc <vTaskStartScheduler+0xd0>)
 8009178:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800917a:	4b15      	ldr	r3, [pc, #84]	@ (80091d0 <vTaskStartScheduler+0xd4>)
 800917c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009180:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009182:	4b14      	ldr	r3, [pc, #80]	@ (80091d4 <vTaskStartScheduler+0xd8>)
 8009184:	2201      	movs	r2, #1
 8009186:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009188:	4b13      	ldr	r3, [pc, #76]	@ (80091d8 <vTaskStartScheduler+0xdc>)
 800918a:	2200      	movs	r2, #0
 800918c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800918e:	f001 f907 	bl	800a3a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009192:	e00f      	b.n	80091b4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800919a:	d10b      	bne.n	80091b4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800919c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091a0:	f383 8811 	msr	BASEPRI, r3
 80091a4:	f3bf 8f6f 	isb	sy
 80091a8:	f3bf 8f4f 	dsb	sy
 80091ac:	60fb      	str	r3, [r7, #12]
}
 80091ae:	bf00      	nop
 80091b0:	bf00      	nop
 80091b2:	e7fd      	b.n	80091b0 <vTaskStartScheduler+0xb4>
}
 80091b4:	bf00      	nop
 80091b6:	3718      	adds	r7, #24
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	0801f2e0 	.word	0x0801f2e0
 80091c0:	0800985d 	.word	0x0800985d
 80091c4:	20008448 	.word	0x20008448
 80091c8:	20007f50 	.word	0x20007f50
 80091cc:	20002ec8 	.word	0x20002ec8
 80091d0:	20008444 	.word	0x20008444
 80091d4:	20008430 	.word	0x20008430
 80091d8:	20008428 	.word	0x20008428

080091dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80091dc:	b480      	push	{r7}
 80091de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80091e0:	4b04      	ldr	r3, [pc, #16]	@ (80091f4 <vTaskSuspendAll+0x18>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	3301      	adds	r3, #1
 80091e6:	4a03      	ldr	r2, [pc, #12]	@ (80091f4 <vTaskSuspendAll+0x18>)
 80091e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80091ea:	bf00      	nop
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr
 80091f4:	2000844c 	.word	0x2000844c

080091f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80091fe:	2300      	movs	r3, #0
 8009200:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009202:	2300      	movs	r3, #0
 8009204:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009206:	4b42      	ldr	r3, [pc, #264]	@ (8009310 <xTaskResumeAll+0x118>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d10b      	bne.n	8009226 <xTaskResumeAll+0x2e>
	__asm volatile
 800920e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009212:	f383 8811 	msr	BASEPRI, r3
 8009216:	f3bf 8f6f 	isb	sy
 800921a:	f3bf 8f4f 	dsb	sy
 800921e:	603b      	str	r3, [r7, #0]
}
 8009220:	bf00      	nop
 8009222:	bf00      	nop
 8009224:	e7fd      	b.n	8009222 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009226:	f001 f95f 	bl	800a4e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800922a:	4b39      	ldr	r3, [pc, #228]	@ (8009310 <xTaskResumeAll+0x118>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	3b01      	subs	r3, #1
 8009230:	4a37      	ldr	r2, [pc, #220]	@ (8009310 <xTaskResumeAll+0x118>)
 8009232:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009234:	4b36      	ldr	r3, [pc, #216]	@ (8009310 <xTaskResumeAll+0x118>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d162      	bne.n	8009302 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800923c:	4b35      	ldr	r3, [pc, #212]	@ (8009314 <xTaskResumeAll+0x11c>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d05e      	beq.n	8009302 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009244:	e02f      	b.n	80092a6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009246:	4b34      	ldr	r3, [pc, #208]	@ (8009318 <xTaskResumeAll+0x120>)
 8009248:	68db      	ldr	r3, [r3, #12]
 800924a:	68db      	ldr	r3, [r3, #12]
 800924c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	3318      	adds	r3, #24
 8009252:	4618      	mov	r0, r3
 8009254:	f7ff f83a 	bl	80082cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	3304      	adds	r3, #4
 800925c:	4618      	mov	r0, r3
 800925e:	f7ff f835 	bl	80082cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009266:	4b2d      	ldr	r3, [pc, #180]	@ (800931c <xTaskResumeAll+0x124>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	429a      	cmp	r2, r3
 800926c:	d903      	bls.n	8009276 <xTaskResumeAll+0x7e>
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009272:	4a2a      	ldr	r2, [pc, #168]	@ (800931c <xTaskResumeAll+0x124>)
 8009274:	6013      	str	r3, [r2, #0]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800927a:	4613      	mov	r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	4413      	add	r3, r2
 8009280:	009b      	lsls	r3, r3, #2
 8009282:	4a27      	ldr	r2, [pc, #156]	@ (8009320 <xTaskResumeAll+0x128>)
 8009284:	441a      	add	r2, r3
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	3304      	adds	r3, #4
 800928a:	4619      	mov	r1, r3
 800928c:	4610      	mov	r0, r2
 800928e:	f7fe ffc0 	bl	8008212 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009296:	4b23      	ldr	r3, [pc, #140]	@ (8009324 <xTaskResumeAll+0x12c>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800929c:	429a      	cmp	r2, r3
 800929e:	d302      	bcc.n	80092a6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80092a0:	4b21      	ldr	r3, [pc, #132]	@ (8009328 <xTaskResumeAll+0x130>)
 80092a2:	2201      	movs	r2, #1
 80092a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092a6:	4b1c      	ldr	r3, [pc, #112]	@ (8009318 <xTaskResumeAll+0x120>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d1cb      	bne.n	8009246 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d001      	beq.n	80092b8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80092b4:	f000 fb8e 	bl	80099d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80092b8:	4b1c      	ldr	r3, [pc, #112]	@ (800932c <xTaskResumeAll+0x134>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d010      	beq.n	80092e6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80092c4:	f000 f846 	bl	8009354 <xTaskIncrementTick>
 80092c8:	4603      	mov	r3, r0
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d002      	beq.n	80092d4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80092ce:	4b16      	ldr	r3, [pc, #88]	@ (8009328 <xTaskResumeAll+0x130>)
 80092d0:	2201      	movs	r2, #1
 80092d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	3b01      	subs	r3, #1
 80092d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d1f1      	bne.n	80092c4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80092e0:	4b12      	ldr	r3, [pc, #72]	@ (800932c <xTaskResumeAll+0x134>)
 80092e2:	2200      	movs	r2, #0
 80092e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80092e6:	4b10      	ldr	r3, [pc, #64]	@ (8009328 <xTaskResumeAll+0x130>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d009      	beq.n	8009302 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80092ee:	2301      	movs	r3, #1
 80092f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80092f2:	4b0f      	ldr	r3, [pc, #60]	@ (8009330 <xTaskResumeAll+0x138>)
 80092f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092f8:	601a      	str	r2, [r3, #0]
 80092fa:	f3bf 8f4f 	dsb	sy
 80092fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009302:	f001 f923 	bl	800a54c <vPortExitCritical>

	return xAlreadyYielded;
 8009306:	68bb      	ldr	r3, [r7, #8]
}
 8009308:	4618      	mov	r0, r3
 800930a:	3710      	adds	r7, #16
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}
 8009310:	2000844c 	.word	0x2000844c
 8009314:	20008424 	.word	0x20008424
 8009318:	200083e4 	.word	0x200083e4
 800931c:	2000842c 	.word	0x2000842c
 8009320:	20007f54 	.word	0x20007f54
 8009324:	20007f50 	.word	0x20007f50
 8009328:	20008438 	.word	0x20008438
 800932c:	20008434 	.word	0x20008434
 8009330:	e000ed04 	.word	0xe000ed04

08009334 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009334:	b480      	push	{r7}
 8009336:	b083      	sub	sp, #12
 8009338:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800933a:	4b05      	ldr	r3, [pc, #20]	@ (8009350 <xTaskGetTickCount+0x1c>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009340:	687b      	ldr	r3, [r7, #4]
}
 8009342:	4618      	mov	r0, r3
 8009344:	370c      	adds	r7, #12
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	20008428 	.word	0x20008428

08009354 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b086      	sub	sp, #24
 8009358:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800935a:	2300      	movs	r3, #0
 800935c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800935e:	4b4f      	ldr	r3, [pc, #316]	@ (800949c <xTaskIncrementTick+0x148>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	2b00      	cmp	r3, #0
 8009364:	f040 8090 	bne.w	8009488 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009368:	4b4d      	ldr	r3, [pc, #308]	@ (80094a0 <xTaskIncrementTick+0x14c>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	3301      	adds	r3, #1
 800936e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009370:	4a4b      	ldr	r2, [pc, #300]	@ (80094a0 <xTaskIncrementTick+0x14c>)
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d121      	bne.n	80093c0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800937c:	4b49      	ldr	r3, [pc, #292]	@ (80094a4 <xTaskIncrementTick+0x150>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00b      	beq.n	800939e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800938a:	f383 8811 	msr	BASEPRI, r3
 800938e:	f3bf 8f6f 	isb	sy
 8009392:	f3bf 8f4f 	dsb	sy
 8009396:	603b      	str	r3, [r7, #0]
}
 8009398:	bf00      	nop
 800939a:	bf00      	nop
 800939c:	e7fd      	b.n	800939a <xTaskIncrementTick+0x46>
 800939e:	4b41      	ldr	r3, [pc, #260]	@ (80094a4 <xTaskIncrementTick+0x150>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	60fb      	str	r3, [r7, #12]
 80093a4:	4b40      	ldr	r3, [pc, #256]	@ (80094a8 <xTaskIncrementTick+0x154>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a3e      	ldr	r2, [pc, #248]	@ (80094a4 <xTaskIncrementTick+0x150>)
 80093aa:	6013      	str	r3, [r2, #0]
 80093ac:	4a3e      	ldr	r2, [pc, #248]	@ (80094a8 <xTaskIncrementTick+0x154>)
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	6013      	str	r3, [r2, #0]
 80093b2:	4b3e      	ldr	r3, [pc, #248]	@ (80094ac <xTaskIncrementTick+0x158>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	3301      	adds	r3, #1
 80093b8:	4a3c      	ldr	r2, [pc, #240]	@ (80094ac <xTaskIncrementTick+0x158>)
 80093ba:	6013      	str	r3, [r2, #0]
 80093bc:	f000 fb0a 	bl	80099d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80093c0:	4b3b      	ldr	r3, [pc, #236]	@ (80094b0 <xTaskIncrementTick+0x15c>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	693a      	ldr	r2, [r7, #16]
 80093c6:	429a      	cmp	r2, r3
 80093c8:	d349      	bcc.n	800945e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093ca:	4b36      	ldr	r3, [pc, #216]	@ (80094a4 <xTaskIncrementTick+0x150>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d104      	bne.n	80093de <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093d4:	4b36      	ldr	r3, [pc, #216]	@ (80094b0 <xTaskIncrementTick+0x15c>)
 80093d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093da:	601a      	str	r2, [r3, #0]
					break;
 80093dc:	e03f      	b.n	800945e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093de:	4b31      	ldr	r3, [pc, #196]	@ (80094a4 <xTaskIncrementTick+0x150>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	68db      	ldr	r3, [r3, #12]
 80093e4:	68db      	ldr	r3, [r3, #12]
 80093e6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	685b      	ldr	r3, [r3, #4]
 80093ec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80093ee:	693a      	ldr	r2, [r7, #16]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	429a      	cmp	r2, r3
 80093f4:	d203      	bcs.n	80093fe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80093f6:	4a2e      	ldr	r2, [pc, #184]	@ (80094b0 <xTaskIncrementTick+0x15c>)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80093fc:	e02f      	b.n	800945e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	3304      	adds	r3, #4
 8009402:	4618      	mov	r0, r3
 8009404:	f7fe ff62 	bl	80082cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800940c:	2b00      	cmp	r3, #0
 800940e:	d004      	beq.n	800941a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	3318      	adds	r3, #24
 8009414:	4618      	mov	r0, r3
 8009416:	f7fe ff59 	bl	80082cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800941e:	4b25      	ldr	r3, [pc, #148]	@ (80094b4 <xTaskIncrementTick+0x160>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	429a      	cmp	r2, r3
 8009424:	d903      	bls.n	800942e <xTaskIncrementTick+0xda>
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800942a:	4a22      	ldr	r2, [pc, #136]	@ (80094b4 <xTaskIncrementTick+0x160>)
 800942c:	6013      	str	r3, [r2, #0]
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009432:	4613      	mov	r3, r2
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	4413      	add	r3, r2
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	4a1f      	ldr	r2, [pc, #124]	@ (80094b8 <xTaskIncrementTick+0x164>)
 800943c:	441a      	add	r2, r3
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	3304      	adds	r3, #4
 8009442:	4619      	mov	r1, r3
 8009444:	4610      	mov	r0, r2
 8009446:	f7fe fee4 	bl	8008212 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800944e:	4b1b      	ldr	r3, [pc, #108]	@ (80094bc <xTaskIncrementTick+0x168>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009454:	429a      	cmp	r2, r3
 8009456:	d3b8      	bcc.n	80093ca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009458:	2301      	movs	r3, #1
 800945a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800945c:	e7b5      	b.n	80093ca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800945e:	4b17      	ldr	r3, [pc, #92]	@ (80094bc <xTaskIncrementTick+0x168>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009464:	4914      	ldr	r1, [pc, #80]	@ (80094b8 <xTaskIncrementTick+0x164>)
 8009466:	4613      	mov	r3, r2
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	4413      	add	r3, r2
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	440b      	add	r3, r1
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	2b01      	cmp	r3, #1
 8009474:	d901      	bls.n	800947a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009476:	2301      	movs	r3, #1
 8009478:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800947a:	4b11      	ldr	r3, [pc, #68]	@ (80094c0 <xTaskIncrementTick+0x16c>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d007      	beq.n	8009492 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009482:	2301      	movs	r3, #1
 8009484:	617b      	str	r3, [r7, #20]
 8009486:	e004      	b.n	8009492 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009488:	4b0e      	ldr	r3, [pc, #56]	@ (80094c4 <xTaskIncrementTick+0x170>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	3301      	adds	r3, #1
 800948e:	4a0d      	ldr	r2, [pc, #52]	@ (80094c4 <xTaskIncrementTick+0x170>)
 8009490:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009492:	697b      	ldr	r3, [r7, #20]
}
 8009494:	4618      	mov	r0, r3
 8009496:	3718      	adds	r7, #24
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}
 800949c:	2000844c 	.word	0x2000844c
 80094a0:	20008428 	.word	0x20008428
 80094a4:	200083dc 	.word	0x200083dc
 80094a8:	200083e0 	.word	0x200083e0
 80094ac:	2000843c 	.word	0x2000843c
 80094b0:	20008444 	.word	0x20008444
 80094b4:	2000842c 	.word	0x2000842c
 80094b8:	20007f54 	.word	0x20007f54
 80094bc:	20007f50 	.word	0x20007f50
 80094c0:	20008438 	.word	0x20008438
 80094c4:	20008434 	.word	0x20008434

080094c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80094c8:	b480      	push	{r7}
 80094ca:	b085      	sub	sp, #20
 80094cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80094ce:	4b2b      	ldr	r3, [pc, #172]	@ (800957c <vTaskSwitchContext+0xb4>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d003      	beq.n	80094de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80094d6:	4b2a      	ldr	r3, [pc, #168]	@ (8009580 <vTaskSwitchContext+0xb8>)
 80094d8:	2201      	movs	r2, #1
 80094da:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80094dc:	e047      	b.n	800956e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80094de:	4b28      	ldr	r3, [pc, #160]	@ (8009580 <vTaskSwitchContext+0xb8>)
 80094e0:	2200      	movs	r2, #0
 80094e2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094e4:	4b27      	ldr	r3, [pc, #156]	@ (8009584 <vTaskSwitchContext+0xbc>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	60fb      	str	r3, [r7, #12]
 80094ea:	e011      	b.n	8009510 <vTaskSwitchContext+0x48>
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d10b      	bne.n	800950a <vTaskSwitchContext+0x42>
	__asm volatile
 80094f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f6:	f383 8811 	msr	BASEPRI, r3
 80094fa:	f3bf 8f6f 	isb	sy
 80094fe:	f3bf 8f4f 	dsb	sy
 8009502:	607b      	str	r3, [r7, #4]
}
 8009504:	bf00      	nop
 8009506:	bf00      	nop
 8009508:	e7fd      	b.n	8009506 <vTaskSwitchContext+0x3e>
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	3b01      	subs	r3, #1
 800950e:	60fb      	str	r3, [r7, #12]
 8009510:	491d      	ldr	r1, [pc, #116]	@ (8009588 <vTaskSwitchContext+0xc0>)
 8009512:	68fa      	ldr	r2, [r7, #12]
 8009514:	4613      	mov	r3, r2
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	4413      	add	r3, r2
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	440b      	add	r3, r1
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d0e3      	beq.n	80094ec <vTaskSwitchContext+0x24>
 8009524:	68fa      	ldr	r2, [r7, #12]
 8009526:	4613      	mov	r3, r2
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	4413      	add	r3, r2
 800952c:	009b      	lsls	r3, r3, #2
 800952e:	4a16      	ldr	r2, [pc, #88]	@ (8009588 <vTaskSwitchContext+0xc0>)
 8009530:	4413      	add	r3, r2
 8009532:	60bb      	str	r3, [r7, #8]
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	685a      	ldr	r2, [r3, #4]
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	605a      	str	r2, [r3, #4]
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	685a      	ldr	r2, [r3, #4]
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	3308      	adds	r3, #8
 8009546:	429a      	cmp	r2, r3
 8009548:	d104      	bne.n	8009554 <vTaskSwitchContext+0x8c>
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	685a      	ldr	r2, [r3, #4]
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	605a      	str	r2, [r3, #4]
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	68db      	ldr	r3, [r3, #12]
 800955a:	4a0c      	ldr	r2, [pc, #48]	@ (800958c <vTaskSwitchContext+0xc4>)
 800955c:	6013      	str	r3, [r2, #0]
 800955e:	4a09      	ldr	r2, [pc, #36]	@ (8009584 <vTaskSwitchContext+0xbc>)
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009564:	4b09      	ldr	r3, [pc, #36]	@ (800958c <vTaskSwitchContext+0xc4>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	3354      	adds	r3, #84	@ 0x54
 800956a:	4a09      	ldr	r2, [pc, #36]	@ (8009590 <vTaskSwitchContext+0xc8>)
 800956c:	6013      	str	r3, [r2, #0]
}
 800956e:	bf00      	nop
 8009570:	3714      	adds	r7, #20
 8009572:	46bd      	mov	sp, r7
 8009574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009578:	4770      	bx	lr
 800957a:	bf00      	nop
 800957c:	2000844c 	.word	0x2000844c
 8009580:	20008438 	.word	0x20008438
 8009584:	2000842c 	.word	0x2000842c
 8009588:	20007f54 	.word	0x20007f54
 800958c:	20007f50 	.word	0x20007f50
 8009590:	20002ec8 	.word	0x20002ec8

08009594 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d10b      	bne.n	80095bc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80095a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a8:	f383 8811 	msr	BASEPRI, r3
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f3bf 8f4f 	dsb	sy
 80095b4:	60fb      	str	r3, [r7, #12]
}
 80095b6:	bf00      	nop
 80095b8:	bf00      	nop
 80095ba:	e7fd      	b.n	80095b8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80095bc:	4b07      	ldr	r3, [pc, #28]	@ (80095dc <vTaskPlaceOnEventList+0x48>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	3318      	adds	r3, #24
 80095c2:	4619      	mov	r1, r3
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f7fe fe48 	bl	800825a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80095ca:	2101      	movs	r1, #1
 80095cc:	6838      	ldr	r0, [r7, #0]
 80095ce:	f000 faaf 	bl	8009b30 <prvAddCurrentTaskToDelayedList>
}
 80095d2:	bf00      	nop
 80095d4:	3710      	adds	r7, #16
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	20007f50 	.word	0x20007f50

080095e0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b086      	sub	sp, #24
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	60f8      	str	r0, [r7, #12]
 80095e8:	60b9      	str	r1, [r7, #8]
 80095ea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d10b      	bne.n	800960a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80095f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f6:	f383 8811 	msr	BASEPRI, r3
 80095fa:	f3bf 8f6f 	isb	sy
 80095fe:	f3bf 8f4f 	dsb	sy
 8009602:	617b      	str	r3, [r7, #20]
}
 8009604:	bf00      	nop
 8009606:	bf00      	nop
 8009608:	e7fd      	b.n	8009606 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800960a:	4b0a      	ldr	r3, [pc, #40]	@ (8009634 <vTaskPlaceOnEventListRestricted+0x54>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	3318      	adds	r3, #24
 8009610:	4619      	mov	r1, r3
 8009612:	68f8      	ldr	r0, [r7, #12]
 8009614:	f7fe fdfd 	bl	8008212 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d002      	beq.n	8009624 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800961e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009622:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009624:	6879      	ldr	r1, [r7, #4]
 8009626:	68b8      	ldr	r0, [r7, #8]
 8009628:	f000 fa82 	bl	8009b30 <prvAddCurrentTaskToDelayedList>
	}
 800962c:	bf00      	nop
 800962e:	3718      	adds	r7, #24
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	20007f50 	.word	0x20007f50

08009638 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b086      	sub	sp, #24
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	68db      	ldr	r3, [r3, #12]
 8009644:	68db      	ldr	r3, [r3, #12]
 8009646:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d10b      	bne.n	8009666 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800964e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009652:	f383 8811 	msr	BASEPRI, r3
 8009656:	f3bf 8f6f 	isb	sy
 800965a:	f3bf 8f4f 	dsb	sy
 800965e:	60fb      	str	r3, [r7, #12]
}
 8009660:	bf00      	nop
 8009662:	bf00      	nop
 8009664:	e7fd      	b.n	8009662 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	3318      	adds	r3, #24
 800966a:	4618      	mov	r0, r3
 800966c:	f7fe fe2e 	bl	80082cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009670:	4b1d      	ldr	r3, [pc, #116]	@ (80096e8 <xTaskRemoveFromEventList+0xb0>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d11d      	bne.n	80096b4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	3304      	adds	r3, #4
 800967c:	4618      	mov	r0, r3
 800967e:	f7fe fe25 	bl	80082cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009686:	4b19      	ldr	r3, [pc, #100]	@ (80096ec <xTaskRemoveFromEventList+0xb4>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	429a      	cmp	r2, r3
 800968c:	d903      	bls.n	8009696 <xTaskRemoveFromEventList+0x5e>
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009692:	4a16      	ldr	r2, [pc, #88]	@ (80096ec <xTaskRemoveFromEventList+0xb4>)
 8009694:	6013      	str	r3, [r2, #0]
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800969a:	4613      	mov	r3, r2
 800969c:	009b      	lsls	r3, r3, #2
 800969e:	4413      	add	r3, r2
 80096a0:	009b      	lsls	r3, r3, #2
 80096a2:	4a13      	ldr	r2, [pc, #76]	@ (80096f0 <xTaskRemoveFromEventList+0xb8>)
 80096a4:	441a      	add	r2, r3
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	3304      	adds	r3, #4
 80096aa:	4619      	mov	r1, r3
 80096ac:	4610      	mov	r0, r2
 80096ae:	f7fe fdb0 	bl	8008212 <vListInsertEnd>
 80096b2:	e005      	b.n	80096c0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	3318      	adds	r3, #24
 80096b8:	4619      	mov	r1, r3
 80096ba:	480e      	ldr	r0, [pc, #56]	@ (80096f4 <xTaskRemoveFromEventList+0xbc>)
 80096bc:	f7fe fda9 	bl	8008212 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c4:	4b0c      	ldr	r3, [pc, #48]	@ (80096f8 <xTaskRemoveFromEventList+0xc0>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d905      	bls.n	80096da <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80096ce:	2301      	movs	r3, #1
 80096d0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80096d2:	4b0a      	ldr	r3, [pc, #40]	@ (80096fc <xTaskRemoveFromEventList+0xc4>)
 80096d4:	2201      	movs	r2, #1
 80096d6:	601a      	str	r2, [r3, #0]
 80096d8:	e001      	b.n	80096de <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80096da:	2300      	movs	r3, #0
 80096dc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80096de:	697b      	ldr	r3, [r7, #20]
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3718      	adds	r7, #24
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}
 80096e8:	2000844c 	.word	0x2000844c
 80096ec:	2000842c 	.word	0x2000842c
 80096f0:	20007f54 	.word	0x20007f54
 80096f4:	200083e4 	.word	0x200083e4
 80096f8:	20007f50 	.word	0x20007f50
 80096fc:	20008438 	.word	0x20008438

08009700 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d10b      	bne.n	8009726 <vTaskSetTimeOutState+0x26>
	__asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009712:	f383 8811 	msr	BASEPRI, r3
 8009716:	f3bf 8f6f 	isb	sy
 800971a:	f3bf 8f4f 	dsb	sy
 800971e:	60fb      	str	r3, [r7, #12]
}
 8009720:	bf00      	nop
 8009722:	bf00      	nop
 8009724:	e7fd      	b.n	8009722 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8009726:	f000 fedf 	bl	800a4e8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800972a:	4b07      	ldr	r3, [pc, #28]	@ (8009748 <vTaskSetTimeOutState+0x48>)
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8009732:	4b06      	ldr	r3, [pc, #24]	@ (800974c <vTaskSetTimeOutState+0x4c>)
 8009734:	681a      	ldr	r2, [r3, #0]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800973a:	f000 ff07 	bl	800a54c <vPortExitCritical>
}
 800973e:	bf00      	nop
 8009740:	3710      	adds	r7, #16
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}
 8009746:	bf00      	nop
 8009748:	2000843c 	.word	0x2000843c
 800974c:	20008428 	.word	0x20008428

08009750 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009758:	4b06      	ldr	r3, [pc, #24]	@ (8009774 <vTaskInternalSetTimeOutState+0x24>)
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009760:	4b05      	ldr	r3, [pc, #20]	@ (8009778 <vTaskInternalSetTimeOutState+0x28>)
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	605a      	str	r2, [r3, #4]
}
 8009768:	bf00      	nop
 800976a:	370c      	adds	r7, #12
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr
 8009774:	2000843c 	.word	0x2000843c
 8009778:	20008428 	.word	0x20008428

0800977c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b088      	sub	sp, #32
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
 8009784:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d10b      	bne.n	80097a4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800978c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009790:	f383 8811 	msr	BASEPRI, r3
 8009794:	f3bf 8f6f 	isb	sy
 8009798:	f3bf 8f4f 	dsb	sy
 800979c:	613b      	str	r3, [r7, #16]
}
 800979e:	bf00      	nop
 80097a0:	bf00      	nop
 80097a2:	e7fd      	b.n	80097a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d10b      	bne.n	80097c2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80097aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ae:	f383 8811 	msr	BASEPRI, r3
 80097b2:	f3bf 8f6f 	isb	sy
 80097b6:	f3bf 8f4f 	dsb	sy
 80097ba:	60fb      	str	r3, [r7, #12]
}
 80097bc:	bf00      	nop
 80097be:	bf00      	nop
 80097c0:	e7fd      	b.n	80097be <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80097c2:	f000 fe91 	bl	800a4e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80097c6:	4b1d      	ldr	r3, [pc, #116]	@ (800983c <xTaskCheckForTimeOut+0xc0>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	69ba      	ldr	r2, [r7, #24]
 80097d2:	1ad3      	subs	r3, r2, r3
 80097d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097de:	d102      	bne.n	80097e6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80097e0:	2300      	movs	r3, #0
 80097e2:	61fb      	str	r3, [r7, #28]
 80097e4:	e023      	b.n	800982e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	4b15      	ldr	r3, [pc, #84]	@ (8009840 <xTaskCheckForTimeOut+0xc4>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	429a      	cmp	r2, r3
 80097f0:	d007      	beq.n	8009802 <xTaskCheckForTimeOut+0x86>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	69ba      	ldr	r2, [r7, #24]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d302      	bcc.n	8009802 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80097fc:	2301      	movs	r3, #1
 80097fe:	61fb      	str	r3, [r7, #28]
 8009800:	e015      	b.n	800982e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	697a      	ldr	r2, [r7, #20]
 8009808:	429a      	cmp	r2, r3
 800980a:	d20b      	bcs.n	8009824 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	1ad2      	subs	r2, r2, r3
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f7ff ff99 	bl	8009750 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800981e:	2300      	movs	r3, #0
 8009820:	61fb      	str	r3, [r7, #28]
 8009822:	e004      	b.n	800982e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	2200      	movs	r2, #0
 8009828:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800982a:	2301      	movs	r3, #1
 800982c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800982e:	f000 fe8d 	bl	800a54c <vPortExitCritical>

	return xReturn;
 8009832:	69fb      	ldr	r3, [r7, #28]
}
 8009834:	4618      	mov	r0, r3
 8009836:	3720      	adds	r7, #32
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}
 800983c:	20008428 	.word	0x20008428
 8009840:	2000843c 	.word	0x2000843c

08009844 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009844:	b480      	push	{r7}
 8009846:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009848:	4b03      	ldr	r3, [pc, #12]	@ (8009858 <vTaskMissedYield+0x14>)
 800984a:	2201      	movs	r2, #1
 800984c:	601a      	str	r2, [r3, #0]
}
 800984e:	bf00      	nop
 8009850:	46bd      	mov	sp, r7
 8009852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009856:	4770      	bx	lr
 8009858:	20008438 	.word	0x20008438

0800985c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b082      	sub	sp, #8
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009864:	f000 f852 	bl	800990c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009868:	4b06      	ldr	r3, [pc, #24]	@ (8009884 <prvIdleTask+0x28>)
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	2b01      	cmp	r3, #1
 800986e:	d9f9      	bls.n	8009864 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009870:	4b05      	ldr	r3, [pc, #20]	@ (8009888 <prvIdleTask+0x2c>)
 8009872:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009876:	601a      	str	r2, [r3, #0]
 8009878:	f3bf 8f4f 	dsb	sy
 800987c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009880:	e7f0      	b.n	8009864 <prvIdleTask+0x8>
 8009882:	bf00      	nop
 8009884:	20007f54 	.word	0x20007f54
 8009888:	e000ed04 	.word	0xe000ed04

0800988c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b082      	sub	sp, #8
 8009890:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009892:	2300      	movs	r3, #0
 8009894:	607b      	str	r3, [r7, #4]
 8009896:	e00c      	b.n	80098b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	4613      	mov	r3, r2
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	4413      	add	r3, r2
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	4a12      	ldr	r2, [pc, #72]	@ (80098ec <prvInitialiseTaskLists+0x60>)
 80098a4:	4413      	add	r3, r2
 80098a6:	4618      	mov	r0, r3
 80098a8:	f7fe fc86 	bl	80081b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	3301      	adds	r3, #1
 80098b0:	607b      	str	r3, [r7, #4]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2b37      	cmp	r3, #55	@ 0x37
 80098b6:	d9ef      	bls.n	8009898 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80098b8:	480d      	ldr	r0, [pc, #52]	@ (80098f0 <prvInitialiseTaskLists+0x64>)
 80098ba:	f7fe fc7d 	bl	80081b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80098be:	480d      	ldr	r0, [pc, #52]	@ (80098f4 <prvInitialiseTaskLists+0x68>)
 80098c0:	f7fe fc7a 	bl	80081b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80098c4:	480c      	ldr	r0, [pc, #48]	@ (80098f8 <prvInitialiseTaskLists+0x6c>)
 80098c6:	f7fe fc77 	bl	80081b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80098ca:	480c      	ldr	r0, [pc, #48]	@ (80098fc <prvInitialiseTaskLists+0x70>)
 80098cc:	f7fe fc74 	bl	80081b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80098d0:	480b      	ldr	r0, [pc, #44]	@ (8009900 <prvInitialiseTaskLists+0x74>)
 80098d2:	f7fe fc71 	bl	80081b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80098d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009904 <prvInitialiseTaskLists+0x78>)
 80098d8:	4a05      	ldr	r2, [pc, #20]	@ (80098f0 <prvInitialiseTaskLists+0x64>)
 80098da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80098dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009908 <prvInitialiseTaskLists+0x7c>)
 80098de:	4a05      	ldr	r2, [pc, #20]	@ (80098f4 <prvInitialiseTaskLists+0x68>)
 80098e0:	601a      	str	r2, [r3, #0]
}
 80098e2:	bf00      	nop
 80098e4:	3708      	adds	r7, #8
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}
 80098ea:	bf00      	nop
 80098ec:	20007f54 	.word	0x20007f54
 80098f0:	200083b4 	.word	0x200083b4
 80098f4:	200083c8 	.word	0x200083c8
 80098f8:	200083e4 	.word	0x200083e4
 80098fc:	200083f8 	.word	0x200083f8
 8009900:	20008410 	.word	0x20008410
 8009904:	200083dc 	.word	0x200083dc
 8009908:	200083e0 	.word	0x200083e0

0800990c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b082      	sub	sp, #8
 8009910:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009912:	e019      	b.n	8009948 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009914:	f000 fde8 	bl	800a4e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009918:	4b10      	ldr	r3, [pc, #64]	@ (800995c <prvCheckTasksWaitingTermination+0x50>)
 800991a:	68db      	ldr	r3, [r3, #12]
 800991c:	68db      	ldr	r3, [r3, #12]
 800991e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	3304      	adds	r3, #4
 8009924:	4618      	mov	r0, r3
 8009926:	f7fe fcd1 	bl	80082cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800992a:	4b0d      	ldr	r3, [pc, #52]	@ (8009960 <prvCheckTasksWaitingTermination+0x54>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	3b01      	subs	r3, #1
 8009930:	4a0b      	ldr	r2, [pc, #44]	@ (8009960 <prvCheckTasksWaitingTermination+0x54>)
 8009932:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009934:	4b0b      	ldr	r3, [pc, #44]	@ (8009964 <prvCheckTasksWaitingTermination+0x58>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	3b01      	subs	r3, #1
 800993a:	4a0a      	ldr	r2, [pc, #40]	@ (8009964 <prvCheckTasksWaitingTermination+0x58>)
 800993c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800993e:	f000 fe05 	bl	800a54c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 f810 	bl	8009968 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009948:	4b06      	ldr	r3, [pc, #24]	@ (8009964 <prvCheckTasksWaitingTermination+0x58>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d1e1      	bne.n	8009914 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009950:	bf00      	nop
 8009952:	bf00      	nop
 8009954:	3708      	adds	r7, #8
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}
 800995a:	bf00      	nop
 800995c:	200083f8 	.word	0x200083f8
 8009960:	20008424 	.word	0x20008424
 8009964:	2000840c 	.word	0x2000840c

08009968 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009968:	b580      	push	{r7, lr}
 800996a:	b084      	sub	sp, #16
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	3354      	adds	r3, #84	@ 0x54
 8009974:	4618      	mov	r0, r3
 8009976:	f013 f94b 	bl	801cc10 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009980:	2b00      	cmp	r3, #0
 8009982:	d108      	bne.n	8009996 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009988:	4618      	mov	r0, r3
 800998a:	f000 ff9d 	bl	800a8c8 <vPortFree>
				vPortFree( pxTCB );
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f000 ff9a 	bl	800a8c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009994:	e019      	b.n	80099ca <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800999c:	2b01      	cmp	r3, #1
 800999e:	d103      	bne.n	80099a8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f000 ff91 	bl	800a8c8 <vPortFree>
	}
 80099a6:	e010      	b.n	80099ca <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80099ae:	2b02      	cmp	r3, #2
 80099b0:	d00b      	beq.n	80099ca <prvDeleteTCB+0x62>
	__asm volatile
 80099b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099b6:	f383 8811 	msr	BASEPRI, r3
 80099ba:	f3bf 8f6f 	isb	sy
 80099be:	f3bf 8f4f 	dsb	sy
 80099c2:	60fb      	str	r3, [r7, #12]
}
 80099c4:	bf00      	nop
 80099c6:	bf00      	nop
 80099c8:	e7fd      	b.n	80099c6 <prvDeleteTCB+0x5e>
	}
 80099ca:	bf00      	nop
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
	...

080099d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80099d4:	b480      	push	{r7}
 80099d6:	b083      	sub	sp, #12
 80099d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099da:	4b0c      	ldr	r3, [pc, #48]	@ (8009a0c <prvResetNextTaskUnblockTime+0x38>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d104      	bne.n	80099ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80099e4:	4b0a      	ldr	r3, [pc, #40]	@ (8009a10 <prvResetNextTaskUnblockTime+0x3c>)
 80099e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80099ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80099ec:	e008      	b.n	8009a00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099ee:	4b07      	ldr	r3, [pc, #28]	@ (8009a0c <prvResetNextTaskUnblockTime+0x38>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	68db      	ldr	r3, [r3, #12]
 80099f4:	68db      	ldr	r3, [r3, #12]
 80099f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	4a04      	ldr	r2, [pc, #16]	@ (8009a10 <prvResetNextTaskUnblockTime+0x3c>)
 80099fe:	6013      	str	r3, [r2, #0]
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr
 8009a0c:	200083dc 	.word	0x200083dc
 8009a10:	20008444 	.word	0x20008444

08009a14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009a14:	b480      	push	{r7}
 8009a16:	b083      	sub	sp, #12
 8009a18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8009a48 <xTaskGetSchedulerState+0x34>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d102      	bne.n	8009a28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009a22:	2301      	movs	r3, #1
 8009a24:	607b      	str	r3, [r7, #4]
 8009a26:	e008      	b.n	8009a3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a28:	4b08      	ldr	r3, [pc, #32]	@ (8009a4c <xTaskGetSchedulerState+0x38>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d102      	bne.n	8009a36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009a30:	2302      	movs	r3, #2
 8009a32:	607b      	str	r3, [r7, #4]
 8009a34:	e001      	b.n	8009a3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009a36:	2300      	movs	r3, #0
 8009a38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009a3a:	687b      	ldr	r3, [r7, #4]
	}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	370c      	adds	r7, #12
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr
 8009a48:	20008430 	.word	0x20008430
 8009a4c:	2000844c 	.word	0x2000844c

08009a50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b086      	sub	sp, #24
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d058      	beq.n	8009b18 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009a66:	4b2f      	ldr	r3, [pc, #188]	@ (8009b24 <xTaskPriorityDisinherit+0xd4>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d00b      	beq.n	8009a88 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a74:	f383 8811 	msr	BASEPRI, r3
 8009a78:	f3bf 8f6f 	isb	sy
 8009a7c:	f3bf 8f4f 	dsb	sy
 8009a80:	60fb      	str	r3, [r7, #12]
}
 8009a82:	bf00      	nop
 8009a84:	bf00      	nop
 8009a86:	e7fd      	b.n	8009a84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d10b      	bne.n	8009aa8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a94:	f383 8811 	msr	BASEPRI, r3
 8009a98:	f3bf 8f6f 	isb	sy
 8009a9c:	f3bf 8f4f 	dsb	sy
 8009aa0:	60bb      	str	r3, [r7, #8]
}
 8009aa2:	bf00      	nop
 8009aa4:	bf00      	nop
 8009aa6:	e7fd      	b.n	8009aa4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009aa8:	693b      	ldr	r3, [r7, #16]
 8009aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009aac:	1e5a      	subs	r2, r3, #1
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d02c      	beq.n	8009b18 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d128      	bne.n	8009b18 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	3304      	adds	r3, #4
 8009aca:	4618      	mov	r0, r3
 8009acc:	f7fe fbfe 	bl	80082cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009adc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8009b28 <xTaskPriorityDisinherit+0xd8>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d903      	bls.n	8009af8 <xTaskPriorityDisinherit+0xa8>
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af4:	4a0c      	ldr	r2, [pc, #48]	@ (8009b28 <xTaskPriorityDisinherit+0xd8>)
 8009af6:	6013      	str	r3, [r2, #0]
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009afc:	4613      	mov	r3, r2
 8009afe:	009b      	lsls	r3, r3, #2
 8009b00:	4413      	add	r3, r2
 8009b02:	009b      	lsls	r3, r3, #2
 8009b04:	4a09      	ldr	r2, [pc, #36]	@ (8009b2c <xTaskPriorityDisinherit+0xdc>)
 8009b06:	441a      	add	r2, r3
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	3304      	adds	r3, #4
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	4610      	mov	r0, r2
 8009b10:	f7fe fb7f 	bl	8008212 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009b14:	2301      	movs	r3, #1
 8009b16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009b18:	697b      	ldr	r3, [r7, #20]
	}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3718      	adds	r7, #24
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
 8009b22:	bf00      	nop
 8009b24:	20007f50 	.word	0x20007f50
 8009b28:	2000842c 	.word	0x2000842c
 8009b2c:	20007f54 	.word	0x20007f54

08009b30 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b084      	sub	sp, #16
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
 8009b38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b3a:	4b21      	ldr	r3, [pc, #132]	@ (8009bc0 <prvAddCurrentTaskToDelayedList+0x90>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b40:	4b20      	ldr	r3, [pc, #128]	@ (8009bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	3304      	adds	r3, #4
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7fe fbc0 	bl	80082cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b52:	d10a      	bne.n	8009b6a <prvAddCurrentTaskToDelayedList+0x3a>
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d007      	beq.n	8009b6a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8009bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	3304      	adds	r3, #4
 8009b60:	4619      	mov	r1, r3
 8009b62:	4819      	ldr	r0, [pc, #100]	@ (8009bc8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009b64:	f7fe fb55 	bl	8008212 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009b68:	e026      	b.n	8009bb8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009b6a:	68fa      	ldr	r2, [r7, #12]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	4413      	add	r3, r2
 8009b70:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b72:	4b14      	ldr	r3, [pc, #80]	@ (8009bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	68ba      	ldr	r2, [r7, #8]
 8009b78:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b7a:	68ba      	ldr	r2, [r7, #8]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	d209      	bcs.n	8009b96 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b82:	4b12      	ldr	r3, [pc, #72]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0x9c>)
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	4b0f      	ldr	r3, [pc, #60]	@ (8009bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	3304      	adds	r3, #4
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	4610      	mov	r0, r2
 8009b90:	f7fe fb63 	bl	800825a <vListInsert>
}
 8009b94:	e010      	b.n	8009bb8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b96:	4b0e      	ldr	r3, [pc, #56]	@ (8009bd0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8009bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	3304      	adds	r3, #4
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	4610      	mov	r0, r2
 8009ba4:	f7fe fb59 	bl	800825a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8009bd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	68ba      	ldr	r2, [r7, #8]
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	d202      	bcs.n	8009bb8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009bb2:	4a08      	ldr	r2, [pc, #32]	@ (8009bd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	6013      	str	r3, [r2, #0]
}
 8009bb8:	bf00      	nop
 8009bba:	3710      	adds	r7, #16
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}
 8009bc0:	20008428 	.word	0x20008428
 8009bc4:	20007f50 	.word	0x20007f50
 8009bc8:	20008410 	.word	0x20008410
 8009bcc:	200083e0 	.word	0x200083e0
 8009bd0:	200083dc 	.word	0x200083dc
 8009bd4:	20008444 	.word	0x20008444

08009bd8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b08a      	sub	sp, #40	@ 0x28
 8009bdc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009bde:	2300      	movs	r3, #0
 8009be0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009be2:	f000 fb13 	bl	800a20c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009be6:	4b1d      	ldr	r3, [pc, #116]	@ (8009c5c <xTimerCreateTimerTask+0x84>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d021      	beq.n	8009c32 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009bf6:	1d3a      	adds	r2, r7, #4
 8009bf8:	f107 0108 	add.w	r1, r7, #8
 8009bfc:	f107 030c 	add.w	r3, r7, #12
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7fe fabf 	bl	8008184 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c06:	6879      	ldr	r1, [r7, #4]
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	68fa      	ldr	r2, [r7, #12]
 8009c0c:	9202      	str	r2, [sp, #8]
 8009c0e:	9301      	str	r3, [sp, #4]
 8009c10:	2302      	movs	r3, #2
 8009c12:	9300      	str	r3, [sp, #0]
 8009c14:	2300      	movs	r3, #0
 8009c16:	460a      	mov	r2, r1
 8009c18:	4911      	ldr	r1, [pc, #68]	@ (8009c60 <xTimerCreateTimerTask+0x88>)
 8009c1a:	4812      	ldr	r0, [pc, #72]	@ (8009c64 <xTimerCreateTimerTask+0x8c>)
 8009c1c:	f7ff f87a 	bl	8008d14 <xTaskCreateStatic>
 8009c20:	4603      	mov	r3, r0
 8009c22:	4a11      	ldr	r2, [pc, #68]	@ (8009c68 <xTimerCreateTimerTask+0x90>)
 8009c24:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c26:	4b10      	ldr	r3, [pc, #64]	@ (8009c68 <xTimerCreateTimerTask+0x90>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d001      	beq.n	8009c32 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d10b      	bne.n	8009c50 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c3c:	f383 8811 	msr	BASEPRI, r3
 8009c40:	f3bf 8f6f 	isb	sy
 8009c44:	f3bf 8f4f 	dsb	sy
 8009c48:	613b      	str	r3, [r7, #16]
}
 8009c4a:	bf00      	nop
 8009c4c:	bf00      	nop
 8009c4e:	e7fd      	b.n	8009c4c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009c50:	697b      	ldr	r3, [r7, #20]
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3718      	adds	r7, #24
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	20008480 	.word	0x20008480
 8009c60:	0801f2e8 	.word	0x0801f2e8
 8009c64:	08009da5 	.word	0x08009da5
 8009c68:	20008484 	.word	0x20008484

08009c6c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b08a      	sub	sp, #40	@ 0x28
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	607a      	str	r2, [r7, #4]
 8009c78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d10b      	bne.n	8009c9c <xTimerGenericCommand+0x30>
	__asm volatile
 8009c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c88:	f383 8811 	msr	BASEPRI, r3
 8009c8c:	f3bf 8f6f 	isb	sy
 8009c90:	f3bf 8f4f 	dsb	sy
 8009c94:	623b      	str	r3, [r7, #32]
}
 8009c96:	bf00      	nop
 8009c98:	bf00      	nop
 8009c9a:	e7fd      	b.n	8009c98 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009c9c:	4b19      	ldr	r3, [pc, #100]	@ (8009d04 <xTimerGenericCommand+0x98>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d02a      	beq.n	8009cfa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	2b05      	cmp	r3, #5
 8009cb4:	dc18      	bgt.n	8009ce8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009cb6:	f7ff fead 	bl	8009a14 <xTaskGetSchedulerState>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	d109      	bne.n	8009cd4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009cc0:	4b10      	ldr	r3, [pc, #64]	@ (8009d04 <xTimerGenericCommand+0x98>)
 8009cc2:	6818      	ldr	r0, [r3, #0]
 8009cc4:	f107 0110 	add.w	r1, r7, #16
 8009cc8:	2300      	movs	r3, #0
 8009cca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ccc:	f7fe fc32 	bl	8008534 <xQueueGenericSend>
 8009cd0:	6278      	str	r0, [r7, #36]	@ 0x24
 8009cd2:	e012      	b.n	8009cfa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8009d04 <xTimerGenericCommand+0x98>)
 8009cd6:	6818      	ldr	r0, [r3, #0]
 8009cd8:	f107 0110 	add.w	r1, r7, #16
 8009cdc:	2300      	movs	r3, #0
 8009cde:	2200      	movs	r2, #0
 8009ce0:	f7fe fc28 	bl	8008534 <xQueueGenericSend>
 8009ce4:	6278      	str	r0, [r7, #36]	@ 0x24
 8009ce6:	e008      	b.n	8009cfa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009ce8:	4b06      	ldr	r3, [pc, #24]	@ (8009d04 <xTimerGenericCommand+0x98>)
 8009cea:	6818      	ldr	r0, [r3, #0]
 8009cec:	f107 0110 	add.w	r1, r7, #16
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	683a      	ldr	r2, [r7, #0]
 8009cf4:	f7fe fd20 	bl	8008738 <xQueueGenericSendFromISR>
 8009cf8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3728      	adds	r7, #40	@ 0x28
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	20008480 	.word	0x20008480

08009d08 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b088      	sub	sp, #32
 8009d0c:	af02      	add	r7, sp, #8
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d12:	4b23      	ldr	r3, [pc, #140]	@ (8009da0 <prvProcessExpiredTimer+0x98>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	68db      	ldr	r3, [r3, #12]
 8009d18:	68db      	ldr	r3, [r3, #12]
 8009d1a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	3304      	adds	r3, #4
 8009d20:	4618      	mov	r0, r3
 8009d22:	f7fe fad3 	bl	80082cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d2c:	f003 0304 	and.w	r3, r3, #4
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d023      	beq.n	8009d7c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	699a      	ldr	r2, [r3, #24]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	18d1      	adds	r1, r2, r3
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	683a      	ldr	r2, [r7, #0]
 8009d40:	6978      	ldr	r0, [r7, #20]
 8009d42:	f000 f8d5 	bl	8009ef0 <prvInsertTimerInActiveList>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d020      	beq.n	8009d8e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	9300      	str	r3, [sp, #0]
 8009d50:	2300      	movs	r3, #0
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	2100      	movs	r1, #0
 8009d56:	6978      	ldr	r0, [r7, #20]
 8009d58:	f7ff ff88 	bl	8009c6c <xTimerGenericCommand>
 8009d5c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d114      	bne.n	8009d8e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d68:	f383 8811 	msr	BASEPRI, r3
 8009d6c:	f3bf 8f6f 	isb	sy
 8009d70:	f3bf 8f4f 	dsb	sy
 8009d74:	60fb      	str	r3, [r7, #12]
}
 8009d76:	bf00      	nop
 8009d78:	bf00      	nop
 8009d7a:	e7fd      	b.n	8009d78 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d82:	f023 0301 	bic.w	r3, r3, #1
 8009d86:	b2da      	uxtb	r2, r3
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	6a1b      	ldr	r3, [r3, #32]
 8009d92:	6978      	ldr	r0, [r7, #20]
 8009d94:	4798      	blx	r3
}
 8009d96:	bf00      	nop
 8009d98:	3718      	adds	r7, #24
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	20008478 	.word	0x20008478

08009da4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b084      	sub	sp, #16
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dac:	f107 0308 	add.w	r3, r7, #8
 8009db0:	4618      	mov	r0, r3
 8009db2:	f000 f859 	bl	8009e68 <prvGetNextExpireTime>
 8009db6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	4619      	mov	r1, r3
 8009dbc:	68f8      	ldr	r0, [r7, #12]
 8009dbe:	f000 f805 	bl	8009dcc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009dc2:	f000 f8d7 	bl	8009f74 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dc6:	bf00      	nop
 8009dc8:	e7f0      	b.n	8009dac <prvTimerTask+0x8>
	...

08009dcc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009dd6:	f7ff fa01 	bl	80091dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dda:	f107 0308 	add.w	r3, r7, #8
 8009dde:	4618      	mov	r0, r3
 8009de0:	f000 f866 	bl	8009eb0 <prvSampleTimeNow>
 8009de4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d130      	bne.n	8009e4e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d10a      	bne.n	8009e08 <prvProcessTimerOrBlockTask+0x3c>
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	429a      	cmp	r2, r3
 8009df8:	d806      	bhi.n	8009e08 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009dfa:	f7ff f9fd 	bl	80091f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009dfe:	68f9      	ldr	r1, [r7, #12]
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f7ff ff81 	bl	8009d08 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009e06:	e024      	b.n	8009e52 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d008      	beq.n	8009e20 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e0e:	4b13      	ldr	r3, [pc, #76]	@ (8009e5c <prvProcessTimerOrBlockTask+0x90>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d101      	bne.n	8009e1c <prvProcessTimerOrBlockTask+0x50>
 8009e18:	2301      	movs	r3, #1
 8009e1a:	e000      	b.n	8009e1e <prvProcessTimerOrBlockTask+0x52>
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e20:	4b0f      	ldr	r3, [pc, #60]	@ (8009e60 <prvProcessTimerOrBlockTask+0x94>)
 8009e22:	6818      	ldr	r0, [r3, #0]
 8009e24:	687a      	ldr	r2, [r7, #4]
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	1ad3      	subs	r3, r2, r3
 8009e2a:	683a      	ldr	r2, [r7, #0]
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	f7fe ff3d 	bl	8008cac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e32:	f7ff f9e1 	bl	80091f8 <xTaskResumeAll>
 8009e36:	4603      	mov	r3, r0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d10a      	bne.n	8009e52 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e3c:	4b09      	ldr	r3, [pc, #36]	@ (8009e64 <prvProcessTimerOrBlockTask+0x98>)
 8009e3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e42:	601a      	str	r2, [r3, #0]
 8009e44:	f3bf 8f4f 	dsb	sy
 8009e48:	f3bf 8f6f 	isb	sy
}
 8009e4c:	e001      	b.n	8009e52 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009e4e:	f7ff f9d3 	bl	80091f8 <xTaskResumeAll>
}
 8009e52:	bf00      	nop
 8009e54:	3710      	adds	r7, #16
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}
 8009e5a:	bf00      	nop
 8009e5c:	2000847c 	.word	0x2000847c
 8009e60:	20008480 	.word	0x20008480
 8009e64:	e000ed04 	.word	0xe000ed04

08009e68 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e70:	4b0e      	ldr	r3, [pc, #56]	@ (8009eac <prvGetNextExpireTime+0x44>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d101      	bne.n	8009e7e <prvGetNextExpireTime+0x16>
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	e000      	b.n	8009e80 <prvGetNextExpireTime+0x18>
 8009e7e:	2200      	movs	r2, #0
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d105      	bne.n	8009e98 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e8c:	4b07      	ldr	r3, [pc, #28]	@ (8009eac <prvGetNextExpireTime+0x44>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	68db      	ldr	r3, [r3, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	60fb      	str	r3, [r7, #12]
 8009e96:	e001      	b.n	8009e9c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3714      	adds	r7, #20
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea8:	4770      	bx	lr
 8009eaa:	bf00      	nop
 8009eac:	20008478 	.word	0x20008478

08009eb0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009eb8:	f7ff fa3c 	bl	8009334 <xTaskGetTickCount>
 8009ebc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8009eec <prvSampleTimeNow+0x3c>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	68fa      	ldr	r2, [r7, #12]
 8009ec4:	429a      	cmp	r2, r3
 8009ec6:	d205      	bcs.n	8009ed4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009ec8:	f000 f93a 	bl	800a140 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2201      	movs	r2, #1
 8009ed0:	601a      	str	r2, [r3, #0]
 8009ed2:	e002      	b.n	8009eda <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009eda:	4a04      	ldr	r2, [pc, #16]	@ (8009eec <prvSampleTimeNow+0x3c>)
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
}
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	3710      	adds	r7, #16
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}
 8009eea:	bf00      	nop
 8009eec:	20008488 	.word	0x20008488

08009ef0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b086      	sub	sp, #24
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	60b9      	str	r1, [r7, #8]
 8009efa:	607a      	str	r2, [r7, #4]
 8009efc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009efe:	2300      	movs	r3, #0
 8009f00:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	68ba      	ldr	r2, [r7, #8]
 8009f06:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	68fa      	ldr	r2, [r7, #12]
 8009f0c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009f0e:	68ba      	ldr	r2, [r7, #8]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	429a      	cmp	r2, r3
 8009f14:	d812      	bhi.n	8009f3c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f16:	687a      	ldr	r2, [r7, #4]
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	1ad2      	subs	r2, r2, r3
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	699b      	ldr	r3, [r3, #24]
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d302      	bcc.n	8009f2a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f24:	2301      	movs	r3, #1
 8009f26:	617b      	str	r3, [r7, #20]
 8009f28:	e01b      	b.n	8009f62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f2a:	4b10      	ldr	r3, [pc, #64]	@ (8009f6c <prvInsertTimerInActiveList+0x7c>)
 8009f2c:	681a      	ldr	r2, [r3, #0]
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	3304      	adds	r3, #4
 8009f32:	4619      	mov	r1, r3
 8009f34:	4610      	mov	r0, r2
 8009f36:	f7fe f990 	bl	800825a <vListInsert>
 8009f3a:	e012      	b.n	8009f62 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d206      	bcs.n	8009f52 <prvInsertTimerInActiveList+0x62>
 8009f44:	68ba      	ldr	r2, [r7, #8]
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	429a      	cmp	r2, r3
 8009f4a:	d302      	bcc.n	8009f52 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	617b      	str	r3, [r7, #20]
 8009f50:	e007      	b.n	8009f62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f52:	4b07      	ldr	r3, [pc, #28]	@ (8009f70 <prvInsertTimerInActiveList+0x80>)
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	3304      	adds	r3, #4
 8009f5a:	4619      	mov	r1, r3
 8009f5c:	4610      	mov	r0, r2
 8009f5e:	f7fe f97c 	bl	800825a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f62:	697b      	ldr	r3, [r7, #20]
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3718      	adds	r7, #24
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}
 8009f6c:	2000847c 	.word	0x2000847c
 8009f70:	20008478 	.word	0x20008478

08009f74 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b08e      	sub	sp, #56	@ 0x38
 8009f78:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f7a:	e0ce      	b.n	800a11a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	da19      	bge.n	8009fb6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009f82:	1d3b      	adds	r3, r7, #4
 8009f84:	3304      	adds	r3, #4
 8009f86:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d10b      	bne.n	8009fa6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f92:	f383 8811 	msr	BASEPRI, r3
 8009f96:	f3bf 8f6f 	isb	sy
 8009f9a:	f3bf 8f4f 	dsb	sy
 8009f9e:	61fb      	str	r3, [r7, #28]
}
 8009fa0:	bf00      	nop
 8009fa2:	bf00      	nop
 8009fa4:	e7fd      	b.n	8009fa2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fac:	6850      	ldr	r0, [r2, #4]
 8009fae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fb0:	6892      	ldr	r2, [r2, #8]
 8009fb2:	4611      	mov	r1, r2
 8009fb4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	f2c0 80ae 	blt.w	800a11a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc4:	695b      	ldr	r3, [r3, #20]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d004      	beq.n	8009fd4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fcc:	3304      	adds	r3, #4
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f7fe f97c 	bl	80082cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009fd4:	463b      	mov	r3, r7
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f7ff ff6a 	bl	8009eb0 <prvSampleTimeNow>
 8009fdc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2b09      	cmp	r3, #9
 8009fe2:	f200 8097 	bhi.w	800a114 <prvProcessReceivedCommands+0x1a0>
 8009fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8009fec <prvProcessReceivedCommands+0x78>)
 8009fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fec:	0800a015 	.word	0x0800a015
 8009ff0:	0800a015 	.word	0x0800a015
 8009ff4:	0800a015 	.word	0x0800a015
 8009ff8:	0800a08b 	.word	0x0800a08b
 8009ffc:	0800a09f 	.word	0x0800a09f
 800a000:	0800a0eb 	.word	0x0800a0eb
 800a004:	0800a015 	.word	0x0800a015
 800a008:	0800a015 	.word	0x0800a015
 800a00c:	0800a08b 	.word	0x0800a08b
 800a010:	0800a09f 	.word	0x0800a09f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a016:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a01a:	f043 0301 	orr.w	r3, r3, #1
 800a01e:	b2da      	uxtb	r2, r3
 800a020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a022:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a026:	68ba      	ldr	r2, [r7, #8]
 800a028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a02a:	699b      	ldr	r3, [r3, #24]
 800a02c:	18d1      	adds	r1, r2, r3
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a032:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a034:	f7ff ff5c 	bl	8009ef0 <prvInsertTimerInActiveList>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d06c      	beq.n	800a118 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a03e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a040:	6a1b      	ldr	r3, [r3, #32]
 800a042:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a044:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a048:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a04c:	f003 0304 	and.w	r3, r3, #4
 800a050:	2b00      	cmp	r3, #0
 800a052:	d061      	beq.n	800a118 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a054:	68ba      	ldr	r2, [r7, #8]
 800a056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a058:	699b      	ldr	r3, [r3, #24]
 800a05a:	441a      	add	r2, r3
 800a05c:	2300      	movs	r3, #0
 800a05e:	9300      	str	r3, [sp, #0]
 800a060:	2300      	movs	r3, #0
 800a062:	2100      	movs	r1, #0
 800a064:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a066:	f7ff fe01 	bl	8009c6c <xTimerGenericCommand>
 800a06a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a06c:	6a3b      	ldr	r3, [r7, #32]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d152      	bne.n	800a118 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a076:	f383 8811 	msr	BASEPRI, r3
 800a07a:	f3bf 8f6f 	isb	sy
 800a07e:	f3bf 8f4f 	dsb	sy
 800a082:	61bb      	str	r3, [r7, #24]
}
 800a084:	bf00      	nop
 800a086:	bf00      	nop
 800a088:	e7fd      	b.n	800a086 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a08c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a090:	f023 0301 	bic.w	r3, r3, #1
 800a094:	b2da      	uxtb	r2, r3
 800a096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a098:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a09c:	e03d      	b.n	800a11a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0a4:	f043 0301 	orr.w	r3, r3, #1
 800a0a8:	b2da      	uxtb	r2, r3
 800a0aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a0b0:	68ba      	ldr	r2, [r7, #8]
 800a0b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b8:	699b      	ldr	r3, [r3, #24]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d10b      	bne.n	800a0d6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a0be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c2:	f383 8811 	msr	BASEPRI, r3
 800a0c6:	f3bf 8f6f 	isb	sy
 800a0ca:	f3bf 8f4f 	dsb	sy
 800a0ce:	617b      	str	r3, [r7, #20]
}
 800a0d0:	bf00      	nop
 800a0d2:	bf00      	nop
 800a0d4:	e7fd      	b.n	800a0d2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a0d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d8:	699a      	ldr	r2, [r3, #24]
 800a0da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0dc:	18d1      	adds	r1, r2, r3
 800a0de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0e4:	f7ff ff04 	bl	8009ef0 <prvInsertTimerInActiveList>
					break;
 800a0e8:	e017      	b.n	800a11a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a0ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0f0:	f003 0302 	and.w	r3, r3, #2
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d103      	bne.n	800a100 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a0f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0fa:	f000 fbe5 	bl	800a8c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a0fe:	e00c      	b.n	800a11a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a102:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a106:	f023 0301 	bic.w	r3, r3, #1
 800a10a:	b2da      	uxtb	r2, r3
 800a10c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a10e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a112:	e002      	b.n	800a11a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a114:	bf00      	nop
 800a116:	e000      	b.n	800a11a <prvProcessReceivedCommands+0x1a6>
					break;
 800a118:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a11a:	4b08      	ldr	r3, [pc, #32]	@ (800a13c <prvProcessReceivedCommands+0x1c8>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	1d39      	adds	r1, r7, #4
 800a120:	2200      	movs	r2, #0
 800a122:	4618      	mov	r0, r3
 800a124:	f7fe fba6 	bl	8008874 <xQueueReceive>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	f47f af26 	bne.w	8009f7c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a130:	bf00      	nop
 800a132:	bf00      	nop
 800a134:	3730      	adds	r7, #48	@ 0x30
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
 800a13a:	bf00      	nop
 800a13c:	20008480 	.word	0x20008480

0800a140 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b088      	sub	sp, #32
 800a144:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a146:	e049      	b.n	800a1dc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a148:	4b2e      	ldr	r3, [pc, #184]	@ (800a204 <prvSwitchTimerLists+0xc4>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	68db      	ldr	r3, [r3, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a152:	4b2c      	ldr	r3, [pc, #176]	@ (800a204 <prvSwitchTimerLists+0xc4>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	68db      	ldr	r3, [r3, #12]
 800a158:	68db      	ldr	r3, [r3, #12]
 800a15a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	3304      	adds	r3, #4
 800a160:	4618      	mov	r0, r3
 800a162:	f7fe f8b3 	bl	80082cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	6a1b      	ldr	r3, [r3, #32]
 800a16a:	68f8      	ldr	r0, [r7, #12]
 800a16c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a174:	f003 0304 	and.w	r3, r3, #4
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d02f      	beq.n	800a1dc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	699b      	ldr	r3, [r3, #24]
 800a180:	693a      	ldr	r2, [r7, #16]
 800a182:	4413      	add	r3, r2
 800a184:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a186:	68ba      	ldr	r2, [r7, #8]
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d90e      	bls.n	800a1ac <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	68ba      	ldr	r2, [r7, #8]
 800a192:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	68fa      	ldr	r2, [r7, #12]
 800a198:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a19a:	4b1a      	ldr	r3, [pc, #104]	@ (800a204 <prvSwitchTimerLists+0xc4>)
 800a19c:	681a      	ldr	r2, [r3, #0]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	3304      	adds	r3, #4
 800a1a2:	4619      	mov	r1, r3
 800a1a4:	4610      	mov	r0, r2
 800a1a6:	f7fe f858 	bl	800825a <vListInsert>
 800a1aa:	e017      	b.n	800a1dc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	9300      	str	r3, [sp, #0]
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	693a      	ldr	r2, [r7, #16]
 800a1b4:	2100      	movs	r1, #0
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	f7ff fd58 	bl	8009c6c <xTimerGenericCommand>
 800a1bc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d10b      	bne.n	800a1dc <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a1c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c8:	f383 8811 	msr	BASEPRI, r3
 800a1cc:	f3bf 8f6f 	isb	sy
 800a1d0:	f3bf 8f4f 	dsb	sy
 800a1d4:	603b      	str	r3, [r7, #0]
}
 800a1d6:	bf00      	nop
 800a1d8:	bf00      	nop
 800a1da:	e7fd      	b.n	800a1d8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1dc:	4b09      	ldr	r3, [pc, #36]	@ (800a204 <prvSwitchTimerLists+0xc4>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d1b0      	bne.n	800a148 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a1e6:	4b07      	ldr	r3, [pc, #28]	@ (800a204 <prvSwitchTimerLists+0xc4>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a1ec:	4b06      	ldr	r3, [pc, #24]	@ (800a208 <prvSwitchTimerLists+0xc8>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a04      	ldr	r2, [pc, #16]	@ (800a204 <prvSwitchTimerLists+0xc4>)
 800a1f2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a1f4:	4a04      	ldr	r2, [pc, #16]	@ (800a208 <prvSwitchTimerLists+0xc8>)
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	6013      	str	r3, [r2, #0]
}
 800a1fa:	bf00      	nop
 800a1fc:	3718      	adds	r7, #24
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop
 800a204:	20008478 	.word	0x20008478
 800a208:	2000847c 	.word	0x2000847c

0800a20c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b082      	sub	sp, #8
 800a210:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a212:	f000 f969 	bl	800a4e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a216:	4b15      	ldr	r3, [pc, #84]	@ (800a26c <prvCheckForValidListAndQueue+0x60>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d120      	bne.n	800a260 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a21e:	4814      	ldr	r0, [pc, #80]	@ (800a270 <prvCheckForValidListAndQueue+0x64>)
 800a220:	f7fd ffca 	bl	80081b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a224:	4813      	ldr	r0, [pc, #76]	@ (800a274 <prvCheckForValidListAndQueue+0x68>)
 800a226:	f7fd ffc7 	bl	80081b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a22a:	4b13      	ldr	r3, [pc, #76]	@ (800a278 <prvCheckForValidListAndQueue+0x6c>)
 800a22c:	4a10      	ldr	r2, [pc, #64]	@ (800a270 <prvCheckForValidListAndQueue+0x64>)
 800a22e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a230:	4b12      	ldr	r3, [pc, #72]	@ (800a27c <prvCheckForValidListAndQueue+0x70>)
 800a232:	4a10      	ldr	r2, [pc, #64]	@ (800a274 <prvCheckForValidListAndQueue+0x68>)
 800a234:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a236:	2300      	movs	r3, #0
 800a238:	9300      	str	r3, [sp, #0]
 800a23a:	4b11      	ldr	r3, [pc, #68]	@ (800a280 <prvCheckForValidListAndQueue+0x74>)
 800a23c:	4a11      	ldr	r2, [pc, #68]	@ (800a284 <prvCheckForValidListAndQueue+0x78>)
 800a23e:	2110      	movs	r1, #16
 800a240:	200a      	movs	r0, #10
 800a242:	f7fe f8d7 	bl	80083f4 <xQueueGenericCreateStatic>
 800a246:	4603      	mov	r3, r0
 800a248:	4a08      	ldr	r2, [pc, #32]	@ (800a26c <prvCheckForValidListAndQueue+0x60>)
 800a24a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a24c:	4b07      	ldr	r3, [pc, #28]	@ (800a26c <prvCheckForValidListAndQueue+0x60>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d005      	beq.n	800a260 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a254:	4b05      	ldr	r3, [pc, #20]	@ (800a26c <prvCheckForValidListAndQueue+0x60>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	490b      	ldr	r1, [pc, #44]	@ (800a288 <prvCheckForValidListAndQueue+0x7c>)
 800a25a:	4618      	mov	r0, r3
 800a25c:	f7fe fcfc 	bl	8008c58 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a260:	f000 f974 	bl	800a54c <vPortExitCritical>
}
 800a264:	bf00      	nop
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	bf00      	nop
 800a26c:	20008480 	.word	0x20008480
 800a270:	20008450 	.word	0x20008450
 800a274:	20008464 	.word	0x20008464
 800a278:	20008478 	.word	0x20008478
 800a27c:	2000847c 	.word	0x2000847c
 800a280:	2000852c 	.word	0x2000852c
 800a284:	2000848c 	.word	0x2000848c
 800a288:	0801f2f0 	.word	0x0801f2f0

0800a28c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a28c:	b480      	push	{r7}
 800a28e:	b085      	sub	sp, #20
 800a290:	af00      	add	r7, sp, #0
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	3b04      	subs	r3, #4
 800a29c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a2a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	3b04      	subs	r3, #4
 800a2aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	f023 0201 	bic.w	r2, r3, #1
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	3b04      	subs	r3, #4
 800a2ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a2bc:	4a0c      	ldr	r2, [pc, #48]	@ (800a2f0 <pxPortInitialiseStack+0x64>)
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	3b14      	subs	r3, #20
 800a2c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	3b04      	subs	r3, #4
 800a2d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	f06f 0202 	mvn.w	r2, #2
 800a2da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	3b20      	subs	r3, #32
 800a2e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3714      	adds	r7, #20
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr
 800a2f0:	0800a2f5 	.word	0x0800a2f5

0800a2f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b085      	sub	sp, #20
 800a2f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a2fe:	4b13      	ldr	r3, [pc, #76]	@ (800a34c <prvTaskExitError+0x58>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a306:	d00b      	beq.n	800a320 <prvTaskExitError+0x2c>
	__asm volatile
 800a308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a30c:	f383 8811 	msr	BASEPRI, r3
 800a310:	f3bf 8f6f 	isb	sy
 800a314:	f3bf 8f4f 	dsb	sy
 800a318:	60fb      	str	r3, [r7, #12]
}
 800a31a:	bf00      	nop
 800a31c:	bf00      	nop
 800a31e:	e7fd      	b.n	800a31c <prvTaskExitError+0x28>
	__asm volatile
 800a320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a324:	f383 8811 	msr	BASEPRI, r3
 800a328:	f3bf 8f6f 	isb	sy
 800a32c:	f3bf 8f4f 	dsb	sy
 800a330:	60bb      	str	r3, [r7, #8]
}
 800a332:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a334:	bf00      	nop
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d0fc      	beq.n	800a336 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a33c:	bf00      	nop
 800a33e:	bf00      	nop
 800a340:	3714      	adds	r7, #20
 800a342:	46bd      	mov	sp, r7
 800a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop
 800a34c:	20000018 	.word	0x20000018

0800a350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a350:	4b07      	ldr	r3, [pc, #28]	@ (800a370 <pxCurrentTCBConst2>)
 800a352:	6819      	ldr	r1, [r3, #0]
 800a354:	6808      	ldr	r0, [r1, #0]
 800a356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a35a:	f380 8809 	msr	PSP, r0
 800a35e:	f3bf 8f6f 	isb	sy
 800a362:	f04f 0000 	mov.w	r0, #0
 800a366:	f380 8811 	msr	BASEPRI, r0
 800a36a:	4770      	bx	lr
 800a36c:	f3af 8000 	nop.w

0800a370 <pxCurrentTCBConst2>:
 800a370:	20007f50 	.word	0x20007f50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a374:	bf00      	nop
 800a376:	bf00      	nop

0800a378 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a378:	4808      	ldr	r0, [pc, #32]	@ (800a39c <prvPortStartFirstTask+0x24>)
 800a37a:	6800      	ldr	r0, [r0, #0]
 800a37c:	6800      	ldr	r0, [r0, #0]
 800a37e:	f380 8808 	msr	MSP, r0
 800a382:	f04f 0000 	mov.w	r0, #0
 800a386:	f380 8814 	msr	CONTROL, r0
 800a38a:	b662      	cpsie	i
 800a38c:	b661      	cpsie	f
 800a38e:	f3bf 8f4f 	dsb	sy
 800a392:	f3bf 8f6f 	isb	sy
 800a396:	df00      	svc	0
 800a398:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a39a:	bf00      	nop
 800a39c:	e000ed08 	.word	0xe000ed08

0800a3a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b086      	sub	sp, #24
 800a3a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a3a6:	4b47      	ldr	r3, [pc, #284]	@ (800a4c4 <xPortStartScheduler+0x124>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a47      	ldr	r2, [pc, #284]	@ (800a4c8 <xPortStartScheduler+0x128>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d10b      	bne.n	800a3c8 <xPortStartScheduler+0x28>
	__asm volatile
 800a3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b4:	f383 8811 	msr	BASEPRI, r3
 800a3b8:	f3bf 8f6f 	isb	sy
 800a3bc:	f3bf 8f4f 	dsb	sy
 800a3c0:	60fb      	str	r3, [r7, #12]
}
 800a3c2:	bf00      	nop
 800a3c4:	bf00      	nop
 800a3c6:	e7fd      	b.n	800a3c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a3c8:	4b3e      	ldr	r3, [pc, #248]	@ (800a4c4 <xPortStartScheduler+0x124>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a3f      	ldr	r2, [pc, #252]	@ (800a4cc <xPortStartScheduler+0x12c>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d10b      	bne.n	800a3ea <xPortStartScheduler+0x4a>
	__asm volatile
 800a3d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d6:	f383 8811 	msr	BASEPRI, r3
 800a3da:	f3bf 8f6f 	isb	sy
 800a3de:	f3bf 8f4f 	dsb	sy
 800a3e2:	613b      	str	r3, [r7, #16]
}
 800a3e4:	bf00      	nop
 800a3e6:	bf00      	nop
 800a3e8:	e7fd      	b.n	800a3e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a3ea:	4b39      	ldr	r3, [pc, #228]	@ (800a4d0 <xPortStartScheduler+0x130>)
 800a3ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a3ee:	697b      	ldr	r3, [r7, #20]
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	b2db      	uxtb	r3, r3
 800a3f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	22ff      	movs	r2, #255	@ 0xff
 800a3fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	b2db      	uxtb	r3, r3
 800a402:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a404:	78fb      	ldrb	r3, [r7, #3]
 800a406:	b2db      	uxtb	r3, r3
 800a408:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a40c:	b2da      	uxtb	r2, r3
 800a40e:	4b31      	ldr	r3, [pc, #196]	@ (800a4d4 <xPortStartScheduler+0x134>)
 800a410:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a412:	4b31      	ldr	r3, [pc, #196]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a414:	2207      	movs	r2, #7
 800a416:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a418:	e009      	b.n	800a42e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a41a:	4b2f      	ldr	r3, [pc, #188]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	3b01      	subs	r3, #1
 800a420:	4a2d      	ldr	r2, [pc, #180]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a422:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a424:	78fb      	ldrb	r3, [r7, #3]
 800a426:	b2db      	uxtb	r3, r3
 800a428:	005b      	lsls	r3, r3, #1
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a42e:	78fb      	ldrb	r3, [r7, #3]
 800a430:	b2db      	uxtb	r3, r3
 800a432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a436:	2b80      	cmp	r3, #128	@ 0x80
 800a438:	d0ef      	beq.n	800a41a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a43a:	4b27      	ldr	r3, [pc, #156]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f1c3 0307 	rsb	r3, r3, #7
 800a442:	2b04      	cmp	r3, #4
 800a444:	d00b      	beq.n	800a45e <xPortStartScheduler+0xbe>
	__asm volatile
 800a446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44a:	f383 8811 	msr	BASEPRI, r3
 800a44e:	f3bf 8f6f 	isb	sy
 800a452:	f3bf 8f4f 	dsb	sy
 800a456:	60bb      	str	r3, [r7, #8]
}
 800a458:	bf00      	nop
 800a45a:	bf00      	nop
 800a45c:	e7fd      	b.n	800a45a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a45e:	4b1e      	ldr	r3, [pc, #120]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	021b      	lsls	r3, r3, #8
 800a464:	4a1c      	ldr	r2, [pc, #112]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a466:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a468:	4b1b      	ldr	r3, [pc, #108]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a470:	4a19      	ldr	r2, [pc, #100]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a472:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	b2da      	uxtb	r2, r3
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a47c:	4b17      	ldr	r3, [pc, #92]	@ (800a4dc <xPortStartScheduler+0x13c>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a16      	ldr	r2, [pc, #88]	@ (800a4dc <xPortStartScheduler+0x13c>)
 800a482:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a486:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a488:	4b14      	ldr	r3, [pc, #80]	@ (800a4dc <xPortStartScheduler+0x13c>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	4a13      	ldr	r2, [pc, #76]	@ (800a4dc <xPortStartScheduler+0x13c>)
 800a48e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a492:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a494:	f000 f8da 	bl	800a64c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a498:	4b11      	ldr	r3, [pc, #68]	@ (800a4e0 <xPortStartScheduler+0x140>)
 800a49a:	2200      	movs	r2, #0
 800a49c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a49e:	f000 f8f9 	bl	800a694 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a4a2:	4b10      	ldr	r3, [pc, #64]	@ (800a4e4 <xPortStartScheduler+0x144>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4a0f      	ldr	r2, [pc, #60]	@ (800a4e4 <xPortStartScheduler+0x144>)
 800a4a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a4ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a4ae:	f7ff ff63 	bl	800a378 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a4b2:	f7ff f809 	bl	80094c8 <vTaskSwitchContext>
	prvTaskExitError();
 800a4b6:	f7ff ff1d 	bl	800a2f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a4ba:	2300      	movs	r3, #0
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3718      	adds	r7, #24
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}
 800a4c4:	e000ed00 	.word	0xe000ed00
 800a4c8:	410fc271 	.word	0x410fc271
 800a4cc:	410fc270 	.word	0x410fc270
 800a4d0:	e000e400 	.word	0xe000e400
 800a4d4:	2000857c 	.word	0x2000857c
 800a4d8:	20008580 	.word	0x20008580
 800a4dc:	e000ed20 	.word	0xe000ed20
 800a4e0:	20000018 	.word	0x20000018
 800a4e4:	e000ef34 	.word	0xe000ef34

0800a4e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f2:	f383 8811 	msr	BASEPRI, r3
 800a4f6:	f3bf 8f6f 	isb	sy
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	607b      	str	r3, [r7, #4]
}
 800a500:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a502:	4b10      	ldr	r3, [pc, #64]	@ (800a544 <vPortEnterCritical+0x5c>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	3301      	adds	r3, #1
 800a508:	4a0e      	ldr	r2, [pc, #56]	@ (800a544 <vPortEnterCritical+0x5c>)
 800a50a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a50c:	4b0d      	ldr	r3, [pc, #52]	@ (800a544 <vPortEnterCritical+0x5c>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2b01      	cmp	r3, #1
 800a512:	d110      	bne.n	800a536 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a514:	4b0c      	ldr	r3, [pc, #48]	@ (800a548 <vPortEnterCritical+0x60>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	b2db      	uxtb	r3, r3
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d00b      	beq.n	800a536 <vPortEnterCritical+0x4e>
	__asm volatile
 800a51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a522:	f383 8811 	msr	BASEPRI, r3
 800a526:	f3bf 8f6f 	isb	sy
 800a52a:	f3bf 8f4f 	dsb	sy
 800a52e:	603b      	str	r3, [r7, #0]
}
 800a530:	bf00      	nop
 800a532:	bf00      	nop
 800a534:	e7fd      	b.n	800a532 <vPortEnterCritical+0x4a>
	}
}
 800a536:	bf00      	nop
 800a538:	370c      	adds	r7, #12
 800a53a:	46bd      	mov	sp, r7
 800a53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a540:	4770      	bx	lr
 800a542:	bf00      	nop
 800a544:	20000018 	.word	0x20000018
 800a548:	e000ed04 	.word	0xe000ed04

0800a54c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a552:	4b12      	ldr	r3, [pc, #72]	@ (800a59c <vPortExitCritical+0x50>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d10b      	bne.n	800a572 <vPortExitCritical+0x26>
	__asm volatile
 800a55a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a55e:	f383 8811 	msr	BASEPRI, r3
 800a562:	f3bf 8f6f 	isb	sy
 800a566:	f3bf 8f4f 	dsb	sy
 800a56a:	607b      	str	r3, [r7, #4]
}
 800a56c:	bf00      	nop
 800a56e:	bf00      	nop
 800a570:	e7fd      	b.n	800a56e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a572:	4b0a      	ldr	r3, [pc, #40]	@ (800a59c <vPortExitCritical+0x50>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	3b01      	subs	r3, #1
 800a578:	4a08      	ldr	r2, [pc, #32]	@ (800a59c <vPortExitCritical+0x50>)
 800a57a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a57c:	4b07      	ldr	r3, [pc, #28]	@ (800a59c <vPortExitCritical+0x50>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d105      	bne.n	800a590 <vPortExitCritical+0x44>
 800a584:	2300      	movs	r3, #0
 800a586:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	f383 8811 	msr	BASEPRI, r3
}
 800a58e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr
 800a59c:	20000018 	.word	0x20000018

0800a5a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a5a0:	f3ef 8009 	mrs	r0, PSP
 800a5a4:	f3bf 8f6f 	isb	sy
 800a5a8:	4b15      	ldr	r3, [pc, #84]	@ (800a600 <pxCurrentTCBConst>)
 800a5aa:	681a      	ldr	r2, [r3, #0]
 800a5ac:	f01e 0f10 	tst.w	lr, #16
 800a5b0:	bf08      	it	eq
 800a5b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a5b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ba:	6010      	str	r0, [r2, #0]
 800a5bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a5c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a5c4:	f380 8811 	msr	BASEPRI, r0
 800a5c8:	f3bf 8f4f 	dsb	sy
 800a5cc:	f3bf 8f6f 	isb	sy
 800a5d0:	f7fe ff7a 	bl	80094c8 <vTaskSwitchContext>
 800a5d4:	f04f 0000 	mov.w	r0, #0
 800a5d8:	f380 8811 	msr	BASEPRI, r0
 800a5dc:	bc09      	pop	{r0, r3}
 800a5de:	6819      	ldr	r1, [r3, #0]
 800a5e0:	6808      	ldr	r0, [r1, #0]
 800a5e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5e6:	f01e 0f10 	tst.w	lr, #16
 800a5ea:	bf08      	it	eq
 800a5ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a5f0:	f380 8809 	msr	PSP, r0
 800a5f4:	f3bf 8f6f 	isb	sy
 800a5f8:	4770      	bx	lr
 800a5fa:	bf00      	nop
 800a5fc:	f3af 8000 	nop.w

0800a600 <pxCurrentTCBConst>:
 800a600:	20007f50 	.word	0x20007f50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a604:	bf00      	nop
 800a606:	bf00      	nop

0800a608 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b082      	sub	sp, #8
 800a60c:	af00      	add	r7, sp, #0
	__asm volatile
 800a60e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a612:	f383 8811 	msr	BASEPRI, r3
 800a616:	f3bf 8f6f 	isb	sy
 800a61a:	f3bf 8f4f 	dsb	sy
 800a61e:	607b      	str	r3, [r7, #4]
}
 800a620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a622:	f7fe fe97 	bl	8009354 <xTaskIncrementTick>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d003      	beq.n	800a634 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a62c:	4b06      	ldr	r3, [pc, #24]	@ (800a648 <xPortSysTickHandler+0x40>)
 800a62e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a632:	601a      	str	r2, [r3, #0]
 800a634:	2300      	movs	r3, #0
 800a636:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	f383 8811 	msr	BASEPRI, r3
}
 800a63e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a640:	bf00      	nop
 800a642:	3708      	adds	r7, #8
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}
 800a648:	e000ed04 	.word	0xe000ed04

0800a64c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a64c:	b480      	push	{r7}
 800a64e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a650:	4b0b      	ldr	r3, [pc, #44]	@ (800a680 <vPortSetupTimerInterrupt+0x34>)
 800a652:	2200      	movs	r2, #0
 800a654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a656:	4b0b      	ldr	r3, [pc, #44]	@ (800a684 <vPortSetupTimerInterrupt+0x38>)
 800a658:	2200      	movs	r2, #0
 800a65a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a65c:	4b0a      	ldr	r3, [pc, #40]	@ (800a688 <vPortSetupTimerInterrupt+0x3c>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a0a      	ldr	r2, [pc, #40]	@ (800a68c <vPortSetupTimerInterrupt+0x40>)
 800a662:	fba2 2303 	umull	r2, r3, r2, r3
 800a666:	099b      	lsrs	r3, r3, #6
 800a668:	4a09      	ldr	r2, [pc, #36]	@ (800a690 <vPortSetupTimerInterrupt+0x44>)
 800a66a:	3b01      	subs	r3, #1
 800a66c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a66e:	4b04      	ldr	r3, [pc, #16]	@ (800a680 <vPortSetupTimerInterrupt+0x34>)
 800a670:	2207      	movs	r2, #7
 800a672:	601a      	str	r2, [r3, #0]
}
 800a674:	bf00      	nop
 800a676:	46bd      	mov	sp, r7
 800a678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67c:	4770      	bx	lr
 800a67e:	bf00      	nop
 800a680:	e000e010 	.word	0xe000e010
 800a684:	e000e018 	.word	0xe000e018
 800a688:	2000000c 	.word	0x2000000c
 800a68c:	10624dd3 	.word	0x10624dd3
 800a690:	e000e014 	.word	0xe000e014

0800a694 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a694:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a6a4 <vPortEnableVFP+0x10>
 800a698:	6801      	ldr	r1, [r0, #0]
 800a69a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a69e:	6001      	str	r1, [r0, #0]
 800a6a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a6a2:	bf00      	nop
 800a6a4:	e000ed88 	.word	0xe000ed88

0800a6a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b085      	sub	sp, #20
 800a6ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a6ae:	f3ef 8305 	mrs	r3, IPSR
 800a6b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2b0f      	cmp	r3, #15
 800a6b8:	d915      	bls.n	800a6e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a6ba:	4a18      	ldr	r2, [pc, #96]	@ (800a71c <vPortValidateInterruptPriority+0x74>)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	4413      	add	r3, r2
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a6c4:	4b16      	ldr	r3, [pc, #88]	@ (800a720 <vPortValidateInterruptPriority+0x78>)
 800a6c6:	781b      	ldrb	r3, [r3, #0]
 800a6c8:	7afa      	ldrb	r2, [r7, #11]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d20b      	bcs.n	800a6e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d2:	f383 8811 	msr	BASEPRI, r3
 800a6d6:	f3bf 8f6f 	isb	sy
 800a6da:	f3bf 8f4f 	dsb	sy
 800a6de:	607b      	str	r3, [r7, #4]
}
 800a6e0:	bf00      	nop
 800a6e2:	bf00      	nop
 800a6e4:	e7fd      	b.n	800a6e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a6e6:	4b0f      	ldr	r3, [pc, #60]	@ (800a724 <vPortValidateInterruptPriority+0x7c>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a6ee:	4b0e      	ldr	r3, [pc, #56]	@ (800a728 <vPortValidateInterruptPriority+0x80>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d90b      	bls.n	800a70e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a6f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6fa:	f383 8811 	msr	BASEPRI, r3
 800a6fe:	f3bf 8f6f 	isb	sy
 800a702:	f3bf 8f4f 	dsb	sy
 800a706:	603b      	str	r3, [r7, #0]
}
 800a708:	bf00      	nop
 800a70a:	bf00      	nop
 800a70c:	e7fd      	b.n	800a70a <vPortValidateInterruptPriority+0x62>
	}
 800a70e:	bf00      	nop
 800a710:	3714      	adds	r7, #20
 800a712:	46bd      	mov	sp, r7
 800a714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a718:	4770      	bx	lr
 800a71a:	bf00      	nop
 800a71c:	e000e3f0 	.word	0xe000e3f0
 800a720:	2000857c 	.word	0x2000857c
 800a724:	e000ed0c 	.word	0xe000ed0c
 800a728:	20008580 	.word	0x20008580

0800a72c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b08a      	sub	sp, #40	@ 0x28
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a734:	2300      	movs	r3, #0
 800a736:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a738:	f7fe fd50 	bl	80091dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a73c:	4b5c      	ldr	r3, [pc, #368]	@ (800a8b0 <pvPortMalloc+0x184>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d101      	bne.n	800a748 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a744:	f000 f924 	bl	800a990 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a748:	4b5a      	ldr	r3, [pc, #360]	@ (800a8b4 <pvPortMalloc+0x188>)
 800a74a:	681a      	ldr	r2, [r3, #0]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	4013      	ands	r3, r2
 800a750:	2b00      	cmp	r3, #0
 800a752:	f040 8095 	bne.w	800a880 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d01e      	beq.n	800a79a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a75c:	2208      	movs	r2, #8
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	4413      	add	r3, r2
 800a762:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f003 0307 	and.w	r3, r3, #7
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d015      	beq.n	800a79a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f023 0307 	bic.w	r3, r3, #7
 800a774:	3308      	adds	r3, #8
 800a776:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f003 0307 	and.w	r3, r3, #7
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d00b      	beq.n	800a79a <pvPortMalloc+0x6e>
	__asm volatile
 800a782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a786:	f383 8811 	msr	BASEPRI, r3
 800a78a:	f3bf 8f6f 	isb	sy
 800a78e:	f3bf 8f4f 	dsb	sy
 800a792:	617b      	str	r3, [r7, #20]
}
 800a794:	bf00      	nop
 800a796:	bf00      	nop
 800a798:	e7fd      	b.n	800a796 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d06f      	beq.n	800a880 <pvPortMalloc+0x154>
 800a7a0:	4b45      	ldr	r3, [pc, #276]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d86a      	bhi.n	800a880 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a7aa:	4b44      	ldr	r3, [pc, #272]	@ (800a8bc <pvPortMalloc+0x190>)
 800a7ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a7ae:	4b43      	ldr	r3, [pc, #268]	@ (800a8bc <pvPortMalloc+0x190>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7b4:	e004      	b.n	800a7c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	687a      	ldr	r2, [r7, #4]
 800a7c6:	429a      	cmp	r2, r3
 800a7c8:	d903      	bls.n	800a7d2 <pvPortMalloc+0xa6>
 800a7ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d1f1      	bne.n	800a7b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a7d2:	4b37      	ldr	r3, [pc, #220]	@ (800a8b0 <pvPortMalloc+0x184>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d051      	beq.n	800a880 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a7dc:	6a3b      	ldr	r3, [r7, #32]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	2208      	movs	r2, #8
 800a7e2:	4413      	add	r3, r2
 800a7e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a7e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e8:	681a      	ldr	r2, [r3, #0]
 800a7ea:	6a3b      	ldr	r3, [r7, #32]
 800a7ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f0:	685a      	ldr	r2, [r3, #4]
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	1ad2      	subs	r2, r2, r3
 800a7f6:	2308      	movs	r3, #8
 800a7f8:	005b      	lsls	r3, r3, #1
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d920      	bls.n	800a840 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a7fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4413      	add	r3, r2
 800a804:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a806:	69bb      	ldr	r3, [r7, #24]
 800a808:	f003 0307 	and.w	r3, r3, #7
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d00b      	beq.n	800a828 <pvPortMalloc+0xfc>
	__asm volatile
 800a810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a814:	f383 8811 	msr	BASEPRI, r3
 800a818:	f3bf 8f6f 	isb	sy
 800a81c:	f3bf 8f4f 	dsb	sy
 800a820:	613b      	str	r3, [r7, #16]
}
 800a822:	bf00      	nop
 800a824:	bf00      	nop
 800a826:	e7fd      	b.n	800a824 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a82a:	685a      	ldr	r2, [r3, #4]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	1ad2      	subs	r2, r2, r3
 800a830:	69bb      	ldr	r3, [r7, #24]
 800a832:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a83a:	69b8      	ldr	r0, [r7, #24]
 800a83c:	f000 f90a 	bl	800aa54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a840:	4b1d      	ldr	r3, [pc, #116]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a842:	681a      	ldr	r2, [r3, #0]
 800a844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	1ad3      	subs	r3, r2, r3
 800a84a:	4a1b      	ldr	r2, [pc, #108]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a84c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a84e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	4b1b      	ldr	r3, [pc, #108]	@ (800a8c0 <pvPortMalloc+0x194>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	429a      	cmp	r2, r3
 800a858:	d203      	bcs.n	800a862 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a85a:	4b17      	ldr	r3, [pc, #92]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	4a18      	ldr	r2, [pc, #96]	@ (800a8c0 <pvPortMalloc+0x194>)
 800a860:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a864:	685a      	ldr	r2, [r3, #4]
 800a866:	4b13      	ldr	r3, [pc, #76]	@ (800a8b4 <pvPortMalloc+0x188>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	431a      	orrs	r2, r3
 800a86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a86e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a872:	2200      	movs	r2, #0
 800a874:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a876:	4b13      	ldr	r3, [pc, #76]	@ (800a8c4 <pvPortMalloc+0x198>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	3301      	adds	r3, #1
 800a87c:	4a11      	ldr	r2, [pc, #68]	@ (800a8c4 <pvPortMalloc+0x198>)
 800a87e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a880:	f7fe fcba 	bl	80091f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a884:	69fb      	ldr	r3, [r7, #28]
 800a886:	f003 0307 	and.w	r3, r3, #7
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00b      	beq.n	800a8a6 <pvPortMalloc+0x17a>
	__asm volatile
 800a88e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a892:	f383 8811 	msr	BASEPRI, r3
 800a896:	f3bf 8f6f 	isb	sy
 800a89a:	f3bf 8f4f 	dsb	sy
 800a89e:	60fb      	str	r3, [r7, #12]
}
 800a8a0:	bf00      	nop
 800a8a2:	bf00      	nop
 800a8a4:	e7fd      	b.n	800a8a2 <pvPortMalloc+0x176>
	return pvReturn;
 800a8a6:	69fb      	ldr	r3, [r7, #28]
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3728      	adds	r7, #40	@ 0x28
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}
 800a8b0:	2000c18c 	.word	0x2000c18c
 800a8b4:	2000c1a0 	.word	0x2000c1a0
 800a8b8:	2000c190 	.word	0x2000c190
 800a8bc:	2000c184 	.word	0x2000c184
 800a8c0:	2000c194 	.word	0x2000c194
 800a8c4:	2000c198 	.word	0x2000c198

0800a8c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b086      	sub	sp, #24
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d04f      	beq.n	800a97a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a8da:	2308      	movs	r3, #8
 800a8dc:	425b      	negs	r3, r3
 800a8de:	697a      	ldr	r2, [r7, #20]
 800a8e0:	4413      	add	r3, r2
 800a8e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	685a      	ldr	r2, [r3, #4]
 800a8ec:	4b25      	ldr	r3, [pc, #148]	@ (800a984 <vPortFree+0xbc>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4013      	ands	r3, r2
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d10b      	bne.n	800a90e <vPortFree+0x46>
	__asm volatile
 800a8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8fa:	f383 8811 	msr	BASEPRI, r3
 800a8fe:	f3bf 8f6f 	isb	sy
 800a902:	f3bf 8f4f 	dsb	sy
 800a906:	60fb      	str	r3, [r7, #12]
}
 800a908:	bf00      	nop
 800a90a:	bf00      	nop
 800a90c:	e7fd      	b.n	800a90a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d00b      	beq.n	800a92e <vPortFree+0x66>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a91a:	f383 8811 	msr	BASEPRI, r3
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	60bb      	str	r3, [r7, #8]
}
 800a928:	bf00      	nop
 800a92a:	bf00      	nop
 800a92c:	e7fd      	b.n	800a92a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	685a      	ldr	r2, [r3, #4]
 800a932:	4b14      	ldr	r3, [pc, #80]	@ (800a984 <vPortFree+0xbc>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4013      	ands	r3, r2
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d01e      	beq.n	800a97a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d11a      	bne.n	800a97a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	685a      	ldr	r2, [r3, #4]
 800a948:	4b0e      	ldr	r3, [pc, #56]	@ (800a984 <vPortFree+0xbc>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	43db      	mvns	r3, r3
 800a94e:	401a      	ands	r2, r3
 800a950:	693b      	ldr	r3, [r7, #16]
 800a952:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a954:	f7fe fc42 	bl	80091dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	685a      	ldr	r2, [r3, #4]
 800a95c:	4b0a      	ldr	r3, [pc, #40]	@ (800a988 <vPortFree+0xc0>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4413      	add	r3, r2
 800a962:	4a09      	ldr	r2, [pc, #36]	@ (800a988 <vPortFree+0xc0>)
 800a964:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a966:	6938      	ldr	r0, [r7, #16]
 800a968:	f000 f874 	bl	800aa54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a96c:	4b07      	ldr	r3, [pc, #28]	@ (800a98c <vPortFree+0xc4>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	3301      	adds	r3, #1
 800a972:	4a06      	ldr	r2, [pc, #24]	@ (800a98c <vPortFree+0xc4>)
 800a974:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a976:	f7fe fc3f 	bl	80091f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a97a:	bf00      	nop
 800a97c:	3718      	adds	r7, #24
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}
 800a982:	bf00      	nop
 800a984:	2000c1a0 	.word	0x2000c1a0
 800a988:	2000c190 	.word	0x2000c190
 800a98c:	2000c19c 	.word	0x2000c19c

0800a990 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a990:	b480      	push	{r7}
 800a992:	b085      	sub	sp, #20
 800a994:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a996:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a99a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a99c:	4b27      	ldr	r3, [pc, #156]	@ (800aa3c <prvHeapInit+0xac>)
 800a99e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	f003 0307 	and.w	r3, r3, #7
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00c      	beq.n	800a9c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	3307      	adds	r3, #7
 800a9ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	f023 0307 	bic.w	r3, r3, #7
 800a9b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a9b8:	68ba      	ldr	r2, [r7, #8]
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	1ad3      	subs	r3, r2, r3
 800a9be:	4a1f      	ldr	r2, [pc, #124]	@ (800aa3c <prvHeapInit+0xac>)
 800a9c0:	4413      	add	r3, r2
 800a9c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a9c8:	4a1d      	ldr	r2, [pc, #116]	@ (800aa40 <prvHeapInit+0xb0>)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a9ce:	4b1c      	ldr	r3, [pc, #112]	@ (800aa40 <prvHeapInit+0xb0>)
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68ba      	ldr	r2, [r7, #8]
 800a9d8:	4413      	add	r3, r2
 800a9da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a9dc:	2208      	movs	r2, #8
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	1a9b      	subs	r3, r3, r2
 800a9e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f023 0307 	bic.w	r3, r3, #7
 800a9ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	4a15      	ldr	r2, [pc, #84]	@ (800aa44 <prvHeapInit+0xb4>)
 800a9f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a9f2:	4b14      	ldr	r3, [pc, #80]	@ (800aa44 <prvHeapInit+0xb4>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a9fa:	4b12      	ldr	r3, [pc, #72]	@ (800aa44 <prvHeapInit+0xb4>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	68fa      	ldr	r2, [r7, #12]
 800aa0a:	1ad2      	subs	r2, r2, r3
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa10:	4b0c      	ldr	r3, [pc, #48]	@ (800aa44 <prvHeapInit+0xb4>)
 800aa12:	681a      	ldr	r2, [r3, #0]
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	4a0a      	ldr	r2, [pc, #40]	@ (800aa48 <prvHeapInit+0xb8>)
 800aa1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	4a09      	ldr	r2, [pc, #36]	@ (800aa4c <prvHeapInit+0xbc>)
 800aa26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa28:	4b09      	ldr	r3, [pc, #36]	@ (800aa50 <prvHeapInit+0xc0>)
 800aa2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aa2e:	601a      	str	r2, [r3, #0]
}
 800aa30:	bf00      	nop
 800aa32:	3714      	adds	r7, #20
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr
 800aa3c:	20008584 	.word	0x20008584
 800aa40:	2000c184 	.word	0x2000c184
 800aa44:	2000c18c 	.word	0x2000c18c
 800aa48:	2000c194 	.word	0x2000c194
 800aa4c:	2000c190 	.word	0x2000c190
 800aa50:	2000c1a0 	.word	0x2000c1a0

0800aa54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa54:	b480      	push	{r7}
 800aa56:	b085      	sub	sp, #20
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa5c:	4b28      	ldr	r3, [pc, #160]	@ (800ab00 <prvInsertBlockIntoFreeList+0xac>)
 800aa5e:	60fb      	str	r3, [r7, #12]
 800aa60:	e002      	b.n	800aa68 <prvInsertBlockIntoFreeList+0x14>
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	60fb      	str	r3, [r7, #12]
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d8f7      	bhi.n	800aa62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	685b      	ldr	r3, [r3, #4]
 800aa7a:	68ba      	ldr	r2, [r7, #8]
 800aa7c:	4413      	add	r3, r2
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d108      	bne.n	800aa96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	685a      	ldr	r2, [r3, #4]
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	441a      	add	r2, r3
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	68ba      	ldr	r2, [r7, #8]
 800aaa0:	441a      	add	r2, r3
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d118      	bne.n	800aadc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681a      	ldr	r2, [r3, #0]
 800aaae:	4b15      	ldr	r3, [pc, #84]	@ (800ab04 <prvInsertBlockIntoFreeList+0xb0>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d00d      	beq.n	800aad2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	685a      	ldr	r2, [r3, #4]
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	685b      	ldr	r3, [r3, #4]
 800aac0:	441a      	add	r2, r3
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	601a      	str	r2, [r3, #0]
 800aad0:	e008      	b.n	800aae4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aad2:	4b0c      	ldr	r3, [pc, #48]	@ (800ab04 <prvInsertBlockIntoFreeList+0xb0>)
 800aad4:	681a      	ldr	r2, [r3, #0]
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	601a      	str	r2, [r3, #0]
 800aada:	e003      	b.n	800aae4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	681a      	ldr	r2, [r3, #0]
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aae4:	68fa      	ldr	r2, [r7, #12]
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	429a      	cmp	r2, r3
 800aaea:	d002      	beq.n	800aaf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aaf2:	bf00      	nop
 800aaf4:	3714      	adds	r7, #20
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafc:	4770      	bx	lr
 800aafe:	bf00      	nop
 800ab00:	2000c184 	.word	0x2000c184
 800ab04:	2000c18c 	.word	0x2000c18c

0800ab08 <Motor_Init>:
						GPIO_TypeDef *_IN1_Port, uint16_t _IN1_Pin,
						GPIO_TypeDef *_IN2_Port, uint16_t _IN2_Pin,
						TIM_HandleTypeDef *htim_pwm, uint32_t Channel,
						TIM_HandleTypeDef *htim_encoder,
						float kp, float ki, float kd)
		{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b086      	sub	sp, #24
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6178      	str	r0, [r7, #20]
 800ab10:	60fa      	str	r2, [r7, #12]
 800ab12:	461a      	mov	r2, r3
 800ab14:	ed87 0a02 	vstr	s0, [r7, #8]
 800ab18:	edc7 0a01 	vstr	s1, [r7, #4]
 800ab1c:	ed87 1a00 	vstr	s2, [r7]
 800ab20:	460b      	mov	r3, r1
 800ab22:	74fb      	strb	r3, [r7, #19]
 800ab24:	4613      	mov	r3, r2
 800ab26:	823b      	strh	r3, [r7, #16]
			// G?n ID
			_motor->id = id;
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	7cfa      	ldrb	r2, [r7, #19]
 800ab2c:	701a      	strb	r2, [r3, #0]

			// Luu th?ng tin ch?n di?u khi?n chi?u
			_motor->IN1_Port = _IN1_Port;
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	68fa      	ldr	r2, [r7, #12]
 800ab32:	605a      	str	r2, [r3, #4]
			_motor->IN1_Pin  = _IN1_Pin;
 800ab34:	697b      	ldr	r3, [r7, #20]
 800ab36:	8a3a      	ldrh	r2, [r7, #16]
 800ab38:	811a      	strh	r2, [r3, #8]
			_motor->IN2_Port = _IN2_Port;
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	6a3a      	ldr	r2, [r7, #32]
 800ab3e:	60da      	str	r2, [r3, #12]
			_motor->IN2_Pin  = _IN2_Pin;
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ab44:	821a      	strh	r2, [r3, #16]

			// PWM
			_motor->htim_pwm = htim_pwm;
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab4a:	62da      	str	r2, [r3, #44]	@ 0x2c
			_motor->Channel  = Channel;
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab50:	631a      	str	r2, [r3, #48]	@ 0x30


			// Encoder
			_motor->htim_encoder = htim_encoder;
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab56:	615a      	str	r2, [r3, #20]
			_motor->encoder_count = 0;
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	831a      	strh	r2, [r3, #24]
			_motor->prev_count    = 0;
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	2200      	movs	r2, #0
 800ab62:	835a      	strh	r2, [r3, #26]
			_motor->delta_count   = 0;
 800ab64:	697b      	ldr	r3, [r7, #20]
 800ab66:	2200      	movs	r2, #0
 800ab68:	839a      	strh	r2, [r3, #28]
			_motor->progress_count = 0;
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	83da      	strh	r2, [r3, #30]

			// PID
			_motor->kp = kp;
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	68ba      	ldr	r2, [r7, #8]
 800ab74:	621a      	str	r2, [r3, #32]
			_motor->ki = ki;
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	625a      	str	r2, [r3, #36]	@ 0x24
			_motor->kd = kd;
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	683a      	ldr	r2, [r7, #0]
 800ab80:	629a      	str	r2, [r3, #40]	@ 0x28

			// Speed
			_motor->cur_speed    = 0.0;
 800ab82:	6979      	ldr	r1, [r7, #20]
 800ab84:	f04f 0200 	mov.w	r2, #0
 800ab88:	f04f 0300 	mov.w	r3, #0
 800ab8c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			_motor->target_speed = 0.0;
 800ab90:	6979      	ldr	r1, [r7, #20]
 800ab92:	f04f 0200 	mov.w	r2, #0
 800ab96:	f04f 0300 	mov.w	r3, #0
 800ab9a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
			_motor->Pid_output = 0.0;
 800ab9e:	6979      	ldr	r1, [r7, #20]
 800aba0:	f04f 0200 	mov.w	r2, #0
 800aba4:	f04f 0300 	mov.w	r3, #0
 800aba8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

			// Start PWM
			HAL_TIM_PWM_Start(_motor->htim_pwm, _motor->Channel);
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abb4:	4619      	mov	r1, r3
 800abb6:	4610      	mov	r0, r2
 800abb8:	f7fa fe88 	bl	80058cc <HAL_TIM_PWM_Start>

			// Kh?i d?ng Encoder
			HAL_TIM_Encoder_Start(_motor->htim_encoder, TIM_CHANNEL_ALL);
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	695b      	ldr	r3, [r3, #20]
 800abc0:	213c      	movs	r1, #60	@ 0x3c
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7fa ffd8 	bl	8005b78 <HAL_TIM_Encoder_Start>
		}
 800abc8:	bf00      	nop
 800abca:	3718      	adds	r7, #24
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <Motor_GetSpeed>:
		
void Motor_UpdateSpeed(Motor *_motor, float new);
void Motor_GetSpeed(Motor *_motor)
	{
 800abd0:	b5b0      	push	{r4, r5, r7, lr}
 800abd2:	b084      	sub	sp, #16
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
		_motor->encoder_count = __HAL_TIM_GET_COUNTER(_motor->htim_encoder);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	695b      	ldr	r3, [r3, #20]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abe0:	b21a      	sxth	r2, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	831a      	strh	r2, [r3, #24]
		_motor->delta_count = _motor->encoder_count - _motor->prev_count;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800abec:	b29a      	uxth	r2, r3
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800abf4:	b29b      	uxth	r3, r3
 800abf6:	1ad3      	subs	r3, r2, r3
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	b21a      	sxth	r2, r3
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	839a      	strh	r2, [r3, #28]
    int sign = (_motor->id == LEFT) ? 1 : -1;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	781b      	ldrb	r3, [r3, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d101      	bne.n	800ac0c <Motor_GetSpeed+0x3c>
 800ac08:	2301      	movs	r3, #1
 800ac0a:	e001      	b.n	800ac10 <Motor_GetSpeed+0x40>
 800ac0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac10:	60fb      	str	r3, [r7, #12]
		_motor->cur_speed = (sign)*( (double)(_motor->delta_count)/ ENCODER_PPR) * (60.0 / (2 / 1000.0)); 
 800ac12:	68f8      	ldr	r0, [r7, #12]
 800ac14:	f7f5 fc9e 	bl	8000554 <__aeabi_i2d>
 800ac18:	4604      	mov	r4, r0
 800ac1a:	460d      	mov	r5, r1
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800ac22:	4618      	mov	r0, r3
 800ac24:	f7f5 fc96 	bl	8000554 <__aeabi_i2d>
 800ac28:	f04f 0200 	mov.w	r2, #0
 800ac2c:	4b12      	ldr	r3, [pc, #72]	@ (800ac78 <Motor_GetSpeed+0xa8>)
 800ac2e:	f7f5 fe25 	bl	800087c <__aeabi_ddiv>
 800ac32:	4602      	mov	r2, r0
 800ac34:	460b      	mov	r3, r1
 800ac36:	4620      	mov	r0, r4
 800ac38:	4629      	mov	r1, r5
 800ac3a:	f7f5 fcf5 	bl	8000628 <__aeabi_dmul>
 800ac3e:	4602      	mov	r2, r0
 800ac40:	460b      	mov	r3, r1
 800ac42:	4610      	mov	r0, r2
 800ac44:	4619      	mov	r1, r3
 800ac46:	a30a      	add	r3, pc, #40	@ (adr r3, 800ac70 <Motor_GetSpeed+0xa0>)
 800ac48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4c:	f7f5 fcec 	bl	8000628 <__aeabi_dmul>
 800ac50:	4602      	mov	r2, r0
 800ac52:	460b      	mov	r3, r1
 800ac54:	6879      	ldr	r1, [r7, #4]
 800ac56:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		_motor->prev_count = _motor->encoder_count;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	835a      	strh	r2, [r3, #26]

	}
 800ac64:	bf00      	nop
 800ac66:	3710      	adds	r7, #16
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bdb0      	pop	{r4, r5, r7, pc}
 800ac6c:	f3af 8000 	nop.w
 800ac70:	00000000 	.word	0x00000000
 800ac74:	40dd4c00 	.word	0x40dd4c00
 800ac78:	4095e000 	.word	0x4095e000
 800ac7c:	00000000 	.word	0x00000000

0800ac80 <Motor_SetPwm>:
	
	
void Motor_SetPwm(Motor *motor)
	{
 800ac80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac84:	b083      	sub	sp, #12
 800ac86:	af00      	add	r7, sp, #0
 800ac88:	6078      	str	r0, [r7, #4]
		if(motor->Pid_output > 3199)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ac90:	a36f      	add	r3, pc, #444	@ (adr r3, 800ae50 <Motor_SetPwm+0x1d0>)
 800ac92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac96:	f7f5 ff57 	bl	8000b48 <__aeabi_dcmpgt>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d006      	beq.n	800acae <Motor_SetPwm+0x2e>
		{
			motor->Pid_output = 3199;
 800aca0:	6879      	ldr	r1, [r7, #4]
 800aca2:	a36b      	add	r3, pc, #428	@ (adr r3, 800ae50 <Motor_SetPwm+0x1d0>)
 800aca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 800acac:	e010      	b.n	800acd0 <Motor_SetPwm+0x50>
		}
		else if(motor->Pid_output < -3199)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800acb4:	a368      	add	r3, pc, #416	@ (adr r3, 800ae58 <Motor_SetPwm+0x1d8>)
 800acb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acba:	f7f5 ff27 	bl	8000b0c <__aeabi_dcmplt>
 800acbe:	4603      	mov	r3, r0
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d005      	beq.n	800acd0 <Motor_SetPwm+0x50>
		{
			motor->Pid_output = -3199;
 800acc4:	6879      	ldr	r1, [r7, #4]
 800acc6:	a364      	add	r3, pc, #400	@ (adr r3, 800ae58 <Motor_SetPwm+0x1d8>)
 800acc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800accc:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		}
	if(motor->id == RIGHT)
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	781b      	ldrb	r3, [r3, #0]
 800acd4:	2b01      	cmp	r3, #1
 800acd6:	d159      	bne.n	800ad8c <Motor_SetPwm+0x10c>
		{
			if(motor->Pid_output > 0)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800acde:	f04f 0200 	mov.w	r2, #0
 800ace2:	f04f 0300 	mov.w	r3, #0
 800ace6:	f7f5 ff2f 	bl	8000b48 <__aeabi_dcmpgt>
 800acea:	4603      	mov	r3, r0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d010      	beq.n	800ad12 <Motor_SetPwm+0x92>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6858      	ldr	r0, [r3, #4]
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	891b      	ldrh	r3, [r3, #8]
 800acf8:	2201      	movs	r2, #1
 800acfa:	4619      	mov	r1, r3
 800acfc:	f7f9 f81e 	bl	8003d3c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	68d8      	ldr	r0, [r3, #12]
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	8a1b      	ldrh	r3, [r3, #16]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	f7f9 f816 	bl	8003d3c <HAL_GPIO_WritePin>
 800ad10:	e02c      	b.n	800ad6c <Motor_SetPwm+0xec>
			}
			else if(motor->Pid_output < 0)
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ad18:	f04f 0200 	mov.w	r2, #0
 800ad1c:	f04f 0300 	mov.w	r3, #0
 800ad20:	f7f5 fef4 	bl	8000b0c <__aeabi_dcmplt>
 800ad24:	4603      	mov	r3, r0
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d010      	beq.n	800ad4c <Motor_SetPwm+0xcc>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6858      	ldr	r0, [r3, #4]
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	891b      	ldrh	r3, [r3, #8]
 800ad32:	2200      	movs	r2, #0
 800ad34:	4619      	mov	r1, r3
 800ad36:	f7f9 f801 	bl	8003d3c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	68d8      	ldr	r0, [r3, #12]
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	8a1b      	ldrh	r3, [r3, #16]
 800ad42:	2201      	movs	r2, #1
 800ad44:	4619      	mov	r1, r3
 800ad46:	f7f8 fff9 	bl	8003d3c <HAL_GPIO_WritePin>
 800ad4a:	e00f      	b.n	800ad6c <Motor_SetPwm+0xec>
			}
			else
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6858      	ldr	r0, [r3, #4]
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	891b      	ldrh	r3, [r3, #8]
 800ad54:	2200      	movs	r2, #0
 800ad56:	4619      	mov	r1, r3
 800ad58:	f7f8 fff0 	bl	8003d3c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	68d8      	ldr	r0, [r3, #12]
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	8a1b      	ldrh	r3, [r3, #16]
 800ad64:	2200      	movs	r2, #0
 800ad66:	4619      	mov	r1, r3
 800ad68:	f7f8 ffe8 	bl	8003d3c <HAL_GPIO_WritePin>
			}
			motor->htim_pwm->Instance->CCR2 =(uint32_t)((fabs)(motor->Pid_output) );
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800ad72:	4690      	mov	r8, r2
 800ad74:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad7c:	681c      	ldr	r4, [r3, #0]
 800ad7e:	4640      	mov	r0, r8
 800ad80:	4649      	mov	r1, r9
 800ad82:	f7f5 ff29 	bl	8000bd8 <__aeabi_d2uiz>
 800ad86:	4603      	mov	r3, r0
 800ad88:	63a3      	str	r3, [r4, #56]	@ 0x38
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );

		}


	}
 800ad8a:	e05c      	b.n	800ae46 <Motor_SetPwm+0x1c6>
		else if (motor->id == LEFT)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d158      	bne.n	800ae46 <Motor_SetPwm+0x1c6>
			if(motor->Pid_output > 0)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ad9a:	f04f 0200 	mov.w	r2, #0
 800ad9e:	f04f 0300 	mov.w	r3, #0
 800ada2:	f7f5 fed1 	bl	8000b48 <__aeabi_dcmpgt>
 800ada6:	4603      	mov	r3, r0
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d010      	beq.n	800adce <Motor_SetPwm+0x14e>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6858      	ldr	r0, [r3, #4]
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	891b      	ldrh	r3, [r3, #8]
 800adb4:	2200      	movs	r2, #0
 800adb6:	4619      	mov	r1, r3
 800adb8:	f7f8 ffc0 	bl	8003d3c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin,GPIO_PIN_SET);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	68d8      	ldr	r0, [r3, #12]
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	8a1b      	ldrh	r3, [r3, #16]
 800adc4:	2201      	movs	r2, #1
 800adc6:	4619      	mov	r1, r3
 800adc8:	f7f8 ffb8 	bl	8003d3c <HAL_GPIO_WritePin>
 800adcc:	e02c      	b.n	800ae28 <Motor_SetPwm+0x1a8>
			else if(motor->Pid_output < 0)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800add4:	f04f 0200 	mov.w	r2, #0
 800add8:	f04f 0300 	mov.w	r3, #0
 800addc:	f7f5 fe96 	bl	8000b0c <__aeabi_dcmplt>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d010      	beq.n	800ae08 <Motor_SetPwm+0x188>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6858      	ldr	r0, [r3, #4]
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	891b      	ldrh	r3, [r3, #8]
 800adee:	2201      	movs	r2, #1
 800adf0:	4619      	mov	r1, r3
 800adf2:	f7f8 ffa3 	bl	8003d3c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	68d8      	ldr	r0, [r3, #12]
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	8a1b      	ldrh	r3, [r3, #16]
 800adfe:	2200      	movs	r2, #0
 800ae00:	4619      	mov	r1, r3
 800ae02:	f7f8 ff9b 	bl	8003d3c <HAL_GPIO_WritePin>
 800ae06:	e00f      	b.n	800ae28 <Motor_SetPwm+0x1a8>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6858      	ldr	r0, [r3, #4]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	891b      	ldrh	r3, [r3, #8]
 800ae10:	2200      	movs	r2, #0
 800ae12:	4619      	mov	r1, r3
 800ae14:	f7f8 ff92 	bl	8003d3c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	68d8      	ldr	r0, [r3, #12]
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	8a1b      	ldrh	r3, [r3, #16]
 800ae20:	2200      	movs	r2, #0
 800ae22:	4619      	mov	r1, r3
 800ae24:	f7f8 ff8a 	bl	8003d3c <HAL_GPIO_WritePin>
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800ae2e:	4614      	mov	r4, r2
 800ae30:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae38:	681e      	ldr	r6, [r3, #0]
 800ae3a:	4620      	mov	r0, r4
 800ae3c:	4629      	mov	r1, r5
 800ae3e:	f7f5 fecb 	bl	8000bd8 <__aeabi_d2uiz>
 800ae42:	4603      	mov	r3, r0
 800ae44:	6373      	str	r3, [r6, #52]	@ 0x34
	}
 800ae46:	bf00      	nop
 800ae48:	370c      	adds	r7, #12
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae50:	00000000 	.word	0x00000000
 800ae54:	40a8fe00 	.word	0x40a8fe00
 800ae58:	00000000 	.word	0x00000000
 800ae5c:	c0a8fe00 	.word	0xc0a8fe00

0800ae60 <Motor_SetTarget>:
void Motor_SetTarget(Motor*motor, double target)
	{
 800ae60:	b480      	push	{r7}
 800ae62:	b085      	sub	sp, #20
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	60f8      	str	r0, [r7, #12]
 800ae68:	ed87 0b00 	vstr	d0, [r7]
		motor->target_speed = target;
 800ae6c:	68f9      	ldr	r1, [r7, #12]
 800ae6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae72:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	}
 800ae76:	bf00      	nop
 800ae78:	3714      	adds	r7, #20
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae80:	4770      	bx	lr
	...

0800ae84 <Drive_VW>:

void Drive_VW(Motor *mL, Motor *mR, float v_mps, float w_radps)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b08a      	sub	sp, #40	@ 0x28
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	60f8      	str	r0, [r7, #12]
 800ae8c:	60b9      	str	r1, [r7, #8]
 800ae8e:	ed87 0a01 	vstr	s0, [r7, #4]
 800ae92:	edc7 0a00 	vstr	s1, [r7]
    const float two_pi_R   = 2.0f * 3.1415926f * WHEEL_RADIUS_M;
 800ae96:	4b55      	ldr	r3, [pc, #340]	@ (800afec <Drive_VW+0x168>)
 800ae98:	617b      	str	r3, [r7, #20]

     vL = (2 * v_mps - w_radps * TRACK_WIDTH_M) / (2) ;   // [m/s]
 800ae9a:	edd7 7a01 	vldr	s15, [r7, #4]
 800ae9e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800aea2:	edd7 7a00 	vldr	s15, [r7]
 800aea6:	eddf 6a52 	vldr	s13, [pc, #328]	@ 800aff0 <Drive_VW+0x16c>
 800aeaa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800aeae:	ee37 7a67 	vsub.f32	s14, s14, s15
 800aeb2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800aeb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800aeba:	4b4e      	ldr	r3, [pc, #312]	@ (800aff4 <Drive_VW+0x170>)
 800aebc:	edc3 7a00 	vstr	s15, [r3]
     vR = (2 * v_mps + w_radps * TRACK_WIDTH_M) / (2);   // [m/s]
 800aec0:	edd7 7a01 	vldr	s15, [r7, #4]
 800aec4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800aec8:	edd7 7a00 	vldr	s15, [r7]
 800aecc:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800aff0 <Drive_VW+0x16c>
 800aed0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800aed4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aed8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800aedc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800aee0:	4b45      	ldr	r3, [pc, #276]	@ (800aff8 <Drive_VW+0x174>)
 800aee2:	edc3 7a00 	vstr	s15, [r3]

    double rpsL = (double)(vL / two_pi_R); // [rps]
 800aee6:	4b43      	ldr	r3, [pc, #268]	@ (800aff4 <Drive_VW+0x170>)
 800aee8:	ed93 7a00 	vldr	s14, [r3]
 800aeec:	edd7 7a05 	vldr	s15, [r7, #20]
 800aef0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800aef4:	ee16 0a90 	vmov	r0, s13
 800aef8:	f7f5 fb3e 	bl	8000578 <__aeabi_f2d>
 800aefc:	4602      	mov	r2, r0
 800aefe:	460b      	mov	r3, r1
 800af00:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double rpsR = (double)(vR / two_pi_R); // [rps]
 800af04:	4b3c      	ldr	r3, [pc, #240]	@ (800aff8 <Drive_VW+0x174>)
 800af06:	ed93 7a00 	vldr	s14, [r3]
 800af0a:	edd7 7a05 	vldr	s15, [r7, #20]
 800af0e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800af12:	ee16 0a90 	vmov	r0, s13
 800af16:	f7f5 fb2f 	bl	8000578 <__aeabi_f2d>
 800af1a:	4602      	mov	r2, r0
 800af1c:	460b      	mov	r3, r1
 800af1e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (rpsL >  MOTOR_RPS_MAX) rpsL =  MOTOR_RPS_MAX;
 800af22:	f04f 0200 	mov.w	r2, #0
 800af26:	4b35      	ldr	r3, [pc, #212]	@ (800affc <Drive_VW+0x178>)
 800af28:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800af2c:	f7f5 fe0c 	bl	8000b48 <__aeabi_dcmpgt>
 800af30:	4603      	mov	r3, r0
 800af32:	2b00      	cmp	r3, #0
 800af34:	d004      	beq.n	800af40 <Drive_VW+0xbc>
 800af36:	f04f 0200 	mov.w	r2, #0
 800af3a:	4b30      	ldr	r3, [pc, #192]	@ (800affc <Drive_VW+0x178>)
 800af3c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsL < -MOTOR_RPS_MAX) rpsL = -MOTOR_RPS_MAX;
 800af40:	f04f 0200 	mov.w	r2, #0
 800af44:	4b2e      	ldr	r3, [pc, #184]	@ (800b000 <Drive_VW+0x17c>)
 800af46:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800af4a:	f7f5 fddf 	bl	8000b0c <__aeabi_dcmplt>
 800af4e:	4603      	mov	r3, r0
 800af50:	2b00      	cmp	r3, #0
 800af52:	d004      	beq.n	800af5e <Drive_VW+0xda>
 800af54:	f04f 0200 	mov.w	r2, #0
 800af58:	4b29      	ldr	r3, [pc, #164]	@ (800b000 <Drive_VW+0x17c>)
 800af5a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsR >  MOTOR_RPS_MAX) rpsR =  MOTOR_RPS_MAX;
 800af5e:	f04f 0200 	mov.w	r2, #0
 800af62:	4b26      	ldr	r3, [pc, #152]	@ (800affc <Drive_VW+0x178>)
 800af64:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800af68:	f7f5 fdee 	bl	8000b48 <__aeabi_dcmpgt>
 800af6c:	4603      	mov	r3, r0
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d004      	beq.n	800af7c <Drive_VW+0xf8>
 800af72:	f04f 0200 	mov.w	r2, #0
 800af76:	4b21      	ldr	r3, [pc, #132]	@ (800affc <Drive_VW+0x178>)
 800af78:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (rpsR < -MOTOR_RPS_MAX) rpsR = -MOTOR_RPS_MAX;
 800af7c:	f04f 0200 	mov.w	r2, #0
 800af80:	4b1f      	ldr	r3, [pc, #124]	@ (800b000 <Drive_VW+0x17c>)
 800af82:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800af86:	f7f5 fdc1 	bl	8000b0c <__aeabi_dcmplt>
 800af8a:	4603      	mov	r3, r0
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d004      	beq.n	800af9a <Drive_VW+0x116>
 800af90:	f04f 0200 	mov.w	r2, #0
 800af94:	4b1a      	ldr	r3, [pc, #104]	@ (800b000 <Drive_VW+0x17c>)
 800af96:	e9c7 2306 	strd	r2, r3, [r7, #24]

    Motor_SetTarget(mL, 60*rpsL); // [rpm]
 800af9a:	f04f 0200 	mov.w	r2, #0
 800af9e:	4b19      	ldr	r3, [pc, #100]	@ (800b004 <Drive_VW+0x180>)
 800afa0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800afa4:	f7f5 fb40 	bl	8000628 <__aeabi_dmul>
 800afa8:	4602      	mov	r2, r0
 800afaa:	460b      	mov	r3, r1
 800afac:	ec43 2b17 	vmov	d7, r2, r3
 800afb0:	eeb0 0a47 	vmov.f32	s0, s14
 800afb4:	eef0 0a67 	vmov.f32	s1, s15
 800afb8:	68f8      	ldr	r0, [r7, #12]
 800afba:	f7ff ff51 	bl	800ae60 <Motor_SetTarget>
    Motor_SetTarget(mR, 60*rpsR); // [rpm]
 800afbe:	f04f 0200 	mov.w	r2, #0
 800afc2:	4b10      	ldr	r3, [pc, #64]	@ (800b004 <Drive_VW+0x180>)
 800afc4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800afc8:	f7f5 fb2e 	bl	8000628 <__aeabi_dmul>
 800afcc:	4602      	mov	r2, r0
 800afce:	460b      	mov	r3, r1
 800afd0:	ec43 2b17 	vmov	d7, r2, r3
 800afd4:	eeb0 0a47 	vmov.f32	s0, s14
 800afd8:	eef0 0a67 	vmov.f32	s1, s15
 800afdc:	68b8      	ldr	r0, [r7, #8]
 800afde:	f7ff ff3f 	bl	800ae60 <Motor_SetTarget>
}
 800afe2:	bf00      	nop
 800afe4:	3728      	adds	r7, #40	@ 0x28
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
 800afea:	bf00      	nop
 800afec:	3e5ac161 	.word	0x3e5ac161
 800aff0:	3e99999a 	.word	0x3e99999a
 800aff4:	2000c1a4 	.word	0x2000c1a4
 800aff8:	2000c1a8 	.word	0x2000c1a8
 800affc:	40160000 	.word	0x40160000
 800b000:	c0160000 	.word	0xc0160000
 800b004:	404e0000 	.word	0x404e0000

0800b008 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};
uint8_t check;
void MPU6050_Init(void)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b08c      	sub	sp, #48	@ 0x30
 800b00c:	af04      	add	r7, sp, #16
    uint8_t Data;
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 800b00e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b012:	9302      	str	r3, [sp, #8]
 800b014:	2301      	movs	r3, #1
 800b016:	9301      	str	r3, [sp, #4]
 800b018:	4b46      	ldr	r3, [pc, #280]	@ (800b134 <MPU6050_Init+0x12c>)
 800b01a:	9300      	str	r3, [sp, #0]
 800b01c:	2301      	movs	r3, #1
 800b01e:	2275      	movs	r2, #117	@ 0x75
 800b020:	21d0      	movs	r1, #208	@ 0xd0
 800b022:	4845      	ldr	r0, [pc, #276]	@ (800b138 <MPU6050_Init+0x130>)
 800b024:	f7f9 f912 	bl	800424c <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800b028:	4b42      	ldr	r3, [pc, #264]	@ (800b134 <MPU6050_Init+0x12c>)
 800b02a:	781b      	ldrb	r3, [r3, #0]
 800b02c:	2b68      	cmp	r3, #104	@ 0x68
 800b02e:	d140      	bne.n	800b0b2 <MPU6050_Init+0xaa>
    {
        Data = 0x00;
 800b030:	2300      	movs	r3, #0
 800b032:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800b034:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b038:	9302      	str	r3, [sp, #8]
 800b03a:	2301      	movs	r3, #1
 800b03c:	9301      	str	r3, [sp, #4]
 800b03e:	f107 031b 	add.w	r3, r7, #27
 800b042:	9300      	str	r3, [sp, #0]
 800b044:	2301      	movs	r3, #1
 800b046:	226b      	movs	r2, #107	@ 0x6b
 800b048:	21d0      	movs	r1, #208	@ 0xd0
 800b04a:	483b      	ldr	r0, [pc, #236]	@ (800b138 <MPU6050_Init+0x130>)
 800b04c:	f7f9 f804 	bl	8004058 <HAL_I2C_Mem_Write>

        Data = 0x07;
 800b050:	2307      	movs	r3, #7
 800b052:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 800b054:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b058:	9302      	str	r3, [sp, #8]
 800b05a:	2301      	movs	r3, #1
 800b05c:	9301      	str	r3, [sp, #4]
 800b05e:	f107 031b 	add.w	r3, r7, #27
 800b062:	9300      	str	r3, [sp, #0]
 800b064:	2301      	movs	r3, #1
 800b066:	2219      	movs	r2, #25
 800b068:	21d0      	movs	r1, #208	@ 0xd0
 800b06a:	4833      	ldr	r0, [pc, #204]	@ (800b138 <MPU6050_Init+0x130>)
 800b06c:	f7f8 fff4 	bl	8004058 <HAL_I2C_Mem_Write>

        Data = 0x00;
 800b070:	2300      	movs	r3, #0
 800b072:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800b074:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b078:	9302      	str	r3, [sp, #8]
 800b07a:	2301      	movs	r3, #1
 800b07c:	9301      	str	r3, [sp, #4]
 800b07e:	f107 031b 	add.w	r3, r7, #27
 800b082:	9300      	str	r3, [sp, #0]
 800b084:	2301      	movs	r3, #1
 800b086:	221c      	movs	r2, #28
 800b088:	21d0      	movs	r1, #208	@ 0xd0
 800b08a:	482b      	ldr	r0, [pc, #172]	@ (800b138 <MPU6050_Init+0x130>)
 800b08c:	f7f8 ffe4 	bl	8004058 <HAL_I2C_Mem_Write>

        Data = 0x00;
 800b090:	2300      	movs	r3, #0
 800b092:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800b094:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b098:	9302      	str	r3, [sp, #8]
 800b09a:	2301      	movs	r3, #1
 800b09c:	9301      	str	r3, [sp, #4]
 800b09e:	f107 031b 	add.w	r3, r7, #27
 800b0a2:	9300      	str	r3, [sp, #0]
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	221b      	movs	r2, #27
 800b0a8:	21d0      	movs	r1, #208	@ 0xd0
 800b0aa:	4823      	ldr	r0, [pc, #140]	@ (800b138 <MPU6050_Init+0x130>)
 800b0ac:	f7f8 ffd4 	bl	8004058 <HAL_I2C_Mem_Write>
    	}
    		MX_I2C1_Init();
    		MPU6050_Init();
    }

}
 800b0b0:	e03c      	b.n	800b12c <MPU6050_Init+0x124>
    	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b0b2:	1d3b      	adds	r3, r7, #4
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	601a      	str	r2, [r3, #0]
 800b0b8:	605a      	str	r2, [r3, #4]
 800b0ba:	609a      	str	r2, [r3, #8]
 800b0bc:	60da      	str	r2, [r3, #12]
 800b0be:	611a      	str	r2, [r3, #16]
        HAL_I2C_DeInit(&hi2c1);
 800b0c0:	481d      	ldr	r0, [pc, #116]	@ (800b138 <MPU6050_Init+0x130>)
 800b0c2:	f7f8 ff99 	bl	8003ff8 <HAL_I2C_DeInit>
    	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800b0c6:	2311      	movs	r3, #17
 800b0c8:	60bb      	str	r3, [r7, #8]
    	GPIO_InitStruct.Pin = GPIO_PIN_8;
 800b0ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b0ce:	607b      	str	r3, [r7, #4]
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	60fb      	str	r3, [r7, #12]
    	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	613b      	str	r3, [r7, #16]
    	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b0d8:	1d3b      	adds	r3, r7, #4
 800b0da:	4619      	mov	r1, r3
 800b0dc:	4817      	ldr	r0, [pc, #92]	@ (800b13c <MPU6050_Init+0x134>)
 800b0de:	f7f8 fbc5 	bl	800386c <HAL_GPIO_Init>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b0e8:	4814      	ldr	r0, [pc, #80]	@ (800b13c <MPU6050_Init+0x134>)
 800b0ea:	f7f8 fe27 	bl	8003d3c <HAL_GPIO_WritePin>
    	for (int i = 0; i < 10; i++) {
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	61fb      	str	r3, [r7, #28]
 800b0f2:	e014      	b.n	800b11e <MPU6050_Init+0x116>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b0fa:	4810      	ldr	r0, [pc, #64]	@ (800b13c <MPU6050_Init+0x134>)
 800b0fc:	f7f8 fe1e 	bl	8003d3c <HAL_GPIO_WritePin>
    		HAL_Delay(20);
 800b100:	2014      	movs	r0, #20
 800b102:	f7f7 fe7b 	bl	8002dfc <HAL_Delay>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b106:	2200      	movs	r2, #0
 800b108:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b10c:	480b      	ldr	r0, [pc, #44]	@ (800b13c <MPU6050_Init+0x134>)
 800b10e:	f7f8 fe15 	bl	8003d3c <HAL_GPIO_WritePin>
    		HAL_Delay(20);
 800b112:	2014      	movs	r0, #20
 800b114:	f7f7 fe72 	bl	8002dfc <HAL_Delay>
    	for (int i = 0; i < 10; i++) {
 800b118:	69fb      	ldr	r3, [r7, #28]
 800b11a:	3301      	adds	r3, #1
 800b11c:	61fb      	str	r3, [r7, #28]
 800b11e:	69fb      	ldr	r3, [r7, #28]
 800b120:	2b09      	cmp	r3, #9
 800b122:	dde7      	ble.n	800b0f4 <MPU6050_Init+0xec>
    		MX_I2C1_Init();
 800b124:	f7f6 fc82 	bl	8001a2c <MX_I2C1_Init>
    		MPU6050_Init();
 800b128:	f7ff ff6e 	bl	800b008 <MPU6050_Init>
}
 800b12c:	bf00      	nop
 800b12e:	3720      	adds	r7, #32
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}
 800b134:	2000c1b0 	.word	0x2000c1b0
 800b138:	20006b58 	.word	0x20006b58
 800b13c:	40020400 	.word	0x40020400

0800b140 <MPU6050_Read_Gyro>:
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
}

void MPU6050_Read_Gyro(MPU6050_t *DataStruct)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b088      	sub	sp, #32
 800b144:	af04      	add	r7, sp, #16
 800b146:	6078      	str	r0, [r7, #4]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from GYRO_XOUT_H register

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, i2c_timeout);
 800b148:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b14c:	9302      	str	r3, [sp, #8]
 800b14e:	2306      	movs	r3, #6
 800b150:	9301      	str	r3, [sp, #4]
 800b152:	f107 0308 	add.w	r3, r7, #8
 800b156:	9300      	str	r3, [sp, #0]
 800b158:	2301      	movs	r3, #1
 800b15a:	2243      	movs	r2, #67	@ 0x43
 800b15c:	21d0      	movs	r1, #208	@ 0xd0
 800b15e:	482c      	ldr	r0, [pc, #176]	@ (800b210 <MPU6050_Read_Gyro+0xd0>)
 800b160:	f7f9 f874 	bl	800424c <HAL_I2C_Mem_Read>

    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800b164:	7a3b      	ldrb	r3, [r7, #8]
 800b166:	b21b      	sxth	r3, r3
 800b168:	021b      	lsls	r3, r3, #8
 800b16a:	b21a      	sxth	r2, r3
 800b16c:	7a7b      	ldrb	r3, [r7, #9]
 800b16e:	b21b      	sxth	r3, r3
 800b170:	4313      	orrs	r3, r2
 800b172:	b21a      	sxth	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800b178:	7abb      	ldrb	r3, [r7, #10]
 800b17a:	b21b      	sxth	r3, r3
 800b17c:	021b      	lsls	r3, r3, #8
 800b17e:	b21a      	sxth	r2, r3
 800b180:	7afb      	ldrb	r3, [r7, #11]
 800b182:	b21b      	sxth	r3, r3
 800b184:	4313      	orrs	r3, r2
 800b186:	b21a      	sxth	r2, r3
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800b18c:	7b3b      	ldrb	r3, [r7, #12]
 800b18e:	b21b      	sxth	r3, r3
 800b190:	021b      	lsls	r3, r3, #8
 800b192:	b21a      	sxth	r2, r3
 800b194:	7b7b      	ldrb	r3, [r7, #13]
 800b196:	b21b      	sxth	r3, r3
 800b198:	4313      	orrs	r3, r2
 800b19a:	b21a      	sxth	r2, r3
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	849a      	strh	r2, [r3, #36]	@ 0x24
    /*** convert the RAW values into dps (?/s)
         we have to divide according to the Full scale value set in FS_SEL
         I have configured FS_SEL = 0. So I am dividing by 131.0
         for more details check GYRO_CONFIG Register              ****/

    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f7f5 f9d4 	bl	8000554 <__aeabi_i2d>
 800b1ac:	a316      	add	r3, pc, #88	@ (adr r3, 800b208 <MPU6050_Read_Gyro+0xc8>)
 800b1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b2:	f7f5 fb63 	bl	800087c <__aeabi_ddiv>
 800b1b6:	4602      	mov	r2, r0
 800b1b8:	460b      	mov	r3, r1
 800b1ba:	6879      	ldr	r1, [r7, #4]
 800b1bc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f7f5 f9c4 	bl	8000554 <__aeabi_i2d>
 800b1cc:	a30e      	add	r3, pc, #56	@ (adr r3, 800b208 <MPU6050_Read_Gyro+0xc8>)
 800b1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d2:	f7f5 fb53 	bl	800087c <__aeabi_ddiv>
 800b1d6:	4602      	mov	r2, r0
 800b1d8:	460b      	mov	r3, r1
 800b1da:	6879      	ldr	r1, [r7, #4]
 800b1dc:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7f5 f9b4 	bl	8000554 <__aeabi_i2d>
 800b1ec:	a306      	add	r3, pc, #24	@ (adr r3, 800b208 <MPU6050_Read_Gyro+0xc8>)
 800b1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1f2:	f7f5 fb43 	bl	800087c <__aeabi_ddiv>
 800b1f6:	4602      	mov	r2, r0
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	6879      	ldr	r1, [r7, #4]
 800b1fc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
}
 800b200:	bf00      	nop
 800b202:	3710      	adds	r7, #16
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}
 800b208:	00000000 	.word	0x00000000
 800b20c:	40606000 	.word	0x40606000
 800b210:	20006b58 	.word	0x20006b58

0800b214 <MPU6050_CalibGz>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}


void  MPU6050_CalibGz(MPU6050_t *DataStruct,uint16_t samples){
 800b214:	b580      	push	{r7, lr}
 800b216:	b086      	sub	sp, #24
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
 800b21c:	460b      	mov	r3, r1
 800b21e:	807b      	strh	r3, [r7, #2]
	double sum = 0.0;
 800b220:	f04f 0200 	mov.w	r2, #0
 800b224:	f04f 0300 	mov.w	r3, #0
 800b228:	e9c7 2304 	strd	r2, r3, [r7, #16]
	DataStruct->Gz_bias = 0 ;
 800b22c:	6879      	ldr	r1, [r7, #4]
 800b22e:	f04f 0200 	mov.w	r2, #0
 800b232:	f04f 0300 	mov.w	r3, #0
 800b236:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	for (uint16_t i = 0; i < samples; i++) {
 800b23a:	2300      	movs	r3, #0
 800b23c:	81fb      	strh	r3, [r7, #14]
 800b23e:	e01b      	b.n	800b278 <MPU6050_CalibGz+0x64>
        MPU6050_Read_Gyro(DataStruct);
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f7ff ff7d 	bl	800b140 <MPU6050_Read_Gyro>

        float gz_dps = DataStruct->Gz;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800b24c:	4610      	mov	r0, r2
 800b24e:	4619      	mov	r1, r3
 800b250:	f7f5 fce2 	bl	8000c18 <__aeabi_d2f>
 800b254:	4603      	mov	r3, r0
 800b256:	60bb      	str	r3, [r7, #8]

        sum += gz_dps;
 800b258:	68b8      	ldr	r0, [r7, #8]
 800b25a:	f7f5 f98d 	bl	8000578 <__aeabi_f2d>
 800b25e:	4602      	mov	r2, r0
 800b260:	460b      	mov	r3, r1
 800b262:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b266:	f7f5 f829 	bl	80002bc <__adddf3>
 800b26a:	4602      	mov	r2, r0
 800b26c:	460b      	mov	r3, r1
 800b26e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for (uint16_t i = 0; i < samples; i++) {
 800b272:	89fb      	ldrh	r3, [r7, #14]
 800b274:	3301      	adds	r3, #1
 800b276:	81fb      	strh	r3, [r7, #14]
 800b278:	89fa      	ldrh	r2, [r7, #14]
 800b27a:	887b      	ldrh	r3, [r7, #2]
 800b27c:	429a      	cmp	r2, r3
 800b27e:	d3df      	bcc.n	800b240 <MPU6050_CalibGz+0x2c>
		  // HAL_Delay(1);
	}
	DataStruct->Gz_bias = (float)(sum / samples);
 800b280:	887b      	ldrh	r3, [r7, #2]
 800b282:	4618      	mov	r0, r3
 800b284:	f7f5 f966 	bl	8000554 <__aeabi_i2d>
 800b288:	4602      	mov	r2, r0
 800b28a:	460b      	mov	r3, r1
 800b28c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b290:	f7f5 faf4 	bl	800087c <__aeabi_ddiv>
 800b294:	4602      	mov	r2, r0
 800b296:	460b      	mov	r3, r1
 800b298:	4610      	mov	r0, r2
 800b29a:	4619      	mov	r1, r3
 800b29c:	f7f5 fcbc 	bl	8000c18 <__aeabi_d2f>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	f7f5 f968 	bl	8000578 <__aeabi_f2d>
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	460b      	mov	r3, r1
 800b2ac:	6879      	ldr	r1, [r7, #4]
 800b2ae:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
}
 800b2b2:	bf00      	nop
 800b2b4:	3718      	adds	r7, #24
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	0000      	movs	r0, r0
 800b2bc:	0000      	movs	r0, r0
	...

0800b2c0 <MPU6050_Read_All>:


void MPU6050_Read_All(MPU6050_t *DataStruct)
{
 800b2c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b2c4:	b094      	sub	sp, #80	@ 0x50
 800b2c6:	af04      	add	r7, sp, #16
 800b2c8:	6078      	str	r0, [r7, #4]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800b2ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b2ce:	9302      	str	r3, [sp, #8]
 800b2d0:	230e      	movs	r3, #14
 800b2d2:	9301      	str	r3, [sp, #4]
 800b2d4:	f107 0308 	add.w	r3, r7, #8
 800b2d8:	9300      	str	r3, [sp, #0]
 800b2da:	2301      	movs	r3, #1
 800b2dc:	223b      	movs	r2, #59	@ 0x3b
 800b2de:	21d0      	movs	r1, #208	@ 0xd0
 800b2e0:	4891      	ldr	r0, [pc, #580]	@ (800b528 <MPU6050_Read_All+0x268>)
 800b2e2:	f7f8 ffb3 	bl	800424c <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800b2e6:	7a3b      	ldrb	r3, [r7, #8]
 800b2e8:	b21b      	sxth	r3, r3
 800b2ea:	021b      	lsls	r3, r3, #8
 800b2ec:	b21a      	sxth	r2, r3
 800b2ee:	7a7b      	ldrb	r3, [r7, #9]
 800b2f0:	b21b      	sxth	r3, r3
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	b21a      	sxth	r2, r3
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800b2fa:	7abb      	ldrb	r3, [r7, #10]
 800b2fc:	b21b      	sxth	r3, r3
 800b2fe:	021b      	lsls	r3, r3, #8
 800b300:	b21a      	sxth	r2, r3
 800b302:	7afb      	ldrb	r3, [r7, #11]
 800b304:	b21b      	sxth	r3, r3
 800b306:	4313      	orrs	r3, r2
 800b308:	b21a      	sxth	r2, r3
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800b30e:	7b3b      	ldrb	r3, [r7, #12]
 800b310:	b21b      	sxth	r3, r3
 800b312:	021b      	lsls	r3, r3, #8
 800b314:	b21a      	sxth	r2, r3
 800b316:	7b7b      	ldrb	r3, [r7, #13]
 800b318:	b21b      	sxth	r3, r3
 800b31a:	4313      	orrs	r3, r2
 800b31c:	b21a      	sxth	r2, r3
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 800b322:	7bbb      	ldrb	r3, [r7, #14]
 800b324:	b21b      	sxth	r3, r3
 800b326:	021b      	lsls	r3, r3, #8
 800b328:	b21a      	sxth	r2, r3
 800b32a:	7bfb      	ldrb	r3, [r7, #15]
 800b32c:	b21b      	sxth	r3, r3
 800b32e:	4313      	orrs	r3, r2
 800b330:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 800b332:	7c3b      	ldrb	r3, [r7, #16]
 800b334:	b21b      	sxth	r3, r3
 800b336:	021b      	lsls	r3, r3, #8
 800b338:	b21a      	sxth	r2, r3
 800b33a:	7c7b      	ldrb	r3, [r7, #17]
 800b33c:	b21b      	sxth	r3, r3
 800b33e:	4313      	orrs	r3, r2
 800b340:	b21a      	sxth	r2, r3
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 800b346:	7cbb      	ldrb	r3, [r7, #18]
 800b348:	b21b      	sxth	r3, r3
 800b34a:	021b      	lsls	r3, r3, #8
 800b34c:	b21a      	sxth	r2, r3
 800b34e:	7cfb      	ldrb	r3, [r7, #19]
 800b350:	b21b      	sxth	r3, r3
 800b352:	4313      	orrs	r3, r2
 800b354:	b21a      	sxth	r2, r3
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 800b35a:	7d3b      	ldrb	r3, [r7, #20]
 800b35c:	b21b      	sxth	r3, r3
 800b35e:	021b      	lsls	r3, r3, #8
 800b360:	b21a      	sxth	r2, r3
 800b362:	7d7b      	ldrb	r3, [r7, #21]
 800b364:	b21b      	sxth	r3, r3
 800b366:	4313      	orrs	r3, r2
 800b368:	b21a      	sxth	r2, r3
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b374:	4618      	mov	r0, r3
 800b376:	f7f5 f8ed 	bl	8000554 <__aeabi_i2d>
 800b37a:	f04f 0200 	mov.w	r2, #0
 800b37e:	4b6b      	ldr	r3, [pc, #428]	@ (800b52c <MPU6050_Read_All+0x26c>)
 800b380:	f7f5 fa7c 	bl	800087c <__aeabi_ddiv>
 800b384:	4602      	mov	r2, r0
 800b386:	460b      	mov	r3, r1
 800b388:	6879      	ldr	r1, [r7, #4]
 800b38a:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b394:	4618      	mov	r0, r3
 800b396:	f7f5 f8dd 	bl	8000554 <__aeabi_i2d>
 800b39a:	f04f 0200 	mov.w	r2, #0
 800b39e:	4b63      	ldr	r3, [pc, #396]	@ (800b52c <MPU6050_Read_All+0x26c>)
 800b3a0:	f7f5 fa6c 	bl	800087c <__aeabi_ddiv>
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	460b      	mov	r3, r1
 800b3a8:	6879      	ldr	r1, [r7, #4]
 800b3aa:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f7f5 f8cd 	bl	8000554 <__aeabi_i2d>
 800b3ba:	a355      	add	r3, pc, #340	@ (adr r3, 800b510 <MPU6050_Read_All+0x250>)
 800b3bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c0:	f7f5 fa5c 	bl	800087c <__aeabi_ddiv>
 800b3c4:	4602      	mov	r2, r0
 800b3c6:	460b      	mov	r3, r1
 800b3c8:	6879      	ldr	r1, [r7, #4]
 800b3ca:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 800b3ce:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800b3d2:	ee07 3a90 	vmov	s15, r3
 800b3d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b3da:	eddf 6a55 	vldr	s13, [pc, #340]	@ 800b530 <MPU6050_Read_All+0x270>
 800b3de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b3e2:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 800b534 <MPU6050_Read_All+0x274>
 800b3e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7f5 f8ac 	bl	8000554 <__aeabi_i2d>
 800b3fc:	a346      	add	r3, pc, #280	@ (adr r3, 800b518 <MPU6050_Read_All+0x258>)
 800b3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b402:	f7f5 fa3b 	bl	800087c <__aeabi_ddiv>
 800b406:	4602      	mov	r2, r0
 800b408:	460b      	mov	r3, r1
 800b40a:	6879      	ldr	r1, [r7, #4]
 800b40c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800b416:	4618      	mov	r0, r3
 800b418:	f7f5 f89c 	bl	8000554 <__aeabi_i2d>
 800b41c:	a33e      	add	r3, pc, #248	@ (adr r3, 800b518 <MPU6050_Read_All+0x258>)
 800b41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b422:	f7f5 fa2b 	bl	800087c <__aeabi_ddiv>
 800b426:	4602      	mov	r2, r0
 800b428:	460b      	mov	r3, r1
 800b42a:	6879      	ldr	r1, [r7, #4]
 800b42c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800b436:	4618      	mov	r0, r3
 800b438:	f7f5 f88c 	bl	8000554 <__aeabi_i2d>
 800b43c:	a336      	add	r3, pc, #216	@ (adr r3, 800b518 <MPU6050_Read_All+0x258>)
 800b43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b442:	f7f5 fa1b 	bl	800087c <__aeabi_ddiv>
 800b446:	4602      	mov	r2, r0
 800b448:	460b      	mov	r3, r1
 800b44a:	6879      	ldr	r1, [r7, #4]
 800b44c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 800b450:	f7f7 fcc8 	bl	8002de4 <HAL_GetTick>
 800b454:	4602      	mov	r2, r0
 800b456:	4b38      	ldr	r3, [pc, #224]	@ (800b538 <MPU6050_Read_All+0x278>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	1ad3      	subs	r3, r2, r3
 800b45c:	4618      	mov	r0, r3
 800b45e:	f7f5 f869 	bl	8000534 <__aeabi_ui2d>
 800b462:	f04f 0200 	mov.w	r2, #0
 800b466:	4b35      	ldr	r3, [pc, #212]	@ (800b53c <MPU6050_Read_All+0x27c>)
 800b468:	f7f5 fa08 	bl	800087c <__aeabi_ddiv>
 800b46c:	4602      	mov	r2, r0
 800b46e:	460b      	mov	r3, r1
 800b470:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 800b474:	f7f7 fcb6 	bl	8002de4 <HAL_GetTick>
 800b478:	4603      	mov	r3, r0
 800b47a:	4a2f      	ldr	r2, [pc, #188]	@ (800b538 <MPU6050_Read_All+0x278>)
 800b47c:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b484:	461a      	mov	r2, r3
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b48c:	fb03 f202 	mul.w	r2, r3, r2
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b496:	4619      	mov	r1, r3
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b49e:	fb01 f303 	mul.w	r3, r1, r3
 800b4a2:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	f7f5 f855 	bl	8000554 <__aeabi_i2d>
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	460b      	mov	r3, r1
 800b4ae:	ec43 2b10 	vmov	d0, r2, r3
 800b4b2:	f012 fac7 	bl	801da44 <sqrt>
 800b4b6:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 800b4ba:	f04f 0200 	mov.w	r2, #0
 800b4be:	f04f 0300 	mov.w	r3, #0
 800b4c2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b4c6:	f7f5 fb17 	bl	8000af8 <__aeabi_dcmpeq>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d137      	bne.n	800b540 <MPU6050_Read_All+0x280>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	f7f5 f83c 	bl	8000554 <__aeabi_i2d>
 800b4dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b4e0:	f7f5 f9cc 	bl	800087c <__aeabi_ddiv>
 800b4e4:	4602      	mov	r2, r0
 800b4e6:	460b      	mov	r3, r1
 800b4e8:	ec43 2b17 	vmov	d7, r2, r3
 800b4ec:	eeb0 0a47 	vmov.f32	s0, s14
 800b4f0:	eef0 0a67 	vmov.f32	s1, s15
 800b4f4:	f012 fad4 	bl	801daa0 <atan>
 800b4f8:	ec51 0b10 	vmov	r0, r1, d0
 800b4fc:	a308      	add	r3, pc, #32	@ (adr r3, 800b520 <MPU6050_Read_All+0x260>)
 800b4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b502:	f7f5 f891 	bl	8000628 <__aeabi_dmul>
 800b506:	4602      	mov	r2, r0
 800b508:	460b      	mov	r3, r1
 800b50a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 800b50e:	e01d      	b.n	800b54c <MPU6050_Read_All+0x28c>
 800b510:	00000000 	.word	0x00000000
 800b514:	40cc2900 	.word	0x40cc2900
 800b518:	00000000 	.word	0x00000000
 800b51c:	40606000 	.word	0x40606000
 800b520:	1a63c1f8 	.word	0x1a63c1f8
 800b524:	404ca5dc 	.word	0x404ca5dc
 800b528:	20006b58 	.word	0x20006b58
 800b52c:	40d00000 	.word	0x40d00000
 800b530:	43aa0000 	.word	0x43aa0000
 800b534:	42121eb8 	.word	0x42121eb8
 800b538:	2000c1ac 	.word	0x2000c1ac
 800b53c:	408f4000 	.word	0x408f4000
    }
    else
    {
        roll = 0.0;
 800b540:	f04f 0200 	mov.w	r2, #0
 800b544:	f04f 0300 	mov.w	r3, #0
 800b548:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b552:	425b      	negs	r3, r3
 800b554:	4618      	mov	r0, r3
 800b556:	f7f4 fffd 	bl	8000554 <__aeabi_i2d>
 800b55a:	4682      	mov	sl, r0
 800b55c:	468b      	mov	fp, r1
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b564:	4618      	mov	r0, r3
 800b566:	f7f4 fff5 	bl	8000554 <__aeabi_i2d>
 800b56a:	4602      	mov	r2, r0
 800b56c:	460b      	mov	r3, r1
 800b56e:	ec43 2b11 	vmov	d1, r2, r3
 800b572:	ec4b ab10 	vmov	d0, sl, fp
 800b576:	f012 fa63 	bl	801da40 <atan2>
 800b57a:	ec51 0b10 	vmov	r0, r1, d0
 800b57e:	a356      	add	r3, pc, #344	@ (adr r3, 800b6d8 <MPU6050_Read_All+0x418>)
 800b580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b584:	f7f5 f850 	bl	8000628 <__aeabi_dmul>
 800b588:	4602      	mov	r2, r0
 800b58a:	460b      	mov	r3, r1
 800b58c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 800b590:	f04f 0200 	mov.w	r2, #0
 800b594:	4b4c      	ldr	r3, [pc, #304]	@ (800b6c8 <MPU6050_Read_All+0x408>)
 800b596:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b59a:	f7f5 fab7 	bl	8000b0c <__aeabi_dcmplt>
 800b59e:	4603      	mov	r3, r0
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d00a      	beq.n	800b5ba <MPU6050_Read_All+0x2fa>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800b5aa:	f04f 0200 	mov.w	r2, #0
 800b5ae:	4b47      	ldr	r3, [pc, #284]	@ (800b6cc <MPU6050_Read_All+0x40c>)
 800b5b0:	f7f5 faca 	bl	8000b48 <__aeabi_dcmpgt>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d114      	bne.n	800b5e4 <MPU6050_Read_All+0x324>
 800b5ba:	f04f 0200 	mov.w	r2, #0
 800b5be:	4b43      	ldr	r3, [pc, #268]	@ (800b6cc <MPU6050_Read_All+0x40c>)
 800b5c0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b5c4:	f7f5 fac0 	bl	8000b48 <__aeabi_dcmpgt>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d015      	beq.n	800b5fa <MPU6050_Read_All+0x33a>
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800b5d4:	f04f 0200 	mov.w	r2, #0
 800b5d8:	4b3b      	ldr	r3, [pc, #236]	@ (800b6c8 <MPU6050_Read_All+0x408>)
 800b5da:	f7f5 fa97 	bl	8000b0c <__aeabi_dcmplt>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d00a      	beq.n	800b5fa <MPU6050_Read_All+0x33a>
    {
        KalmanY.angle = pitch;
 800b5e4:	493a      	ldr	r1, [pc, #232]	@ (800b6d0 <MPU6050_Read_All+0x410>)
 800b5e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b5ea:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 800b5ee:	6879      	ldr	r1, [r7, #4]
 800b5f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b5f4:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 800b5f8:	e014      	b.n	800b624 <MPU6050_Read_All+0x364>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 800b600:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800b604:	eeb0 1a47 	vmov.f32	s2, s14
 800b608:	eef0 1a67 	vmov.f32	s3, s15
 800b60c:	ed97 0b06 	vldr	d0, [r7, #24]
 800b610:	482f      	ldr	r0, [pc, #188]	@ (800b6d0 <MPU6050_Read_All+0x410>)
 800b612:	f000 f865 	bl	800b6e0 <Kalman_getAngle>
 800b616:	eeb0 7a40 	vmov.f32	s14, s0
 800b61a:	eef0 7a60 	vmov.f32	s15, s1
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	ed83 7b16 	vstr	d7, [r3, #88]	@ 0x58
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800b62a:	4690      	mov	r8, r2
 800b62c:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800b630:	f04f 0200 	mov.w	r2, #0
 800b634:	4b25      	ldr	r3, [pc, #148]	@ (800b6cc <MPU6050_Read_All+0x40c>)
 800b636:	4640      	mov	r0, r8
 800b638:	4649      	mov	r1, r9
 800b63a:	f7f5 fa85 	bl	8000b48 <__aeabi_dcmpgt>
 800b63e:	4603      	mov	r3, r0
 800b640:	2b00      	cmp	r3, #0
 800b642:	d008      	beq.n	800b656 <MPU6050_Read_All+0x396>
        DataStruct->Gx = -DataStruct->Gx;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800b64a:	4614      	mov	r4, r2
 800b64c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 800b65c:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800b660:	eeb0 1a47 	vmov.f32	s2, s14
 800b664:	eef0 1a67 	vmov.f32	s3, s15
 800b668:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 800b66c:	4819      	ldr	r0, [pc, #100]	@ (800b6d4 <MPU6050_Read_All+0x414>)
 800b66e:	f000 f837 	bl	800b6e0 <Kalman_getAngle>
 800b672:	eeb0 7a40 	vmov.f32	s14, s0
 800b676:	eef0 7a60 	vmov.f32	s15, s1
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50

    DataStruct->Yaw += (DataStruct->Gz - DataStruct->Gz_bias) * dt;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	e9d3 4518 	ldrd	r4, r5, [r3, #96]	@ 0x60
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800b692:	f7f4 fe11 	bl	80002b8 <__aeabi_dsub>
 800b696:	4602      	mov	r2, r0
 800b698:	460b      	mov	r3, r1
 800b69a:	4610      	mov	r0, r2
 800b69c:	4619      	mov	r1, r3
 800b69e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b6a2:	f7f4 ffc1 	bl	8000628 <__aeabi_dmul>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	4629      	mov	r1, r5
 800b6ae:	f7f4 fe05 	bl	80002bc <__adddf3>
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	6879      	ldr	r1, [r7, #4]
 800b6b8:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
}
 800b6bc:	bf00      	nop
 800b6be:	3740      	adds	r7, #64	@ 0x40
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b6c6:	bf00      	nop
 800b6c8:	c0568000 	.word	0xc0568000
 800b6cc:	40568000 	.word	0x40568000
 800b6d0:	20000068 	.word	0x20000068
 800b6d4:	20000020 	.word	0x20000020
 800b6d8:	1a63c1f8 	.word	0x1a63c1f8
 800b6dc:	404ca5dc 	.word	0x404ca5dc

0800b6e0 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 800b6e0:	b5b0      	push	{r4, r5, r7, lr}
 800b6e2:	b096      	sub	sp, #88	@ 0x58
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	61f8      	str	r0, [r7, #28]
 800b6e8:	ed87 0b04 	vstr	d0, [r7, #16]
 800b6ec:	ed87 1b02 	vstr	d1, [r7, #8]
 800b6f0:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 800b6f4:	69fb      	ldr	r3, [r7, #28]
 800b6f6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b6fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b6fe:	f7f4 fddb 	bl	80002b8 <__aeabi_dsub>
 800b702:	4602      	mov	r2, r0
 800b704:	460b      	mov	r3, r1
 800b706:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 800b70a:	69fb      	ldr	r3, [r7, #28]
 800b70c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800b710:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b714:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b718:	f7f4 ff86 	bl	8000628 <__aeabi_dmul>
 800b71c:	4602      	mov	r2, r0
 800b71e:	460b      	mov	r3, r1
 800b720:	4620      	mov	r0, r4
 800b722:	4629      	mov	r1, r5
 800b724:	f7f4 fdca 	bl	80002bc <__adddf3>
 800b728:	4602      	mov	r2, r0
 800b72a:	460b      	mov	r3, r1
 800b72c:	69f9      	ldr	r1, [r7, #28]
 800b72e:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800b732:	69fb      	ldr	r3, [r7, #28]
 800b734:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800b738:	69fb      	ldr	r3, [r7, #28]
 800b73a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b73e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b742:	f7f4 ff71 	bl	8000628 <__aeabi_dmul>
 800b746:	4602      	mov	r2, r0
 800b748:	460b      	mov	r3, r1
 800b74a:	4610      	mov	r0, r2
 800b74c:	4619      	mov	r1, r3
 800b74e:	69fb      	ldr	r3, [r7, #28]
 800b750:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800b754:	f7f4 fdb0 	bl	80002b8 <__aeabi_dsub>
 800b758:	4602      	mov	r2, r0
 800b75a:	460b      	mov	r3, r1
 800b75c:	4610      	mov	r0, r2
 800b75e:	4619      	mov	r1, r3
 800b760:	69fb      	ldr	r3, [r7, #28]
 800b762:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800b766:	f7f4 fda7 	bl	80002b8 <__aeabi_dsub>
 800b76a:	4602      	mov	r2, r0
 800b76c:	460b      	mov	r3, r1
 800b76e:	4610      	mov	r0, r2
 800b770:	4619      	mov	r1, r3
 800b772:	69fb      	ldr	r3, [r7, #28]
 800b774:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b778:	f7f4 fda0 	bl	80002bc <__adddf3>
 800b77c:	4602      	mov	r2, r0
 800b77e:	460b      	mov	r3, r1
 800b780:	4610      	mov	r0, r2
 800b782:	4619      	mov	r1, r3
 800b784:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b788:	f7f4 ff4e 	bl	8000628 <__aeabi_dmul>
 800b78c:	4602      	mov	r2, r0
 800b78e:	460b      	mov	r3, r1
 800b790:	4620      	mov	r0, r4
 800b792:	4629      	mov	r1, r5
 800b794:	f7f4 fd92 	bl	80002bc <__adddf3>
 800b798:	4602      	mov	r2, r0
 800b79a:	460b      	mov	r3, r1
 800b79c:	69f9      	ldr	r1, [r7, #28]
 800b79e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800b7a2:	69fb      	ldr	r3, [r7, #28]
 800b7a4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800b7a8:	69fb      	ldr	r3, [r7, #28]
 800b7aa:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b7ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7b2:	f7f4 ff39 	bl	8000628 <__aeabi_dmul>
 800b7b6:	4602      	mov	r2, r0
 800b7b8:	460b      	mov	r3, r1
 800b7ba:	4620      	mov	r0, r4
 800b7bc:	4629      	mov	r1, r5
 800b7be:	f7f4 fd7b 	bl	80002b8 <__aeabi_dsub>
 800b7c2:	4602      	mov	r2, r0
 800b7c4:	460b      	mov	r3, r1
 800b7c6:	69f9      	ldr	r1, [r7, #28]
 800b7c8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 800b7cc:	69fb      	ldr	r3, [r7, #28]
 800b7ce:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800b7d2:	69fb      	ldr	r3, [r7, #28]
 800b7d4:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b7d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7dc:	f7f4 ff24 	bl	8000628 <__aeabi_dmul>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	460b      	mov	r3, r1
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	4629      	mov	r1, r5
 800b7e8:	f7f4 fd66 	bl	80002b8 <__aeabi_dsub>
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	460b      	mov	r3, r1
 800b7f0:	69f9      	ldr	r1, [r7, #28]
 800b7f2:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800b7f6:	69fb      	ldr	r3, [r7, #28]
 800b7f8:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 800b7fc:	69fb      	ldr	r3, [r7, #28]
 800b7fe:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800b802:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b806:	f7f4 ff0f 	bl	8000628 <__aeabi_dmul>
 800b80a:	4602      	mov	r2, r0
 800b80c:	460b      	mov	r3, r1
 800b80e:	4620      	mov	r0, r4
 800b810:	4629      	mov	r1, r5
 800b812:	f7f4 fd53 	bl	80002bc <__adddf3>
 800b816:	4602      	mov	r2, r0
 800b818:	460b      	mov	r3, r1
 800b81a:	69f9      	ldr	r1, [r7, #28]
 800b81c:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800b820:	69fb      	ldr	r3, [r7, #28]
 800b822:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800b826:	69fb      	ldr	r3, [r7, #28]
 800b828:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b82c:	f7f4 fd46 	bl	80002bc <__adddf3>
 800b830:	4602      	mov	r2, r0
 800b832:	460b      	mov	r3, r1
 800b834:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800b838:	69fb      	ldr	r3, [r7, #28]
 800b83a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800b83e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b842:	f7f5 f81b 	bl	800087c <__aeabi_ddiv>
 800b846:	4602      	mov	r2, r0
 800b848:	460b      	mov	r3, r1
 800b84a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 800b84e:	69fb      	ldr	r3, [r7, #28]
 800b850:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800b854:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b858:	f7f5 f810 	bl	800087c <__aeabi_ddiv>
 800b85c:	4602      	mov	r2, r0
 800b85e:	460b      	mov	r3, r1
 800b860:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 800b864:	69fb      	ldr	r3, [r7, #28]
 800b866:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800b86a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b86e:	f7f4 fd23 	bl	80002b8 <__aeabi_dsub>
 800b872:	4602      	mov	r2, r0
 800b874:	460b      	mov	r3, r1
 800b876:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 800b87a:	69fb      	ldr	r3, [r7, #28]
 800b87c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800b880:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b884:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b888:	f7f4 fece 	bl	8000628 <__aeabi_dmul>
 800b88c:	4602      	mov	r2, r0
 800b88e:	460b      	mov	r3, r1
 800b890:	4620      	mov	r0, r4
 800b892:	4629      	mov	r1, r5
 800b894:	f7f4 fd12 	bl	80002bc <__adddf3>
 800b898:	4602      	mov	r2, r0
 800b89a:	460b      	mov	r3, r1
 800b89c:	69f9      	ldr	r1, [r7, #28]
 800b89e:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800b8a2:	69fb      	ldr	r3, [r7, #28]
 800b8a4:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800b8a8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b8ac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b8b0:	f7f4 feba 	bl	8000628 <__aeabi_dmul>
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	460b      	mov	r3, r1
 800b8b8:	4620      	mov	r0, r4
 800b8ba:	4629      	mov	r1, r5
 800b8bc:	f7f4 fcfe 	bl	80002bc <__adddf3>
 800b8c0:	4602      	mov	r2, r0
 800b8c2:	460b      	mov	r3, r1
 800b8c4:	69f9      	ldr	r1, [r7, #28]
 800b8c6:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800b8ca:	69fb      	ldr	r3, [r7, #28]
 800b8cc:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800b8d0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 800b8d4:	69fb      	ldr	r3, [r7, #28]
 800b8d6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800b8da:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 800b8de:	69fb      	ldr	r3, [r7, #28]
 800b8e0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800b8e4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b8e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b8ec:	f7f4 fe9c 	bl	8000628 <__aeabi_dmul>
 800b8f0:	4602      	mov	r2, r0
 800b8f2:	460b      	mov	r3, r1
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	4629      	mov	r1, r5
 800b8f8:	f7f4 fcde 	bl	80002b8 <__aeabi_dsub>
 800b8fc:	4602      	mov	r2, r0
 800b8fe:	460b      	mov	r3, r1
 800b900:	69f9      	ldr	r1, [r7, #28]
 800b902:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800b906:	69fb      	ldr	r3, [r7, #28]
 800b908:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800b90c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b910:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800b914:	f7f4 fe88 	bl	8000628 <__aeabi_dmul>
 800b918:	4602      	mov	r2, r0
 800b91a:	460b      	mov	r3, r1
 800b91c:	4620      	mov	r0, r4
 800b91e:	4629      	mov	r1, r5
 800b920:	f7f4 fcca 	bl	80002b8 <__aeabi_dsub>
 800b924:	4602      	mov	r2, r0
 800b926:	460b      	mov	r3, r1
 800b928:	69f9      	ldr	r1, [r7, #28]
 800b92a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800b92e:	69fb      	ldr	r3, [r7, #28]
 800b930:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800b934:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b938:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b93c:	f7f4 fe74 	bl	8000628 <__aeabi_dmul>
 800b940:	4602      	mov	r2, r0
 800b942:	460b      	mov	r3, r1
 800b944:	4620      	mov	r0, r4
 800b946:	4629      	mov	r1, r5
 800b948:	f7f4 fcb6 	bl	80002b8 <__aeabi_dsub>
 800b94c:	4602      	mov	r2, r0
 800b94e:	460b      	mov	r3, r1
 800b950:	69f9      	ldr	r1, [r7, #28]
 800b952:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800b956:	69fb      	ldr	r3, [r7, #28]
 800b958:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 800b95c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b960:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800b964:	f7f4 fe60 	bl	8000628 <__aeabi_dmul>
 800b968:	4602      	mov	r2, r0
 800b96a:	460b      	mov	r3, r1
 800b96c:	4620      	mov	r0, r4
 800b96e:	4629      	mov	r1, r5
 800b970:	f7f4 fca2 	bl	80002b8 <__aeabi_dsub>
 800b974:	4602      	mov	r2, r0
 800b976:	460b      	mov	r3, r1
 800b978:	69f9      	ldr	r1, [r7, #28]
 800b97a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 800b97e:	69fb      	ldr	r3, [r7, #28]
 800b980:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800b984:	ec43 2b17 	vmov	d7, r2, r3
};
 800b988:	eeb0 0a47 	vmov.f32	s0, s14
 800b98c:	eef0 0a67 	vmov.f32	s1, s15
 800b990:	3758      	adds	r7, #88	@ 0x58
 800b992:	46bd      	mov	sp, r7
 800b994:	bdb0      	pop	{r4, r5, r7, pc}

0800b996 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800b996:	b580      	push	{r7, lr}
 800b998:	b082      	sub	sp, #8
 800b99a:	af00      	add	r7, sp, #0
 800b99c:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a6:	6879      	ldr	r1, [r7, #4]
 800b9a8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b4:	6879      	ldr	r1, [r7, #4]
 800b9b6:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	if (uPID->OutputSum > uPID->OutMax)
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800b9c6:	f7f5 f8bf 	bl	8000b48 <__aeabi_dcmpgt>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d006      	beq.n	800b9de <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800b9d6:	6879      	ldr	r1, [r7, #4]
 800b9d8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 800b9dc:	e011      	b.n	800ba02 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800b9ea:	f7f5 f88f 	bl	8000b0c <__aeabi_dcmplt>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d100      	bne.n	800b9f6 <PID_Init+0x60>
}
 800b9f4:	e005      	b.n	800ba02 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800b9fc:	6879      	ldr	r1, [r7, #4]
 800b9fe:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 800ba02:	bf00      	nop
 800ba04:	3708      	adds	r7, #8
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}
 800ba0a:	0000      	movs	r0, r0
 800ba0c:	0000      	movs	r0, r0
	...

0800ba10 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b08a      	sub	sp, #40	@ 0x28
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6278      	str	r0, [r7, #36]	@ 0x24
 800ba18:	6239      	str	r1, [r7, #32]
 800ba1a:	61fa      	str	r2, [r7, #28]
 800ba1c:	61bb      	str	r3, [r7, #24]
 800ba1e:	ed87 0b04 	vstr	d0, [r7, #16]
 800ba22:	ed87 1b02 	vstr	d1, [r7, #8]
 800ba26:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800ba2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba2c:	69fa      	ldr	r2, [r7, #28]
 800ba2e:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 800ba30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba32:	6a3a      	ldr	r2, [r7, #32]
 800ba34:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 800ba36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba38:	69ba      	ldr	r2, [r7, #24]
 800ba3a:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800ba3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba3e:	2200      	movs	r2, #0
 800ba40:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 800ba42:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 800ba98 <PID+0x88>
 800ba46:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800baa0 <PID+0x90>
 800ba4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ba4c:	f000 f934 	bl	800bcb8 <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 800ba50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba52:	2264      	movs	r2, #100	@ 0x64
 800ba54:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 800ba56:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800ba5a:	4619      	mov	r1, r3
 800ba5c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ba5e:	f000 fa41 	bl	800bee4 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 800ba62:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ba66:	4619      	mov	r1, r3
 800ba68:	ed97 2b00 	vldr	d2, [r7]
 800ba6c:	ed97 1b02 	vldr	d1, [r7, #8]
 800ba70:	ed97 0b04 	vldr	d0, [r7, #16]
 800ba74:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ba76:	f000 f98d 	bl	800bd94 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800ba7a:	f7f7 f9b3 	bl	8002de4 <HAL_GetTick>
 800ba7e:	4602      	mov	r2, r0
 800ba80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba82:	689b      	ldr	r3, [r3, #8]
 800ba84:	1ad2      	subs	r2, r2, r3
 800ba86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba88:	605a      	str	r2, [r3, #4]

}
 800ba8a:	bf00      	nop
 800ba8c:	3728      	adds	r7, #40	@ 0x28
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	f3af 8000 	nop.w
 800ba98:	00000000 	.word	0x00000000
 800ba9c:	406fe000 	.word	0x406fe000
	...

0800baa8 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 800baa8:	b5b0      	push	{r4, r5, r7, lr}
 800baaa:	b08c      	sub	sp, #48	@ 0x30
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	785b      	ldrb	r3, [r3, #1]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d101      	bne.n	800babc <PID_Compute+0x14>
	{
		return _FALSE;
 800bab8:	2300      	movs	r3, #0
 800baba:	e0db      	b.n	800bc74 <PID_Compute+0x1cc>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 800babc:	f7f7 f992 	bl	8002de4 <HAL_GetTick>
 800bac0:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bac8:	1ad3      	subs	r3, r2, r3
 800baca:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	689b      	ldr	r3, [r3, #8]
 800bad0:	6a3a      	ldr	r2, [r7, #32]
 800bad2:	429a      	cmp	r2, r3
 800bad4:	f0c0 80cd 	bcc.w	800bc72 <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800badc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae0:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bae8:	e9d3 0100 	ldrd	r0, r1, [r3]
 800baec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800baf0:	f7f4 fbe2 	bl	80002b8 <__aeabi_dsub>
 800baf4:	4602      	mov	r2, r0
 800baf6:	460b      	mov	r3, r1
 800baf8:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800bb02:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bb06:	f7f4 fbd7 	bl	80002b8 <__aeabi_dsub>
 800bb0a:	4602      	mov	r2, r0
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800bb1e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bb22:	f7f4 fd81 	bl	8000628 <__aeabi_dmul>
 800bb26:	4602      	mov	r2, r0
 800bb28:	460b      	mov	r3, r1
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	4629      	mov	r1, r5
 800bb2e:	f7f4 fbc5 	bl	80002bc <__adddf3>
 800bb32:	4602      	mov	r2, r0
 800bb34:	460b      	mov	r3, r1
 800bb36:	6879      	ldr	r1, [r7, #4]
 800bb38:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	781b      	ldrb	r3, [r3, #0]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d114      	bne.n	800bb6e <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800bb50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bb54:	f7f4 fd68 	bl	8000628 <__aeabi_dmul>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	4620      	mov	r0, r4
 800bb5e:	4629      	mov	r1, r5
 800bb60:	f7f4 fbaa 	bl	80002b8 <__aeabi_dsub>
 800bb64:	4602      	mov	r2, r0
 800bb66:	460b      	mov	r3, r1
 800bb68:	6879      	ldr	r1, [r7, #4]
 800bb6a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bb7a:	f7f4 ffe5 	bl	8000b48 <__aeabi_dcmpgt>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d006      	beq.n	800bb92 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bb8a:	6879      	ldr	r1, [r7, #4]
 800bb8c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bb90:	e010      	b.n	800bbb4 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb9e:	f7f4 ffb5 	bl	8000b0c <__aeabi_dcmplt>
 800bba2:	4603      	mov	r3, r0
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d005      	beq.n	800bbb4 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bbae:	6879      	ldr	r1, [r7, #4]
 800bbb0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	781b      	ldrb	r3, [r3, #0]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d00b      	beq.n	800bbd4 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bbc2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bbc6:	f7f4 fd2f 	bl	8000628 <__aeabi_dmul>
 800bbca:	4602      	mov	r2, r0
 800bbcc:	460b      	mov	r3, r1
 800bbce:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bbd2:	e005      	b.n	800bbe0 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 800bbd4:	f04f 0200 	mov.w	r2, #0
 800bbd8:	f04f 0300 	mov.w	r3, #0
 800bbdc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800bbec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bbf0:	f7f4 fd1a 	bl	8000628 <__aeabi_dmul>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	4629      	mov	r1, r5
 800bbfc:	f7f4 fb5c 	bl	80002b8 <__aeabi_dsub>
 800bc00:	4602      	mov	r2, r0
 800bc02:	460b      	mov	r3, r1
 800bc04:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bc08:	f7f4 fb58 	bl	80002bc <__adddf3>
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	460b      	mov	r3, r1
 800bc10:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

		if (output > uPID->OutMax)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bc1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bc1e:	f7f4 ff93 	bl	8000b48 <__aeabi_dcmpgt>
 800bc22:	4603      	mov	r3, r0
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d005      	beq.n	800bc34 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bc2e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bc32:	e00e      	b.n	800bc52 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bc3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bc3e:	f7f4 ff65 	bl	8000b0c <__aeabi_dcmplt>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d004      	beq.n	800bc52 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bc4e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }

		*uPID->MyOutput = output;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bc56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800bc5a:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 800bc5e:	6879      	ldr	r1, [r7, #4]
 800bc60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bc64:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc6c:	605a      	str	r2, [r3, #4]

		return _TRUE;
 800bc6e:	2301      	movs	r3, #1
 800bc70:	e000      	b.n	800bc74 <PID_Compute+0x1cc>

	}
	else
	{
		return _FALSE;
 800bc72:	2300      	movs	r3, #0
	}

}
 800bc74:	4618      	mov	r0, r3
 800bc76:	3730      	adds	r7, #48	@ 0x30
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bdb0      	pop	{r4, r5, r7, pc}

0800bc7c <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b084      	sub	sp, #16
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
 800bc84:	460b      	mov	r3, r1
 800bc86:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 800bc88:	78fb      	ldrb	r3, [r7, #3]
 800bc8a:	2b01      	cmp	r3, #1
 800bc8c:	bf0c      	ite	eq
 800bc8e:	2301      	moveq	r3, #1
 800bc90:	2300      	movne	r3, #0
 800bc92:	b2db      	uxtb	r3, r3
 800bc94:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 800bc96:	7bfb      	ldrb	r3, [r7, #15]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d006      	beq.n	800bcaa <PID_SetMode+0x2e>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	785b      	ldrb	r3, [r3, #1]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d102      	bne.n	800bcaa <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f7ff fe76 	bl	800b996 <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	7bfa      	ldrb	r2, [r7, #15]
 800bcae:	705a      	strb	r2, [r3, #1]

}
 800bcb0:	bf00      	nop
 800bcb2:	3710      	adds	r7, #16
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}

0800bcb8 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b086      	sub	sp, #24
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6178      	str	r0, [r7, #20]
 800bcc0:	ed87 0b02 	vstr	d0, [r7, #8]
 800bcc4:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 800bcc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bccc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bcd0:	f7f4 ff30 	bl	8000b34 <__aeabi_dcmpge>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d158      	bne.n	800bd8c <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800bcda:	6979      	ldr	r1, [r7, #20]
 800bcdc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bce0:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 800bce4:	6979      	ldr	r1, [r7, #20]
 800bce6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcea:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 800bcee:	697b      	ldr	r3, [r7, #20]
 800bcf0:	785b      	ldrb	r3, [r3, #1]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d04b      	beq.n	800bd8e <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800bcf6:	697b      	ldr	r3, [r7, #20]
 800bcf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcfa:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd04:	f7f4 ff20 	bl	8000b48 <__aeabi_dcmpgt>
 800bd08:	4603      	mov	r3, r0
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d007      	beq.n	800bd1e <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bd12:	697b      	ldr	r3, [r7, #20]
 800bd14:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd18:	e9c1 2300 	strd	r2, r3, [r1]
 800bd1c:	e012      	b.n	800bd44 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd22:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bd26:	697b      	ldr	r3, [r7, #20]
 800bd28:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd2c:	f7f4 feee 	bl	8000b0c <__aeabi_dcmplt>
 800bd30:	4603      	mov	r3, r0
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d006      	beq.n	800bd44 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bd3a:	697b      	ldr	r3, [r7, #20]
 800bd3c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd40:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd50:	f7f4 fefa 	bl	8000b48 <__aeabi_dcmpgt>
 800bd54:	4603      	mov	r3, r0
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d006      	beq.n	800bd68 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd60:	6979      	ldr	r1, [r7, #20]
 800bd62:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bd66:	e012      	b.n	800bd8e <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd74:	f7f4 feca 	bl	8000b0c <__aeabi_dcmplt>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d007      	beq.n	800bd8e <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd84:	6979      	ldr	r1, [r7, #20]
 800bd86:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bd8a:	e000      	b.n	800bd8e <PID_SetOutputLimits+0xd6>
		return;
 800bd8c:	bf00      	nop
		}
		else { }

	}

}
 800bd8e:	3718      	adds	r7, #24
 800bd90:	46bd      	mov	sp, r7
 800bd92:	bd80      	pop	{r7, pc}

0800bd94 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b08a      	sub	sp, #40	@ 0x28
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	61f8      	str	r0, [r7, #28]
 800bd9c:	ed87 0b04 	vstr	d0, [r7, #16]
 800bda0:	ed87 1b02 	vstr	d1, [r7, #8]
 800bda4:	ed87 2b00 	vstr	d2, [r7]
 800bda8:	460b      	mov	r3, r1
 800bdaa:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 800bdac:	f04f 0200 	mov.w	r2, #0
 800bdb0:	f04f 0300 	mov.w	r3, #0
 800bdb4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bdb8:	f7f4 fea8 	bl	8000b0c <__aeabi_dcmplt>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	f040 8089 	bne.w	800bed6 <PID_SetTunings2+0x142>
 800bdc4:	f04f 0200 	mov.w	r2, #0
 800bdc8:	f04f 0300 	mov.w	r3, #0
 800bdcc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bdd0:	f7f4 fe9c 	bl	8000b0c <__aeabi_dcmplt>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d17d      	bne.n	800bed6 <PID_SetTunings2+0x142>
 800bdda:	f04f 0200 	mov.w	r2, #0
 800bdde:	f04f 0300 	mov.w	r3, #0
 800bde2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bde6:	f7f4 fe91 	bl	8000b0c <__aeabi_dcmplt>
 800bdea:	4603      	mov	r3, r0
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d172      	bne.n	800bed6 <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 800bdf0:	69fb      	ldr	r3, [r7, #28]
 800bdf2:	7efa      	ldrb	r2, [r7, #27]
 800bdf4:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800bdf6:	7efb      	ldrb	r3, [r7, #27]
 800bdf8:	2b01      	cmp	r3, #1
 800bdfa:	bf0c      	ite	eq
 800bdfc:	2301      	moveq	r3, #1
 800bdfe:	2300      	movne	r3, #0
 800be00:	b2db      	uxtb	r3, r3
 800be02:	461a      	mov	r2, r3
 800be04:	69fb      	ldr	r3, [r7, #28]
 800be06:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800be08:	69f9      	ldr	r1, [r7, #28]
 800be0a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800be0e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800be12:	69f9      	ldr	r1, [r7, #28]
 800be14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800be18:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 800be1c:	69f9      	ldr	r1, [r7, #28]
 800be1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be22:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800be26:	69fb      	ldr	r3, [r7, #28]
 800be28:	689b      	ldr	r3, [r3, #8]
 800be2a:	4618      	mov	r0, r3
 800be2c:	f7f4 fb82 	bl	8000534 <__aeabi_ui2d>
 800be30:	f04f 0200 	mov.w	r2, #0
 800be34:	4b2a      	ldr	r3, [pc, #168]	@ (800bee0 <PID_SetTunings2+0x14c>)
 800be36:	f7f4 fd21 	bl	800087c <__aeabi_ddiv>
 800be3a:	4602      	mov	r2, r0
 800be3c:	460b      	mov	r3, r1
 800be3e:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 800be42:	69f9      	ldr	r1, [r7, #28]
 800be44:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800be48:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 800be4c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800be50:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800be54:	f7f4 fbe8 	bl	8000628 <__aeabi_dmul>
 800be58:	4602      	mov	r2, r0
 800be5a:	460b      	mov	r3, r1
 800be5c:	69f9      	ldr	r1, [r7, #28]
 800be5e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 800be62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800be66:	e9d7 0100 	ldrd	r0, r1, [r7]
 800be6a:	f7f4 fd07 	bl	800087c <__aeabi_ddiv>
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	69f9      	ldr	r1, [r7, #28]
 800be74:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 800be78:	69fb      	ldr	r3, [r7, #28]
 800be7a:	78db      	ldrb	r3, [r3, #3]
 800be7c:	2b01      	cmp	r3, #1
 800be7e:	d12b      	bne.n	800bed8 <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 800be80:	69fb      	ldr	r3, [r7, #28]
 800be82:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800be86:	f04f 0000 	mov.w	r0, #0
 800be8a:	f04f 0100 	mov.w	r1, #0
 800be8e:	f7f4 fa13 	bl	80002b8 <__aeabi_dsub>
 800be92:	4602      	mov	r2, r0
 800be94:	460b      	mov	r3, r1
 800be96:	69f9      	ldr	r1, [r7, #28]
 800be98:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800be9c:	69fb      	ldr	r3, [r7, #28]
 800be9e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800bea2:	f04f 0000 	mov.w	r0, #0
 800bea6:	f04f 0100 	mov.w	r1, #0
 800beaa:	f7f4 fa05 	bl	80002b8 <__aeabi_dsub>
 800beae:	4602      	mov	r2, r0
 800beb0:	460b      	mov	r3, r1
 800beb2:	69f9      	ldr	r1, [r7, #28]
 800beb4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800beb8:	69fb      	ldr	r3, [r7, #28]
 800beba:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800bebe:	f04f 0000 	mov.w	r0, #0
 800bec2:	f04f 0100 	mov.w	r1, #0
 800bec6:	f7f4 f9f7 	bl	80002b8 <__aeabi_dsub>
 800beca:	4602      	mov	r2, r0
 800becc:	460b      	mov	r3, r1
 800bece:	69f9      	ldr	r1, [r7, #28]
 800bed0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 800bed4:	e000      	b.n	800bed8 <PID_SetTunings2+0x144>
		return;
 800bed6:	bf00      	nop

	}

}
 800bed8:	3728      	adds	r7, #40	@ 0x28
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}
 800bede:	bf00      	nop
 800bee0:	408f4000 	.word	0x408f4000

0800bee4 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void   PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b082      	sub	sp, #8
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
 800beec:	460b      	mov	r3, r1
 800beee:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	785b      	ldrb	r3, [r3, #1]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d02e      	beq.n	800bf56 <PID_SetControllerDirection+0x72>
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	78db      	ldrb	r3, [r3, #3]
 800befc:	78fa      	ldrb	r2, [r7, #3]
 800befe:	429a      	cmp	r2, r3
 800bf00:	d029      	beq.n	800bf56 <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bf08:	f04f 0000 	mov.w	r0, #0
 800bf0c:	f04f 0100 	mov.w	r1, #0
 800bf10:	f7f4 f9d2 	bl	80002b8 <__aeabi_dsub>
 800bf14:	4602      	mov	r2, r0
 800bf16:	460b      	mov	r3, r1
 800bf18:	6879      	ldr	r1, [r7, #4]
 800bf1a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800bf24:	f04f 0000 	mov.w	r0, #0
 800bf28:	f04f 0100 	mov.w	r1, #0
 800bf2c:	f7f4 f9c4 	bl	80002b8 <__aeabi_dsub>
 800bf30:	4602      	mov	r2, r0
 800bf32:	460b      	mov	r3, r1
 800bf34:	6879      	ldr	r1, [r7, #4]
 800bf36:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800bf40:	f04f 0000 	mov.w	r0, #0
 800bf44:	f04f 0100 	mov.w	r1, #0
 800bf48:	f7f4 f9b6 	bl	80002b8 <__aeabi_dsub>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	460b      	mov	r3, r1
 800bf50:	6879      	ldr	r1, [r7, #4]
 800bf52:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	}

	uPID->ControllerDirection = Direction;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	78fa      	ldrb	r2, [r7, #3]
 800bf5a:	70da      	strb	r2, [r3, #3]

}
 800bf5c:	bf00      	nop
 800bf5e:	3708      	adds	r7, #8
 800bf60:	46bd      	mov	sp, r7
 800bf62:	bd80      	pop	{r7, pc}

0800bf64 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 800bf64:	b5b0      	push	{r4, r5, r7, lr}
 800bf66:	b084      	sub	sp, #16
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
 800bf6c:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	dd2e      	ble.n	800bfd2 <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 800bf74:	6838      	ldr	r0, [r7, #0]
 800bf76:	f7f4 faed 	bl	8000554 <__aeabi_i2d>
 800bf7a:	4604      	mov	r4, r0
 800bf7c:	460d      	mov	r5, r1
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	689b      	ldr	r3, [r3, #8]
 800bf82:	4618      	mov	r0, r3
 800bf84:	f7f4 fad6 	bl	8000534 <__aeabi_ui2d>
 800bf88:	4602      	mov	r2, r0
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	4620      	mov	r0, r4
 800bf8e:	4629      	mov	r1, r5
 800bf90:	f7f4 fc74 	bl	800087c <__aeabi_ddiv>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800bfa2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bfa6:	f7f4 fb3f 	bl	8000628 <__aeabi_dmul>
 800bfaa:	4602      	mov	r2, r0
 800bfac:	460b      	mov	r3, r1
 800bfae:	6879      	ldr	r1, [r7, #4]
 800bfb0:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800bfba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bfbe:	f7f4 fc5d 	bl	800087c <__aeabi_ddiv>
 800bfc2:	4602      	mov	r2, r0
 800bfc4:	460b      	mov	r3, r1
 800bfc6:	6879      	ldr	r1, [r7, #4]
 800bfc8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 800bfcc:	683a      	ldr	r2, [r7, #0]
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	609a      	str	r2, [r3, #8]

	}

}
 800bfd2:	bf00      	nop
 800bfd4:	3710      	adds	r7, #16
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bdb0      	pop	{r4, r5, r7, pc}
 800bfda:	0000      	movs	r0, r0
 800bfdc:	0000      	movs	r0, r0
	...

0800bfe0 <euler_to_quaternion>:
nav_msgs__msg__Odometry odom_msg;
geometry_msgs__msg__TransformStamped tf;
tf2_msgs__msg__TFMessage tf_msg;
geometry_msgs__msg__Twist msg_cmd_vel;

geometry_msgs__msg__Quaternion euler_to_quaternion(double roll, double pitch, double yaw) {
 800bfe0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bfe4:	b0aa      	sub	sp, #168	@ 0xa8
 800bfe6:	af00      	add	r7, sp, #0
 800bfe8:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800bfec:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 800bff0:	ed87 2b08 	vstr	d2, [r7, #32]
    geometry_msgs__msg__Quaternion q;

    yaw = yaw / RAD_TO_DEG;
 800bff4:	a3b5      	add	r3, pc, #724	@ (adr r3, 800c2cc <euler_to_quaternion+0x2ec>)
 800bff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bffa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800bffe:	f7f4 fc3d 	bl	800087c <__aeabi_ddiv>
 800c002:	4602      	mov	r2, r0
 800c004:	460b      	mov	r3, r1
 800c006:	e9c7 2308 	strd	r2, r3, [r7, #32]
    roll = roll / RAD_TO_DEG;
 800c00a:	a3b0      	add	r3, pc, #704	@ (adr r3, 800c2cc <euler_to_quaternion+0x2ec>)
 800c00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c010:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c014:	f7f4 fc32 	bl	800087c <__aeabi_ddiv>
 800c018:	4602      	mov	r2, r0
 800c01a:	460b      	mov	r3, r1
 800c01c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    pitch = pitch / RAD_TO_DEG;
 800c020:	a3aa      	add	r3, pc, #680	@ (adr r3, 800c2cc <euler_to_quaternion+0x2ec>)
 800c022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c026:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c02a:	f7f4 fc27 	bl	800087c <__aeabi_ddiv>
 800c02e:	4602      	mov	r2, r0
 800c030:	460b      	mov	r3, r1
 800c032:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double cy = cos(yaw * 0.5);
 800c036:	f04f 0200 	mov.w	r2, #0
 800c03a:	4ba3      	ldr	r3, [pc, #652]	@ (800c2c8 <euler_to_quaternion+0x2e8>)
 800c03c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c040:	f7f4 faf2 	bl	8000628 <__aeabi_dmul>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	ec43 2b17 	vmov	d7, r2, r3
 800c04c:	eeb0 0a47 	vmov.f32	s0, s14
 800c050:	eef0 0a67 	vmov.f32	s1, s15
 800c054:	f011 febc 	bl	801ddd0 <cos>
 800c058:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
    double sy = sin(yaw * 0.5);
 800c05c:	f04f 0200 	mov.w	r2, #0
 800c060:	4b99      	ldr	r3, [pc, #612]	@ (800c2c8 <euler_to_quaternion+0x2e8>)
 800c062:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c066:	f7f4 fadf 	bl	8000628 <__aeabi_dmul>
 800c06a:	4602      	mov	r2, r0
 800c06c:	460b      	mov	r3, r1
 800c06e:	ec43 2b17 	vmov	d7, r2, r3
 800c072:	eeb0 0a47 	vmov.f32	s0, s14
 800c076:	eef0 0a67 	vmov.f32	s1, s15
 800c07a:	f011 ff05 	bl	801de88 <sin>
 800c07e:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
    double cp = cos(pitch * 0.5);
 800c082:	f04f 0200 	mov.w	r2, #0
 800c086:	4b90      	ldr	r3, [pc, #576]	@ (800c2c8 <euler_to_quaternion+0x2e8>)
 800c088:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c08c:	f7f4 facc 	bl	8000628 <__aeabi_dmul>
 800c090:	4602      	mov	r2, r0
 800c092:	460b      	mov	r3, r1
 800c094:	ec43 2b17 	vmov	d7, r2, r3
 800c098:	eeb0 0a47 	vmov.f32	s0, s14
 800c09c:	eef0 0a67 	vmov.f32	s1, s15
 800c0a0:	f011 fe96 	bl	801ddd0 <cos>
 800c0a4:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
    double sp = sin(pitch * 0.5);
 800c0a8:	f04f 0200 	mov.w	r2, #0
 800c0ac:	4b86      	ldr	r3, [pc, #536]	@ (800c2c8 <euler_to_quaternion+0x2e8>)
 800c0ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c0b2:	f7f4 fab9 	bl	8000628 <__aeabi_dmul>
 800c0b6:	4602      	mov	r2, r0
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	ec43 2b17 	vmov	d7, r2, r3
 800c0be:	eeb0 0a47 	vmov.f32	s0, s14
 800c0c2:	eef0 0a67 	vmov.f32	s1, s15
 800c0c6:	f011 fedf 	bl	801de88 <sin>
 800c0ca:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
    double cr = cos(roll * 0.5);
 800c0ce:	f04f 0200 	mov.w	r2, #0
 800c0d2:	4b7d      	ldr	r3, [pc, #500]	@ (800c2c8 <euler_to_quaternion+0x2e8>)
 800c0d4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c0d8:	f7f4 faa6 	bl	8000628 <__aeabi_dmul>
 800c0dc:	4602      	mov	r2, r0
 800c0de:	460b      	mov	r3, r1
 800c0e0:	ec43 2b17 	vmov	d7, r2, r3
 800c0e4:	eeb0 0a47 	vmov.f32	s0, s14
 800c0e8:	eef0 0a67 	vmov.f32	s1, s15
 800c0ec:	f011 fe70 	bl	801ddd0 <cos>
 800c0f0:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
    double sr = sin(roll * 0.5);
 800c0f4:	f04f 0200 	mov.w	r2, #0
 800c0f8:	4b73      	ldr	r3, [pc, #460]	@ (800c2c8 <euler_to_quaternion+0x2e8>)
 800c0fa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c0fe:	f7f4 fa93 	bl	8000628 <__aeabi_dmul>
 800c102:	4602      	mov	r2, r0
 800c104:	460b      	mov	r3, r1
 800c106:	ec43 2b17 	vmov	d7, r2, r3
 800c10a:	eeb0 0a47 	vmov.f32	s0, s14
 800c10e:	eef0 0a67 	vmov.f32	s1, s15
 800c112:	f011 feb9 	bl	801de88 <sin>
 800c116:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78

    q.w = cr * cp * cy + sr * sp * sy;
 800c11a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c11e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c122:	f7f4 fa81 	bl	8000628 <__aeabi_dmul>
 800c126:	4602      	mov	r2, r0
 800c128:	460b      	mov	r3, r1
 800c12a:	4610      	mov	r0, r2
 800c12c:	4619      	mov	r1, r3
 800c12e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c132:	f7f4 fa79 	bl	8000628 <__aeabi_dmul>
 800c136:	4602      	mov	r2, r0
 800c138:	460b      	mov	r3, r1
 800c13a:	4614      	mov	r4, r2
 800c13c:	461d      	mov	r5, r3
 800c13e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c142:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c146:	f7f4 fa6f 	bl	8000628 <__aeabi_dmul>
 800c14a:	4602      	mov	r2, r0
 800c14c:	460b      	mov	r3, r1
 800c14e:	4610      	mov	r0, r2
 800c150:	4619      	mov	r1, r3
 800c152:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c156:	f7f4 fa67 	bl	8000628 <__aeabi_dmul>
 800c15a:	4602      	mov	r2, r0
 800c15c:	460b      	mov	r3, r1
 800c15e:	4620      	mov	r0, r4
 800c160:	4629      	mov	r1, r5
 800c162:	f7f4 f8ab 	bl	80002bc <__adddf3>
 800c166:	4602      	mov	r2, r0
 800c168:	460b      	mov	r3, r1
 800c16a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    q.x = sr * cp * cy - cr * sp * sy;
 800c16e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c172:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c176:	f7f4 fa57 	bl	8000628 <__aeabi_dmul>
 800c17a:	4602      	mov	r2, r0
 800c17c:	460b      	mov	r3, r1
 800c17e:	4610      	mov	r0, r2
 800c180:	4619      	mov	r1, r3
 800c182:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c186:	f7f4 fa4f 	bl	8000628 <__aeabi_dmul>
 800c18a:	4602      	mov	r2, r0
 800c18c:	460b      	mov	r3, r1
 800c18e:	4614      	mov	r4, r2
 800c190:	461d      	mov	r5, r3
 800c192:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c196:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c19a:	f7f4 fa45 	bl	8000628 <__aeabi_dmul>
 800c19e:	4602      	mov	r2, r0
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	4610      	mov	r0, r2
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c1aa:	f7f4 fa3d 	bl	8000628 <__aeabi_dmul>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	460b      	mov	r3, r1
 800c1b2:	4620      	mov	r0, r4
 800c1b4:	4629      	mov	r1, r5
 800c1b6:	f7f4 f87f 	bl	80002b8 <__aeabi_dsub>
 800c1ba:	4602      	mov	r2, r0
 800c1bc:	460b      	mov	r3, r1
 800c1be:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q.y = cr * sp * cy + sr * cp * sy;
 800c1c2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c1c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c1ca:	f7f4 fa2d 	bl	8000628 <__aeabi_dmul>
 800c1ce:	4602      	mov	r2, r0
 800c1d0:	460b      	mov	r3, r1
 800c1d2:	4610      	mov	r0, r2
 800c1d4:	4619      	mov	r1, r3
 800c1d6:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c1da:	f7f4 fa25 	bl	8000628 <__aeabi_dmul>
 800c1de:	4602      	mov	r2, r0
 800c1e0:	460b      	mov	r3, r1
 800c1e2:	4614      	mov	r4, r2
 800c1e4:	461d      	mov	r5, r3
 800c1e6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c1ea:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c1ee:	f7f4 fa1b 	bl	8000628 <__aeabi_dmul>
 800c1f2:	4602      	mov	r2, r0
 800c1f4:	460b      	mov	r3, r1
 800c1f6:	4610      	mov	r0, r2
 800c1f8:	4619      	mov	r1, r3
 800c1fa:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c1fe:	f7f4 fa13 	bl	8000628 <__aeabi_dmul>
 800c202:	4602      	mov	r2, r0
 800c204:	460b      	mov	r3, r1
 800c206:	4620      	mov	r0, r4
 800c208:	4629      	mov	r1, r5
 800c20a:	f7f4 f857 	bl	80002bc <__adddf3>
 800c20e:	4602      	mov	r2, r0
 800c210:	460b      	mov	r3, r1
 800c212:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    q.z = cr * cp * sy - sr * sp * cy;
 800c216:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c21a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c21e:	f7f4 fa03 	bl	8000628 <__aeabi_dmul>
 800c222:	4602      	mov	r2, r0
 800c224:	460b      	mov	r3, r1
 800c226:	4610      	mov	r0, r2
 800c228:	4619      	mov	r1, r3
 800c22a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c22e:	f7f4 f9fb 	bl	8000628 <__aeabi_dmul>
 800c232:	4602      	mov	r2, r0
 800c234:	460b      	mov	r3, r1
 800c236:	4614      	mov	r4, r2
 800c238:	461d      	mov	r5, r3
 800c23a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c23e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c242:	f7f4 f9f1 	bl	8000628 <__aeabi_dmul>
 800c246:	4602      	mov	r2, r0
 800c248:	460b      	mov	r3, r1
 800c24a:	4610      	mov	r0, r2
 800c24c:	4619      	mov	r1, r3
 800c24e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c252:	f7f4 f9e9 	bl	8000628 <__aeabi_dmul>
 800c256:	4602      	mov	r2, r0
 800c258:	460b      	mov	r3, r1
 800c25a:	4620      	mov	r0, r4
 800c25c:	4629      	mov	r1, r5
 800c25e:	f7f4 f82b 	bl	80002b8 <__aeabi_dsub>
 800c262:	4602      	mov	r2, r0
 800c264:	460b      	mov	r3, r1
 800c266:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return q;
 800c26a:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800c26e:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 800c272:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c274:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c276:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c27a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800c27e:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 800c282:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800c286:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c28a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800c28e:	ec49 8b14 	vmov	d4, r8, r9
 800c292:	ec45 4b15 	vmov	d5, r4, r5
 800c296:	ec41 0b16 	vmov	d6, r0, r1
 800c29a:	ec43 2b17 	vmov	d7, r2, r3
}
 800c29e:	eeb0 0a44 	vmov.f32	s0, s8
 800c2a2:	eef0 0a64 	vmov.f32	s1, s9
 800c2a6:	eeb0 1a45 	vmov.f32	s2, s10
 800c2aa:	eef0 1a65 	vmov.f32	s3, s11
 800c2ae:	eeb0 2a46 	vmov.f32	s4, s12
 800c2b2:	eef0 2a66 	vmov.f32	s5, s13
 800c2b6:	eeb0 3a47 	vmov.f32	s6, s14
 800c2ba:	eef0 3a67 	vmov.f32	s7, s15
 800c2be:	37a8      	adds	r7, #168	@ 0xa8
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c2c6:	bf00      	nop
 800c2c8:	3fe00000 	.word	0x3fe00000
 800c2cc:	1a63c1f8 	.word	0x1a63c1f8
 800c2d0:	404ca5dc 	.word	0x404ca5dc
 800c2d4:	00000000 	.word	0x00000000

0800c2d8 <convertVrVlYaw>:


// Differential Drive Kinematic Model
Velocity convertVrVlYaw(double vl_cur, double vr_cur, double yaw, double L) {
 800c2d8:	b5b0      	push	{r4, r5, r7, lr}
 800c2da:	b09a      	sub	sp, #104	@ 0x68
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800c2e2:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 800c2e6:	ed87 2b08 	vstr	d2, [r7, #32]
 800c2ea:	ed87 3b06 	vstr	d3, [r7, #24]
    Velocity vel;
    vl_cur_mps = vl_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 800c2ee:	a352      	add	r3, pc, #328	@ (adr r3, 800c438 <convertVrVlYaw+0x160>)
 800c2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2f4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c2f8:	f7f4 f996 	bl	8000628 <__aeabi_dmul>
 800c2fc:	4602      	mov	r2, r0
 800c2fe:	460b      	mov	r3, r1
 800c300:	4610      	mov	r0, r2
 800c302:	4619      	mov	r1, r3
 800c304:	f04f 0200 	mov.w	r2, #0
 800c308:	4b4f      	ldr	r3, [pc, #316]	@ (800c448 <convertVrVlYaw+0x170>)
 800c30a:	f7f4 fab7 	bl	800087c <__aeabi_ddiv>
 800c30e:	4602      	mov	r2, r0
 800c310:	460b      	mov	r3, r1
 800c312:	494e      	ldr	r1, [pc, #312]	@ (800c44c <convertVrVlYaw+0x174>)
 800c314:	e9c1 2300 	strd	r2, r3, [r1]
    vr_cur_mps = vr_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 800c318:	a347      	add	r3, pc, #284	@ (adr r3, 800c438 <convertVrVlYaw+0x160>)
 800c31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c322:	f7f4 f981 	bl	8000628 <__aeabi_dmul>
 800c326:	4602      	mov	r2, r0
 800c328:	460b      	mov	r3, r1
 800c32a:	4610      	mov	r0, r2
 800c32c:	4619      	mov	r1, r3
 800c32e:	f04f 0200 	mov.w	r2, #0
 800c332:	4b45      	ldr	r3, [pc, #276]	@ (800c448 <convertVrVlYaw+0x170>)
 800c334:	f7f4 faa2 	bl	800087c <__aeabi_ddiv>
 800c338:	4602      	mov	r2, r0
 800c33a:	460b      	mov	r3, r1
 800c33c:	4944      	ldr	r1, [pc, #272]	@ (800c450 <convertVrVlYaw+0x178>)
 800c33e:	e9c1 2300 	strd	r2, r3, [r1]

    yaw = yaw / RAD_TO_DEG; // yaw (rad)
 800c342:	a33f      	add	r3, pc, #252	@ (adr r3, 800c440 <convertVrVlYaw+0x168>)
 800c344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c348:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c34c:	f7f4 fa96 	bl	800087c <__aeabi_ddiv>
 800c350:	4602      	mov	r2, r0
 800c352:	460b      	mov	r3, r1
 800c354:	e9c7 2308 	strd	r2, r3, [r7, #32]
    v_cur_mps = (vl_cur_mps + vr_cur_mps) / 2.0;   // mps
 800c358:	4b3c      	ldr	r3, [pc, #240]	@ (800c44c <convertVrVlYaw+0x174>)
 800c35a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c35e:	4b3c      	ldr	r3, [pc, #240]	@ (800c450 <convertVrVlYaw+0x178>)
 800c360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c364:	f7f3 ffaa 	bl	80002bc <__adddf3>
 800c368:	4602      	mov	r2, r0
 800c36a:	460b      	mov	r3, r1
 800c36c:	4610      	mov	r0, r2
 800c36e:	4619      	mov	r1, r3
 800c370:	f04f 0200 	mov.w	r2, #0
 800c374:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c378:	f7f4 fa80 	bl	800087c <__aeabi_ddiv>
 800c37c:	4602      	mov	r2, r0
 800c37e:	460b      	mov	r3, r1
 800c380:	4934      	ldr	r1, [pc, #208]	@ (800c454 <convertVrVlYaw+0x17c>)
 800c382:	e9c1 2300 	strd	r2, r3, [r1]

    vel.vx = v_cur_mps * cos(yaw);
 800c386:	ed97 0b08 	vldr	d0, [r7, #32]
 800c38a:	f011 fd21 	bl	801ddd0 <cos>
 800c38e:	ec51 0b10 	vmov	r0, r1, d0
 800c392:	4b30      	ldr	r3, [pc, #192]	@ (800c454 <convertVrVlYaw+0x17c>)
 800c394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c398:	f7f4 f946 	bl	8000628 <__aeabi_dmul>
 800c39c:	4602      	mov	r2, r0
 800c39e:	460b      	mov	r3, r1
 800c3a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    vel.vy = v_cur_mps * sin(yaw);
 800c3a4:	ed97 0b08 	vldr	d0, [r7, #32]
 800c3a8:	f011 fd6e 	bl	801de88 <sin>
 800c3ac:	ec51 0b10 	vmov	r0, r1, d0
 800c3b0:	4b28      	ldr	r3, [pc, #160]	@ (800c454 <convertVrVlYaw+0x17c>)
 800c3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b6:	f7f4 f937 	bl	8000628 <__aeabi_dmul>
 800c3ba:	4602      	mov	r2, r0
 800c3bc:	460b      	mov	r3, r1
 800c3be:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    vel.v_yaw = (vr_cur_mps - vl_cur_mps) / L;    // rad/s
 800c3c2:	4b23      	ldr	r3, [pc, #140]	@ (800c450 <convertVrVlYaw+0x178>)
 800c3c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c3c8:	4b20      	ldr	r3, [pc, #128]	@ (800c44c <convertVrVlYaw+0x174>)
 800c3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ce:	f7f3 ff73 	bl	80002b8 <__aeabi_dsub>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	4610      	mov	r0, r2
 800c3d8:	4619      	mov	r1, r3
 800c3da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c3de:	f7f4 fa4d 	bl	800087c <__aeabi_ddiv>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	460b      	mov	r3, r1
 800c3e6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return vel;
 800c3ea:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 800c3ee:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 800c3f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c3f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c3f6:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c3fa:	e884 0003 	stmia.w	r4, {r0, r1}
 800c3fe:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800c402:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c406:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800c40a:	ec45 4b15 	vmov	d5, r4, r5
 800c40e:	ec41 0b16 	vmov	d6, r0, r1
 800c412:	ec43 2b17 	vmov	d7, r2, r3
}
 800c416:	eeb0 0a45 	vmov.f32	s0, s10
 800c41a:	eef0 0a65 	vmov.f32	s1, s11
 800c41e:	eeb0 1a46 	vmov.f32	s2, s12
 800c422:	eef0 1a66 	vmov.f32	s3, s13
 800c426:	eeb0 2a47 	vmov.f32	s4, s14
 800c42a:	eef0 2a67 	vmov.f32	s5, s15
 800c42e:	3768      	adds	r7, #104	@ 0x68
 800c430:	46bd      	mov	sp, r7
 800c432:	bdb0      	pop	{r4, r5, r7, pc}
 800c434:	f3af 8000 	nop.w
 800c438:	20000000 	.word	0x20000000
 800c43c:	3fcb582c 	.word	0x3fcb582c
 800c440:	1a63c1f8 	.word	0x1a63c1f8
 800c444:	404ca5dc 	.word	0x404ca5dc
 800c448:	404e0000 	.word	0x404e0000
 800c44c:	2000c1d0 	.word	0x2000c1d0
 800c450:	2000c1d8 	.word	0x2000c1d8
 800c454:	2000c1e0 	.word	0x2000c1e0

0800c458 <timer_callback>:

void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 800c458:	b5b0      	push	{r4, r5, r7, lr}
 800c45a:	b098      	sub	sp, #96	@ 0x60
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	60f8      	str	r0, [r7, #12]
 800c460:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	2b00      	cmp	r3, #0
 800c468:	f000 8143 	beq.w	800c6f2 <timer_callback+0x29a>
		//Get time actual from agent ros to mcu
		static uint64_t last_time_ns = 0;
        uint64_t time_ns = rmw_uros_epoch_nanos();
 800c46c:	f003 fa42 	bl	800f8f4 <rmw_uros_epoch_nanos>
 800c470:	4602      	mov	r2, r0
 800c472:	460b      	mov	r3, r1
 800c474:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        odom_msg.header.stamp.sec     = time_ns / 1000000000ULL;
 800c478:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c47c:	a3a0      	add	r3, pc, #640	@ (adr r3, 800c700 <timer_callback+0x2a8>)
 800c47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c482:	f7f4 fc69 	bl	8000d58 <__aeabi_uldivmod>
 800c486:	4602      	mov	r2, r0
 800c488:	460b      	mov	r3, r1
 800c48a:	4ba5      	ldr	r3, [pc, #660]	@ (800c720 <timer_callback+0x2c8>)
 800c48c:	601a      	str	r2, [r3, #0]
        odom_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 800c48e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c492:	a39b      	add	r3, pc, #620	@ (adr r3, 800c700 <timer_callback+0x2a8>)
 800c494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c498:	f7f4 fc5e 	bl	8000d58 <__aeabi_uldivmod>
 800c49c:	4ba0      	ldr	r3, [pc, #640]	@ (800c720 <timer_callback+0x2c8>)
 800c49e:	605a      	str	r2, [r3, #4]

        roll = MPU6050.KalmanAngleX;
 800c4a0:	4ba0      	ldr	r3, [pc, #640]	@ (800c724 <timer_callback+0x2cc>)
 800c4a2:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c4a6:	49a0      	ldr	r1, [pc, #640]	@ (800c728 <timer_callback+0x2d0>)
 800c4a8:	e9c1 2300 	strd	r2, r3, [r1]
        pitch = MPU6050.KalmanAngleY;
 800c4ac:	4b9d      	ldr	r3, [pc, #628]	@ (800c724 <timer_callback+0x2cc>)
 800c4ae:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800c4b2:	499e      	ldr	r1, [pc, #632]	@ (800c72c <timer_callback+0x2d4>)
 800c4b4:	e9c1 2300 	strd	r2, r3, [r1]
        yaw = MPU6050.Yaw;
 800c4b8:	4b9a      	ldr	r3, [pc, #616]	@ (800c724 <timer_callback+0x2cc>)
 800c4ba:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800c4be:	499c      	ldr	r1, [pc, #624]	@ (800c730 <timer_callback+0x2d8>)
 800c4c0:	e9c1 2300 	strd	r2, r3, [r1]
        geometry_msgs__msg__Quaternion q = euler_to_quaternion(0, 0, yaw);
 800c4c4:	4b9a      	ldr	r3, [pc, #616]	@ (800c730 <timer_callback+0x2d8>)
 800c4c6:	ed93 7b00 	vldr	d7, [r3]
 800c4ca:	eeb0 2a47 	vmov.f32	s4, s14
 800c4ce:	eef0 2a67 	vmov.f32	s5, s15
 800c4d2:	ed9f 1b8d 	vldr	d1, [pc, #564]	@ 800c708 <timer_callback+0x2b0>
 800c4d6:	ed9f 0b8c 	vldr	d0, [pc, #560]	@ 800c708 <timer_callback+0x2b0>
 800c4da:	f7ff fd81 	bl	800bfe0 <euler_to_quaternion>
 800c4de:	eeb0 4a40 	vmov.f32	s8, s0
 800c4e2:	eef0 4a60 	vmov.f32	s9, s1
 800c4e6:	eeb0 5a41 	vmov.f32	s10, s2
 800c4ea:	eef0 5a61 	vmov.f32	s11, s3
 800c4ee:	eeb0 6a42 	vmov.f32	s12, s4
 800c4f2:	eef0 6a62 	vmov.f32	s13, s5
 800c4f6:	eeb0 7a43 	vmov.f32	s14, s6
 800c4fa:	eef0 7a63 	vmov.f32	s15, s7
 800c4fe:	ed87 4b04 	vstr	d4, [r7, #16]
 800c502:	ed87 5b06 	vstr	d5, [r7, #24]
 800c506:	ed87 6b08 	vstr	d6, [r7, #32]
 800c50a:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28


        Velocity vel = convertVrVlYaw(vr_cur, vl_cur, yaw, TRACK_WIDTH_M); // vr_cur: rpm
 800c50e:	4b89      	ldr	r3, [pc, #548]	@ (800c734 <timer_callback+0x2dc>)
 800c510:	ed93 7b00 	vldr	d7, [r3]
 800c514:	4b88      	ldr	r3, [pc, #544]	@ (800c738 <timer_callback+0x2e0>)
 800c516:	ed93 6b00 	vldr	d6, [r3]
 800c51a:	4b85      	ldr	r3, [pc, #532]	@ (800c730 <timer_callback+0x2d8>)
 800c51c:	ed93 5b00 	vldr	d5, [r3]
 800c520:	ed9f 3b7b 	vldr	d3, [pc, #492]	@ 800c710 <timer_callback+0x2b8>
 800c524:	eeb0 2a45 	vmov.f32	s4, s10
 800c528:	eef0 2a65 	vmov.f32	s5, s11
 800c52c:	eeb0 1a46 	vmov.f32	s2, s12
 800c530:	eef0 1a66 	vmov.f32	s3, s13
 800c534:	eeb0 0a47 	vmov.f32	s0, s14
 800c538:	eef0 0a67 	vmov.f32	s1, s15
 800c53c:	f7ff fecc 	bl	800c2d8 <convertVrVlYaw>
 800c540:	eeb0 5a40 	vmov.f32	s10, s0
 800c544:	eef0 5a60 	vmov.f32	s11, s1
 800c548:	eeb0 6a41 	vmov.f32	s12, s2
 800c54c:	eef0 6a61 	vmov.f32	s13, s3
 800c550:	eeb0 7a42 	vmov.f32	s14, s4
 800c554:	eef0 7a62 	vmov.f32	s15, s5
 800c558:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 800c55c:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 800c560:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
        // update data /odom

        double dt = (time_ns - last_time_ns) / 1e9;
 800c564:	4b75      	ldr	r3, [pc, #468]	@ (800c73c <timer_callback+0x2e4>)
 800c566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c56e:	1a84      	subs	r4, r0, r2
 800c570:	eb61 0503 	sbc.w	r5, r1, r3
 800c574:	4620      	mov	r0, r4
 800c576:	4629      	mov	r1, r5
 800c578:	f7f4 f820 	bl	80005bc <__aeabi_ul2d>
 800c57c:	a366      	add	r3, pc, #408	@ (adr r3, 800c718 <timer_callback+0x2c0>)
 800c57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c582:	f7f4 f97b 	bl	800087c <__aeabi_ddiv>
 800c586:	4602      	mov	r2, r0
 800c588:	460b      	mov	r3, r1
 800c58a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        last_time_ns = time_ns;
 800c58e:	496b      	ldr	r1, [pc, #428]	@ (800c73c <timer_callback+0x2e4>)
 800c590:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c594:	e9c1 2300 	strd	r2, r3, [r1]

        x_pos = x_pos + vel.vx * dt;
 800c598:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c59c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c5a0:	f7f4 f842 	bl	8000628 <__aeabi_dmul>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	460b      	mov	r3, r1
 800c5a8:	4610      	mov	r0, r2
 800c5aa:	4619      	mov	r1, r3
 800c5ac:	4b64      	ldr	r3, [pc, #400]	@ (800c740 <timer_callback+0x2e8>)
 800c5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b2:	f7f3 fe83 	bl	80002bc <__adddf3>
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	460b      	mov	r3, r1
 800c5ba:	4961      	ldr	r1, [pc, #388]	@ (800c740 <timer_callback+0x2e8>)
 800c5bc:	e9c1 2300 	strd	r2, r3, [r1]
        y_pos = y_pos + vel.vy * dt;
 800c5c0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800c5c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c5c8:	f7f4 f82e 	bl	8000628 <__aeabi_dmul>
 800c5cc:	4602      	mov	r2, r0
 800c5ce:	460b      	mov	r3, r1
 800c5d0:	4610      	mov	r0, r2
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	4b5b      	ldr	r3, [pc, #364]	@ (800c744 <timer_callback+0x2ec>)
 800c5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5da:	f7f3 fe6f 	bl	80002bc <__adddf3>
 800c5de:	4602      	mov	r2, r0
 800c5e0:	460b      	mov	r3, r1
 800c5e2:	4958      	ldr	r1, [pc, #352]	@ (800c744 <timer_callback+0x2ec>)
 800c5e4:	e9c1 2300 	strd	r2, r3, [r1]

        odom_msg.pose.pose.position.x = x_pos;
 800c5e8:	4b55      	ldr	r3, [pc, #340]	@ (800c740 <timer_callback+0x2e8>)
 800c5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ee:	494c      	ldr	r1, [pc, #304]	@ (800c720 <timer_callback+0x2c8>)
 800c5f0:	e9c1 2308 	strd	r2, r3, [r1, #32]
        odom_msg.pose.pose.position.y = y_pos;
 800c5f4:	4b53      	ldr	r3, [pc, #332]	@ (800c744 <timer_callback+0x2ec>)
 800c5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fa:	4949      	ldr	r1, [pc, #292]	@ (800c720 <timer_callback+0x2c8>)
 800c5fc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        odom_msg.pose.pose.position.z = z_pos;
 800c600:	4b51      	ldr	r3, [pc, #324]	@ (800c748 <timer_callback+0x2f0>)
 800c602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c606:	4946      	ldr	r1, [pc, #280]	@ (800c720 <timer_callback+0x2c8>)
 800c608:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        odom_msg.pose.pose.orientation =	 q;
 800c60c:	4b44      	ldr	r3, [pc, #272]	@ (800c720 <timer_callback+0x2c8>)
 800c60e:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 800c612:	f107 0510 	add.w	r5, r7, #16
 800c616:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c618:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c61a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c61e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        odom_msg.twist.twist.linear.x = v_cur_mps;
 800c622:	4b4a      	ldr	r3, [pc, #296]	@ (800c74c <timer_callback+0x2f4>)
 800c624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c628:	493d      	ldr	r1, [pc, #244]	@ (800c720 <timer_callback+0x2c8>)
 800c62a:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
        odom_msg.twist.twist.linear.y = 0.00;
 800c62e:	493c      	ldr	r1, [pc, #240]	@ (800c720 <timer_callback+0x2c8>)
 800c630:	f04f 0200 	mov.w	r2, #0
 800c634:	f04f 0300 	mov.w	r3, #0
 800c638:	e9c1 2360 	strd	r2, r3, [r1, #384]	@ 0x180
        odom_msg.twist.twist.angular.z = vel.v_yaw;
 800c63c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c640:	4937      	ldr	r1, [pc, #220]	@ (800c720 <timer_callback+0x2c8>)
 800c642:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0


        tf.header.stamp.sec = time_ns / 1000000000ULL;
 800c646:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c64a:	a32d      	add	r3, pc, #180	@ (adr r3, 800c700 <timer_callback+0x2a8>)
 800c64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c650:	f7f4 fb82 	bl	8000d58 <__aeabi_uldivmod>
 800c654:	4602      	mov	r2, r0
 800c656:	460b      	mov	r3, r1
 800c658:	4b3d      	ldr	r3, [pc, #244]	@ (800c750 <timer_callback+0x2f8>)
 800c65a:	601a      	str	r2, [r3, #0]
        tf.header.stamp.nanosec = time_ns % 1000000000ULL;
 800c65c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c660:	a327      	add	r3, pc, #156	@ (adr r3, 800c700 <timer_callback+0x2a8>)
 800c662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c666:	f7f4 fb77 	bl	8000d58 <__aeabi_uldivmod>
 800c66a:	4b39      	ldr	r3, [pc, #228]	@ (800c750 <timer_callback+0x2f8>)
 800c66c:	605a      	str	r2, [r3, #4]

        tf.transform.translation.x = x_pos;
 800c66e:	4b34      	ldr	r3, [pc, #208]	@ (800c740 <timer_callback+0x2e8>)
 800c670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c674:	4936      	ldr	r1, [pc, #216]	@ (800c750 <timer_callback+0x2f8>)
 800c676:	e9c1 2308 	strd	r2, r3, [r1, #32]
        tf.transform.translation.y = y_pos;
 800c67a:	4b32      	ldr	r3, [pc, #200]	@ (800c744 <timer_callback+0x2ec>)
 800c67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c680:	4933      	ldr	r1, [pc, #204]	@ (800c750 <timer_callback+0x2f8>)
 800c682:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        tf.transform.translation.z = z_pos;
 800c686:	4b30      	ldr	r3, [pc, #192]	@ (800c748 <timer_callback+0x2f0>)
 800c688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68c:	4930      	ldr	r1, [pc, #192]	@ (800c750 <timer_callback+0x2f8>)
 800c68e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

        tf.transform.rotation = q;
 800c692:	4b2f      	ldr	r3, [pc, #188]	@ (800c750 <timer_callback+0x2f8>)
 800c694:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 800c698:	f107 0510 	add.w	r5, r7, #16
 800c69c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c69e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c6a0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c6a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        tf_msg.transforms.data = &tf;
 800c6a8:	4b2a      	ldr	r3, [pc, #168]	@ (800c754 <timer_callback+0x2fc>)
 800c6aa:	4a29      	ldr	r2, [pc, #164]	@ (800c750 <timer_callback+0x2f8>)
 800c6ac:	601a      	str	r2, [r3, #0]
        tf_msg.transforms.size = 1;
 800c6ae:	4b29      	ldr	r3, [pc, #164]	@ (800c754 <timer_callback+0x2fc>)
 800c6b0:	2201      	movs	r2, #1
 800c6b2:	605a      	str	r2, [r3, #4]
        tf_msg.transforms.capacity = 1;
 800c6b4:	4b27      	ldr	r3, [pc, #156]	@ (800c754 <timer_callback+0x2fc>)
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	609a      	str	r2, [r3, #8]
		RCSOFTCHECK(rcl_publish(&odom_pub, &odom_msg, NULL));
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	4918      	ldr	r1, [pc, #96]	@ (800c720 <timer_callback+0x2c8>)
 800c6be:	4826      	ldr	r0, [pc, #152]	@ (800c758 <timer_callback+0x300>)
 800c6c0:	f001 ff2e 	bl	800e520 <rcl_publish>
 800c6c4:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800c6c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d004      	beq.n	800c6d6 <timer_callback+0x27e>
 800c6cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c6ce:	2170      	movs	r1, #112	@ 0x70
 800c6d0:	4822      	ldr	r0, [pc, #136]	@ (800c75c <timer_callback+0x304>)
 800c6d2:	f010 f859 	bl	801c788 <iprintf>
		RCSOFTCHECK(rcl_publish(&tf_pub, &tf_msg, NULL));
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	491e      	ldr	r1, [pc, #120]	@ (800c754 <timer_callback+0x2fc>)
 800c6da:	4821      	ldr	r0, [pc, #132]	@ (800c760 <timer_callback+0x308>)
 800c6dc:	f001 ff20 	bl	800e520 <rcl_publish>
 800c6e0:	64b8      	str	r0, [r7, #72]	@ 0x48
 800c6e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d004      	beq.n	800c6f2 <timer_callback+0x29a>
 800c6e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c6ea:	2171      	movs	r1, #113	@ 0x71
 800c6ec:	481b      	ldr	r0, [pc, #108]	@ (800c75c <timer_callback+0x304>)
 800c6ee:	f010 f84b 	bl	801c788 <iprintf>
	}
}
 800c6f2:	bf00      	nop
 800c6f4:	3760      	adds	r7, #96	@ 0x60
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	bdb0      	pop	{r4, r5, r7, pc}
 800c6fa:	bf00      	nop
 800c6fc:	f3af 8000 	nop.w
 800c700:	3b9aca00 	.word	0x3b9aca00
	...
 800c710:	40000000 	.word	0x40000000
 800c714:	3fd33333 	.word	0x3fd33333
 800c718:	00000000 	.word	0x00000000
 800c71c:	41cdcd65 	.word	0x41cdcd65
 800c720:	2000c308 	.word	0x2000c308
 800c724:	2000c240 	.word	0x2000c240
 800c728:	2000c1f8 	.word	0x2000c1f8
 800c72c:	2000c200 	.word	0x2000c200
 800c730:	2000c208 	.word	0x2000c208
 800c734:	2000c1e8 	.word	0x2000c1e8
 800c738:	2000c1f0 	.word	0x2000c1f0
 800c73c:	2000c668 	.word	0x2000c668
 800c740:	2000c1b8 	.word	0x2000c1b8
 800c744:	2000c1c0 	.word	0x2000c1c0
 800c748:	2000c1c8 	.word	0x2000c1c8
 800c74c:	2000c1e0 	.word	0x2000c1e0
 800c750:	2000c5d0 	.word	0x2000c5d0
 800c754:	2000c628 	.word	0x2000c628
 800c758:	2000c2a8 	.word	0x2000c2a8
 800c75c:	0801f2f8 	.word	0x0801f2f8
 800c760:	2000c2ac 	.word	0x2000c2ac
 800c764:	00000000 	.word	0x00000000

0800c768 <cmd_vel_callback>:

void cmd_vel_callback(const void * msgin)
{
 800c768:	b5b0      	push	{r4, r5, r7, lr}
 800c76a:	b084      	sub	sp, #16
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	60fb      	str	r3, [r7, #12]

   v_mps = msg->linear.x;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c77a:	4931      	ldr	r1, [pc, #196]	@ (800c840 <cmd_vel_callback+0xd8>)
 800c77c:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800c786:	492f      	ldr	r1, [pc, #188]	@ (800c844 <cmd_vel_callback+0xdc>)
 800c788:	e9c1 2300 	strd	r2, r3, [r1]

   vl = (2 * v_mps - omega * TRACK_WIDTH_M) / 2; // m/s
 800c78c:	4b2c      	ldr	r3, [pc, #176]	@ (800c840 <cmd_vel_callback+0xd8>)
 800c78e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c792:	4602      	mov	r2, r0
 800c794:	460b      	mov	r3, r1
 800c796:	f7f3 fd91 	bl	80002bc <__adddf3>
 800c79a:	4602      	mov	r2, r0
 800c79c:	460b      	mov	r3, r1
 800c79e:	4614      	mov	r4, r2
 800c7a0:	461d      	mov	r5, r3
 800c7a2:	4b28      	ldr	r3, [pc, #160]	@ (800c844 <cmd_vel_callback+0xdc>)
 800c7a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c7a8:	a323      	add	r3, pc, #140	@ (adr r3, 800c838 <cmd_vel_callback+0xd0>)
 800c7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ae:	f7f3 ff3b 	bl	8000628 <__aeabi_dmul>
 800c7b2:	4602      	mov	r2, r0
 800c7b4:	460b      	mov	r3, r1
 800c7b6:	4620      	mov	r0, r4
 800c7b8:	4629      	mov	r1, r5
 800c7ba:	f7f3 fd7d 	bl	80002b8 <__aeabi_dsub>
 800c7be:	4602      	mov	r2, r0
 800c7c0:	460b      	mov	r3, r1
 800c7c2:	4610      	mov	r0, r2
 800c7c4:	4619      	mov	r1, r3
 800c7c6:	f04f 0200 	mov.w	r2, #0
 800c7ca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c7ce:	f7f4 f855 	bl	800087c <__aeabi_ddiv>
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	460b      	mov	r3, r1
 800c7d6:	491c      	ldr	r1, [pc, #112]	@ (800c848 <cmd_vel_callback+0xe0>)
 800c7d8:	e9c1 2300 	strd	r2, r3, [r1]
   vr = (2 * v_mps + omega * TRACK_WIDTH_M) / 2; // m/s
 800c7dc:	4b18      	ldr	r3, [pc, #96]	@ (800c840 <cmd_vel_callback+0xd8>)
 800c7de:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	460b      	mov	r3, r1
 800c7e6:	f7f3 fd69 	bl	80002bc <__adddf3>
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	460b      	mov	r3, r1
 800c7ee:	4614      	mov	r4, r2
 800c7f0:	461d      	mov	r5, r3
 800c7f2:	4b14      	ldr	r3, [pc, #80]	@ (800c844 <cmd_vel_callback+0xdc>)
 800c7f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c7f8:	a30f      	add	r3, pc, #60	@ (adr r3, 800c838 <cmd_vel_callback+0xd0>)
 800c7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fe:	f7f3 ff13 	bl	8000628 <__aeabi_dmul>
 800c802:	4602      	mov	r2, r0
 800c804:	460b      	mov	r3, r1
 800c806:	4620      	mov	r0, r4
 800c808:	4629      	mov	r1, r5
 800c80a:	f7f3 fd57 	bl	80002bc <__adddf3>
 800c80e:	4602      	mov	r2, r0
 800c810:	460b      	mov	r3, r1
 800c812:	4610      	mov	r0, r2
 800c814:	4619      	mov	r1, r3
 800c816:	f04f 0200 	mov.w	r2, #0
 800c81a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c81e:	f7f4 f82d 	bl	800087c <__aeabi_ddiv>
 800c822:	4602      	mov	r2, r0
 800c824:	460b      	mov	r3, r1
 800c826:	4909      	ldr	r1, [pc, #36]	@ (800c84c <cmd_vel_callback+0xe4>)
 800c828:	e9c1 2300 	strd	r2, r3, [r1]
}
 800c82c:	bf00      	nop
 800c82e:	3710      	adds	r7, #16
 800c830:	46bd      	mov	sp, r7
 800c832:	bdb0      	pop	{r4, r5, r7, pc}
 800c834:	f3af 8000 	nop.w
 800c838:	40000000 	.word	0x40000000
 800c83c:	3fd33333 	.word	0x3fd33333
 800c840:	2000c220 	.word	0x2000c220
 800c844:	2000c228 	.word	0x2000c228
 800c848:	2000c230 	.word	0x2000c230
 800c84c:	2000c238 	.word	0x2000c238

0800c850 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c850:	4b04      	ldr	r3, [pc, #16]	@ (800c864 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c852:	681a      	ldr	r2, [r3, #0]
 800c854:	b10a      	cbz	r2, 800c85a <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800c856:	4803      	ldr	r0, [pc, #12]	@ (800c864 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c858:	4770      	bx	lr
 800c85a:	4a03      	ldr	r2, [pc, #12]	@ (800c868 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800c85c:	4801      	ldr	r0, [pc, #4]	@ (800c864 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c85e:	6812      	ldr	r2, [r2, #0]
 800c860:	601a      	str	r2, [r3, #0]
 800c862:	4770      	bx	lr
 800c864:	200000b0 	.word	0x200000b0
 800c868:	20000404 	.word	0x20000404

0800c86c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c86c:	4a02      	ldr	r2, [pc, #8]	@ (800c878 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800c86e:	4b03      	ldr	r3, [pc, #12]	@ (800c87c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800c870:	6812      	ldr	r2, [r2, #0]
 800c872:	601a      	str	r2, [r3, #0]
 800c874:	4770      	bx	lr
 800c876:	bf00      	nop
 800c878:	20000404 	.word	0x20000404
 800c87c:	200000b0 	.word	0x200000b0

0800c880 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800c880:	f003 bf78 	b.w	8010774 <geometry_msgs__msg__Twist__init>

0800c884 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800c884:	f003 bf96 	b.w	80107b4 <geometry_msgs__msg__Twist__fini>

0800c888 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c888:	b510      	push	{r4, lr}
 800c88a:	f000 f819 	bl	800c8c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c88e:	4c07      	ldr	r4, [pc, #28]	@ (800c8ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800c890:	60e0      	str	r0, [r4, #12]
 800c892:	f000 f815 	bl	800c8c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c896:	4b06      	ldr	r3, [pc, #24]	@ (800c8b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c898:	64a0      	str	r0, [r4, #72]	@ 0x48
 800c89a:	681a      	ldr	r2, [r3, #0]
 800c89c:	b10a      	cbz	r2, 800c8a2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800c89e:	4804      	ldr	r0, [pc, #16]	@ (800c8b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c8a0:	bd10      	pop	{r4, pc}
 800c8a2:	4a04      	ldr	r2, [pc, #16]	@ (800c8b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800c8a4:	4802      	ldr	r0, [pc, #8]	@ (800c8b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c8a6:	6812      	ldr	r2, [r2, #0]
 800c8a8:	601a      	str	r2, [r3, #0]
 800c8aa:	bd10      	pop	{r4, pc}
 800c8ac:	200000e8 	.word	0x200000e8
 800c8b0:	200000d0 	.word	0x200000d0
 800c8b4:	20000408 	.word	0x20000408

0800c8b8 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800c8b8:	f003 bfb8 	b.w	801082c <geometry_msgs__msg__Vector3__init>

0800c8bc <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800c8bc:	f003 bfba 	b.w	8010834 <geometry_msgs__msg__Vector3__fini>

0800c8c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c8c0:	4b04      	ldr	r3, [pc, #16]	@ (800c8d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c8c2:	681a      	ldr	r2, [r3, #0]
 800c8c4:	b10a      	cbz	r2, 800c8ca <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800c8c6:	4803      	ldr	r0, [pc, #12]	@ (800c8d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c8c8:	4770      	bx	lr
 800c8ca:	4a03      	ldr	r2, [pc, #12]	@ (800c8d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800c8cc:	4801      	ldr	r0, [pc, #4]	@ (800c8d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c8ce:	6812      	ldr	r2, [r2, #0]
 800c8d0:	601a      	str	r2, [r3, #0]
 800c8d2:	4770      	bx	lr
 800c8d4:	20000160 	.word	0x20000160
 800c8d8:	20000408 	.word	0x20000408

0800c8dc <get_serialized_size_geometry_msgs__msg__Twist>:
 800c8dc:	b570      	push	{r4, r5, r6, lr}
 800c8de:	4604      	mov	r4, r0
 800c8e0:	b148      	cbz	r0, 800c8f6 <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800c8e2:	460d      	mov	r5, r1
 800c8e4:	f000 f86a 	bl	800c9bc <get_serialized_size_geometry_msgs__msg__Vector3>
 800c8e8:	4606      	mov	r6, r0
 800c8ea:	1829      	adds	r1, r5, r0
 800c8ec:	f104 0018 	add.w	r0, r4, #24
 800c8f0:	f000 f864 	bl	800c9bc <get_serialized_size_geometry_msgs__msg__Vector3>
 800c8f4:	4430      	add	r0, r6
 800c8f6:	bd70      	pop	{r4, r5, r6, pc}

0800c8f8 <_Twist__cdr_deserialize>:
 800c8f8:	b570      	push	{r4, r5, r6, lr}
 800c8fa:	460c      	mov	r4, r1
 800c8fc:	b189      	cbz	r1, 800c922 <_Twist__cdr_deserialize+0x2a>
 800c8fe:	4605      	mov	r5, r0
 800c900:	f000 f8e8 	bl	800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c904:	6843      	ldr	r3, [r0, #4]
 800c906:	4621      	mov	r1, r4
 800c908:	68db      	ldr	r3, [r3, #12]
 800c90a:	4628      	mov	r0, r5
 800c90c:	4798      	blx	r3
 800c90e:	f000 f8e1 	bl	800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c912:	6843      	ldr	r3, [r0, #4]
 800c914:	f104 0118 	add.w	r1, r4, #24
 800c918:	4628      	mov	r0, r5
 800c91a:	68db      	ldr	r3, [r3, #12]
 800c91c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c920:	4718      	bx	r3
 800c922:	4608      	mov	r0, r1
 800c924:	bd70      	pop	{r4, r5, r6, pc}
 800c926:	bf00      	nop

0800c928 <_Twist__cdr_serialize>:
 800c928:	b198      	cbz	r0, 800c952 <_Twist__cdr_serialize+0x2a>
 800c92a:	b570      	push	{r4, r5, r6, lr}
 800c92c:	460d      	mov	r5, r1
 800c92e:	4604      	mov	r4, r0
 800c930:	f000 f8d0 	bl	800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c934:	6843      	ldr	r3, [r0, #4]
 800c936:	4629      	mov	r1, r5
 800c938:	689b      	ldr	r3, [r3, #8]
 800c93a:	4620      	mov	r0, r4
 800c93c:	4798      	blx	r3
 800c93e:	f000 f8c9 	bl	800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c942:	6843      	ldr	r3, [r0, #4]
 800c944:	4629      	mov	r1, r5
 800c946:	f104 0018 	add.w	r0, r4, #24
 800c94a:	689b      	ldr	r3, [r3, #8]
 800c94c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c950:	4718      	bx	r3
 800c952:	4770      	bx	lr

0800c954 <_Twist__get_serialized_size>:
 800c954:	b538      	push	{r3, r4, r5, lr}
 800c956:	4604      	mov	r4, r0
 800c958:	b148      	cbz	r0, 800c96e <_Twist__get_serialized_size+0x1a>
 800c95a:	2100      	movs	r1, #0
 800c95c:	f000 f82e 	bl	800c9bc <get_serialized_size_geometry_msgs__msg__Vector3>
 800c960:	4605      	mov	r5, r0
 800c962:	4601      	mov	r1, r0
 800c964:	f104 0018 	add.w	r0, r4, #24
 800c968:	f000 f828 	bl	800c9bc <get_serialized_size_geometry_msgs__msg__Vector3>
 800c96c:	4428      	add	r0, r5
 800c96e:	bd38      	pop	{r3, r4, r5, pc}

0800c970 <_Twist__max_serialized_size>:
 800c970:	b510      	push	{r4, lr}
 800c972:	b082      	sub	sp, #8
 800c974:	2301      	movs	r3, #1
 800c976:	2100      	movs	r1, #0
 800c978:	f10d 0007 	add.w	r0, sp, #7
 800c97c:	f88d 3007 	strb.w	r3, [sp, #7]
 800c980:	f000 f88e 	bl	800caa0 <max_serialized_size_geometry_msgs__msg__Vector3>
 800c984:	4604      	mov	r4, r0
 800c986:	4601      	mov	r1, r0
 800c988:	f10d 0007 	add.w	r0, sp, #7
 800c98c:	f000 f888 	bl	800caa0 <max_serialized_size_geometry_msgs__msg__Vector3>
 800c990:	4420      	add	r0, r4
 800c992:	b002      	add	sp, #8
 800c994:	bd10      	pop	{r4, pc}
 800c996:	bf00      	nop

0800c998 <max_serialized_size_geometry_msgs__msg__Twist>:
 800c998:	2301      	movs	r3, #1
 800c99a:	b570      	push	{r4, r5, r6, lr}
 800c99c:	7003      	strb	r3, [r0, #0]
 800c99e:	4605      	mov	r5, r0
 800c9a0:	460e      	mov	r6, r1
 800c9a2:	f000 f87d 	bl	800caa0 <max_serialized_size_geometry_msgs__msg__Vector3>
 800c9a6:	4604      	mov	r4, r0
 800c9a8:	1831      	adds	r1, r6, r0
 800c9aa:	4628      	mov	r0, r5
 800c9ac:	f000 f878 	bl	800caa0 <max_serialized_size_geometry_msgs__msg__Vector3>
 800c9b0:	4420      	add	r0, r4
 800c9b2:	bd70      	pop	{r4, r5, r6, pc}

0800c9b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c9b4:	4800      	ldr	r0, [pc, #0]	@ (800c9b8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800c9b6:	4770      	bx	lr
 800c9b8:	2000022c 	.word	0x2000022c

0800c9bc <get_serialized_size_geometry_msgs__msg__Vector3>:
 800c9bc:	b1b8      	cbz	r0, 800c9ee <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800c9be:	b570      	push	{r4, r5, r6, lr}
 800c9c0:	460d      	mov	r5, r1
 800c9c2:	4628      	mov	r0, r5
 800c9c4:	2108      	movs	r1, #8
 800c9c6:	f001 fb7b 	bl	800e0c0 <ucdr_alignment>
 800c9ca:	2108      	movs	r1, #8
 800c9cc:	186e      	adds	r6, r5, r1
 800c9ce:	4406      	add	r6, r0
 800c9d0:	4630      	mov	r0, r6
 800c9d2:	f001 fb75 	bl	800e0c0 <ucdr_alignment>
 800c9d6:	f100 0408 	add.w	r4, r0, #8
 800c9da:	4434      	add	r4, r6
 800c9dc:	2108      	movs	r1, #8
 800c9de:	4620      	mov	r0, r4
 800c9e0:	f001 fb6e 	bl	800e0c0 <ucdr_alignment>
 800c9e4:	f1c5 0508 	rsb	r5, r5, #8
 800c9e8:	4405      	add	r5, r0
 800c9ea:	1928      	adds	r0, r5, r4
 800c9ec:	bd70      	pop	{r4, r5, r6, pc}
 800c9ee:	4770      	bx	lr

0800c9f0 <_Vector3__cdr_deserialize>:
 800c9f0:	b538      	push	{r3, r4, r5, lr}
 800c9f2:	460c      	mov	r4, r1
 800c9f4:	b171      	cbz	r1, 800ca14 <_Vector3__cdr_deserialize+0x24>
 800c9f6:	4605      	mov	r5, r0
 800c9f8:	f001 f984 	bl	800dd04 <ucdr_deserialize_double>
 800c9fc:	f104 0108 	add.w	r1, r4, #8
 800ca00:	4628      	mov	r0, r5
 800ca02:	f001 f97f 	bl	800dd04 <ucdr_deserialize_double>
 800ca06:	f104 0110 	add.w	r1, r4, #16
 800ca0a:	4628      	mov	r0, r5
 800ca0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca10:	f001 b978 	b.w	800dd04 <ucdr_deserialize_double>
 800ca14:	4608      	mov	r0, r1
 800ca16:	bd38      	pop	{r3, r4, r5, pc}

0800ca18 <_Vector3__cdr_serialize>:
 800ca18:	b198      	cbz	r0, 800ca42 <_Vector3__cdr_serialize+0x2a>
 800ca1a:	b538      	push	{r3, r4, r5, lr}
 800ca1c:	ed90 0b00 	vldr	d0, [r0]
 800ca20:	460d      	mov	r5, r1
 800ca22:	4604      	mov	r4, r0
 800ca24:	4608      	mov	r0, r1
 800ca26:	f000 ffdd 	bl	800d9e4 <ucdr_serialize_double>
 800ca2a:	ed94 0b02 	vldr	d0, [r4, #8]
 800ca2e:	4628      	mov	r0, r5
 800ca30:	f000 ffd8 	bl	800d9e4 <ucdr_serialize_double>
 800ca34:	ed94 0b04 	vldr	d0, [r4, #16]
 800ca38:	4628      	mov	r0, r5
 800ca3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca3e:	f000 bfd1 	b.w	800d9e4 <ucdr_serialize_double>
 800ca42:	4770      	bx	lr

0800ca44 <_Vector3__get_serialized_size>:
 800ca44:	b1a0      	cbz	r0, 800ca70 <_Vector3__get_serialized_size+0x2c>
 800ca46:	b538      	push	{r3, r4, r5, lr}
 800ca48:	2108      	movs	r1, #8
 800ca4a:	2000      	movs	r0, #0
 800ca4c:	f001 fb38 	bl	800e0c0 <ucdr_alignment>
 800ca50:	f100 0508 	add.w	r5, r0, #8
 800ca54:	2108      	movs	r1, #8
 800ca56:	4628      	mov	r0, r5
 800ca58:	f001 fb32 	bl	800e0c0 <ucdr_alignment>
 800ca5c:	f100 0408 	add.w	r4, r0, #8
 800ca60:	442c      	add	r4, r5
 800ca62:	2108      	movs	r1, #8
 800ca64:	4620      	mov	r0, r4
 800ca66:	f001 fb2b 	bl	800e0c0 <ucdr_alignment>
 800ca6a:	3008      	adds	r0, #8
 800ca6c:	4420      	add	r0, r4
 800ca6e:	bd38      	pop	{r3, r4, r5, pc}
 800ca70:	4770      	bx	lr
 800ca72:	bf00      	nop

0800ca74 <_Vector3__max_serialized_size>:
 800ca74:	b538      	push	{r3, r4, r5, lr}
 800ca76:	2108      	movs	r1, #8
 800ca78:	2000      	movs	r0, #0
 800ca7a:	f001 fb21 	bl	800e0c0 <ucdr_alignment>
 800ca7e:	f100 0508 	add.w	r5, r0, #8
 800ca82:	2108      	movs	r1, #8
 800ca84:	4628      	mov	r0, r5
 800ca86:	f001 fb1b 	bl	800e0c0 <ucdr_alignment>
 800ca8a:	f100 0408 	add.w	r4, r0, #8
 800ca8e:	442c      	add	r4, r5
 800ca90:	2108      	movs	r1, #8
 800ca92:	4620      	mov	r0, r4
 800ca94:	f001 fb14 	bl	800e0c0 <ucdr_alignment>
 800ca98:	3008      	adds	r0, #8
 800ca9a:	4420      	add	r0, r4
 800ca9c:	bd38      	pop	{r3, r4, r5, pc}
 800ca9e:	bf00      	nop

0800caa0 <max_serialized_size_geometry_msgs__msg__Vector3>:
 800caa0:	b570      	push	{r4, r5, r6, lr}
 800caa2:	2301      	movs	r3, #1
 800caa4:	460c      	mov	r4, r1
 800caa6:	7003      	strb	r3, [r0, #0]
 800caa8:	2108      	movs	r1, #8
 800caaa:	4620      	mov	r0, r4
 800caac:	f001 fb08 	bl	800e0c0 <ucdr_alignment>
 800cab0:	2108      	movs	r1, #8
 800cab2:	1863      	adds	r3, r4, r1
 800cab4:	18c6      	adds	r6, r0, r3
 800cab6:	4630      	mov	r0, r6
 800cab8:	f001 fb02 	bl	800e0c0 <ucdr_alignment>
 800cabc:	f100 0508 	add.w	r5, r0, #8
 800cac0:	4435      	add	r5, r6
 800cac2:	2108      	movs	r1, #8
 800cac4:	4628      	mov	r0, r5
 800cac6:	f001 fafb 	bl	800e0c0 <ucdr_alignment>
 800caca:	f1c4 0408 	rsb	r4, r4, #8
 800cace:	4420      	add	r0, r4
 800cad0:	4428      	add	r0, r5
 800cad2:	bd70      	pop	{r4, r5, r6, pc}

0800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800cad4:	4800      	ldr	r0, [pc, #0]	@ (800cad8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800cad6:	4770      	bx	lr
 800cad8:	20000260 	.word	0x20000260

0800cadc <ucdr_serialize_bool>:
 800cadc:	b538      	push	{r3, r4, r5, lr}
 800cade:	460d      	mov	r5, r1
 800cae0:	2101      	movs	r1, #1
 800cae2:	4604      	mov	r4, r0
 800cae4:	f001 faa0 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800cae8:	b148      	cbz	r0, 800cafe <ucdr_serialize_bool+0x22>
 800caea:	68a3      	ldr	r3, [r4, #8]
 800caec:	701d      	strb	r5, [r3, #0]
 800caee:	68a2      	ldr	r2, [r4, #8]
 800caf0:	6923      	ldr	r3, [r4, #16]
 800caf2:	2101      	movs	r1, #1
 800caf4:	440a      	add	r2, r1
 800caf6:	440b      	add	r3, r1
 800caf8:	60a2      	str	r2, [r4, #8]
 800cafa:	6123      	str	r3, [r4, #16]
 800cafc:	7561      	strb	r1, [r4, #21]
 800cafe:	7da0      	ldrb	r0, [r4, #22]
 800cb00:	f080 0001 	eor.w	r0, r0, #1
 800cb04:	bd38      	pop	{r3, r4, r5, pc}
 800cb06:	bf00      	nop

0800cb08 <ucdr_deserialize_bool>:
 800cb08:	b538      	push	{r3, r4, r5, lr}
 800cb0a:	460d      	mov	r5, r1
 800cb0c:	2101      	movs	r1, #1
 800cb0e:	4604      	mov	r4, r0
 800cb10:	f001 fa8a 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800cb14:	b160      	cbz	r0, 800cb30 <ucdr_deserialize_bool+0x28>
 800cb16:	68a2      	ldr	r2, [r4, #8]
 800cb18:	6923      	ldr	r3, [r4, #16]
 800cb1a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800cb1e:	3900      	subs	r1, #0
 800cb20:	bf18      	it	ne
 800cb22:	2101      	movne	r1, #1
 800cb24:	7029      	strb	r1, [r5, #0]
 800cb26:	3301      	adds	r3, #1
 800cb28:	2101      	movs	r1, #1
 800cb2a:	60a2      	str	r2, [r4, #8]
 800cb2c:	6123      	str	r3, [r4, #16]
 800cb2e:	7561      	strb	r1, [r4, #21]
 800cb30:	7da0      	ldrb	r0, [r4, #22]
 800cb32:	f080 0001 	eor.w	r0, r0, #1
 800cb36:	bd38      	pop	{r3, r4, r5, pc}

0800cb38 <ucdr_serialize_uint8_t>:
 800cb38:	b538      	push	{r3, r4, r5, lr}
 800cb3a:	460d      	mov	r5, r1
 800cb3c:	2101      	movs	r1, #1
 800cb3e:	4604      	mov	r4, r0
 800cb40:	f001 fa72 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800cb44:	b148      	cbz	r0, 800cb5a <ucdr_serialize_uint8_t+0x22>
 800cb46:	68a3      	ldr	r3, [r4, #8]
 800cb48:	701d      	strb	r5, [r3, #0]
 800cb4a:	68a2      	ldr	r2, [r4, #8]
 800cb4c:	6923      	ldr	r3, [r4, #16]
 800cb4e:	2101      	movs	r1, #1
 800cb50:	440a      	add	r2, r1
 800cb52:	440b      	add	r3, r1
 800cb54:	60a2      	str	r2, [r4, #8]
 800cb56:	6123      	str	r3, [r4, #16]
 800cb58:	7561      	strb	r1, [r4, #21]
 800cb5a:	7da0      	ldrb	r0, [r4, #22]
 800cb5c:	f080 0001 	eor.w	r0, r0, #1
 800cb60:	bd38      	pop	{r3, r4, r5, pc}
 800cb62:	bf00      	nop

0800cb64 <ucdr_deserialize_uint8_t>:
 800cb64:	b538      	push	{r3, r4, r5, lr}
 800cb66:	460d      	mov	r5, r1
 800cb68:	2101      	movs	r1, #1
 800cb6a:	4604      	mov	r4, r0
 800cb6c:	f001 fa5c 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800cb70:	b150      	cbz	r0, 800cb88 <ucdr_deserialize_uint8_t+0x24>
 800cb72:	68a3      	ldr	r3, [r4, #8]
 800cb74:	781b      	ldrb	r3, [r3, #0]
 800cb76:	702b      	strb	r3, [r5, #0]
 800cb78:	68a2      	ldr	r2, [r4, #8]
 800cb7a:	6923      	ldr	r3, [r4, #16]
 800cb7c:	2101      	movs	r1, #1
 800cb7e:	440a      	add	r2, r1
 800cb80:	440b      	add	r3, r1
 800cb82:	60a2      	str	r2, [r4, #8]
 800cb84:	6123      	str	r3, [r4, #16]
 800cb86:	7561      	strb	r1, [r4, #21]
 800cb88:	7da0      	ldrb	r0, [r4, #22]
 800cb8a:	f080 0001 	eor.w	r0, r0, #1
 800cb8e:	bd38      	pop	{r3, r4, r5, pc}

0800cb90 <ucdr_serialize_uint16_t>:
 800cb90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb94:	b082      	sub	sp, #8
 800cb96:	460b      	mov	r3, r1
 800cb98:	2102      	movs	r1, #2
 800cb9a:	4604      	mov	r4, r0
 800cb9c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800cba0:	f001 fa96 	bl	800e0d0 <ucdr_buffer_alignment>
 800cba4:	4601      	mov	r1, r0
 800cba6:	4620      	mov	r0, r4
 800cba8:	7d67      	ldrb	r7, [r4, #21]
 800cbaa:	f001 fad5 	bl	800e158 <ucdr_advance_buffer>
 800cbae:	2102      	movs	r1, #2
 800cbb0:	4620      	mov	r0, r4
 800cbb2:	f001 fa2d 	bl	800e010 <ucdr_check_buffer_available_for>
 800cbb6:	b1c0      	cbz	r0, 800cbea <ucdr_serialize_uint16_t+0x5a>
 800cbb8:	7d22      	ldrb	r2, [r4, #20]
 800cbba:	68a3      	ldr	r3, [r4, #8]
 800cbbc:	2a01      	cmp	r2, #1
 800cbbe:	d04e      	beq.n	800cc5e <ucdr_serialize_uint16_t+0xce>
 800cbc0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cbc4:	701a      	strb	r2, [r3, #0]
 800cbc6:	68a3      	ldr	r3, [r4, #8]
 800cbc8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cbcc:	705a      	strb	r2, [r3, #1]
 800cbce:	68a2      	ldr	r2, [r4, #8]
 800cbd0:	6923      	ldr	r3, [r4, #16]
 800cbd2:	3202      	adds	r2, #2
 800cbd4:	3302      	adds	r3, #2
 800cbd6:	2102      	movs	r1, #2
 800cbd8:	60a2      	str	r2, [r4, #8]
 800cbda:	6123      	str	r3, [r4, #16]
 800cbdc:	7561      	strb	r1, [r4, #21]
 800cbde:	7da0      	ldrb	r0, [r4, #22]
 800cbe0:	f080 0001 	eor.w	r0, r0, #1
 800cbe4:	b002      	add	sp, #8
 800cbe6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbea:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cbee:	42ab      	cmp	r3, r5
 800cbf0:	d923      	bls.n	800cc3a <ucdr_serialize_uint16_t+0xaa>
 800cbf2:	1b5e      	subs	r6, r3, r5
 800cbf4:	60a3      	str	r3, [r4, #8]
 800cbf6:	6923      	ldr	r3, [r4, #16]
 800cbf8:	f1c6 0802 	rsb	r8, r6, #2
 800cbfc:	4433      	add	r3, r6
 800cbfe:	6123      	str	r3, [r4, #16]
 800cc00:	4641      	mov	r1, r8
 800cc02:	4620      	mov	r0, r4
 800cc04:	f001 fa10 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800cc08:	b368      	cbz	r0, 800cc66 <ucdr_serialize_uint16_t+0xd6>
 800cc0a:	7d23      	ldrb	r3, [r4, #20]
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d03b      	beq.n	800cc88 <ucdr_serialize_uint16_t+0xf8>
 800cc10:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cc14:	702b      	strb	r3, [r5, #0]
 800cc16:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cc1a:	706b      	strb	r3, [r5, #1]
 800cc1c:	6923      	ldr	r3, [r4, #16]
 800cc1e:	68a2      	ldr	r2, [r4, #8]
 800cc20:	7da0      	ldrb	r0, [r4, #22]
 800cc22:	3302      	adds	r3, #2
 800cc24:	4442      	add	r2, r8
 800cc26:	1b9b      	subs	r3, r3, r6
 800cc28:	2102      	movs	r1, #2
 800cc2a:	f080 0001 	eor.w	r0, r0, #1
 800cc2e:	60a2      	str	r2, [r4, #8]
 800cc30:	6123      	str	r3, [r4, #16]
 800cc32:	7561      	strb	r1, [r4, #21]
 800cc34:	b002      	add	sp, #8
 800cc36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc3a:	2102      	movs	r1, #2
 800cc3c:	4620      	mov	r0, r4
 800cc3e:	f001 f9f3 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800cc42:	2800      	cmp	r0, #0
 800cc44:	d0cb      	beq.n	800cbde <ucdr_serialize_uint16_t+0x4e>
 800cc46:	7d23      	ldrb	r3, [r4, #20]
 800cc48:	68a2      	ldr	r2, [r4, #8]
 800cc4a:	2b01      	cmp	r3, #1
 800cc4c:	d018      	beq.n	800cc80 <ucdr_serialize_uint16_t+0xf0>
 800cc4e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cc52:	7013      	strb	r3, [r2, #0]
 800cc54:	68a3      	ldr	r3, [r4, #8]
 800cc56:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cc5a:	705a      	strb	r2, [r3, #1]
 800cc5c:	e7b7      	b.n	800cbce <ucdr_serialize_uint16_t+0x3e>
 800cc5e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800cc62:	801a      	strh	r2, [r3, #0]
 800cc64:	e7b3      	b.n	800cbce <ucdr_serialize_uint16_t+0x3e>
 800cc66:	68a2      	ldr	r2, [r4, #8]
 800cc68:	6923      	ldr	r3, [r4, #16]
 800cc6a:	7da0      	ldrb	r0, [r4, #22]
 800cc6c:	7567      	strb	r7, [r4, #21]
 800cc6e:	1b92      	subs	r2, r2, r6
 800cc70:	1b9b      	subs	r3, r3, r6
 800cc72:	f080 0001 	eor.w	r0, r0, #1
 800cc76:	60a2      	str	r2, [r4, #8]
 800cc78:	6123      	str	r3, [r4, #16]
 800cc7a:	b002      	add	sp, #8
 800cc7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc80:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800cc84:	8013      	strh	r3, [r2, #0]
 800cc86:	e7a2      	b.n	800cbce <ucdr_serialize_uint16_t+0x3e>
 800cc88:	4628      	mov	r0, r5
 800cc8a:	f10d 0506 	add.w	r5, sp, #6
 800cc8e:	4632      	mov	r2, r6
 800cc90:	4629      	mov	r1, r5
 800cc92:	f010 f896 	bl	801cdc2 <memcpy>
 800cc96:	68a0      	ldr	r0, [r4, #8]
 800cc98:	4642      	mov	r2, r8
 800cc9a:	19a9      	adds	r1, r5, r6
 800cc9c:	f010 f891 	bl	801cdc2 <memcpy>
 800cca0:	e7bc      	b.n	800cc1c <ucdr_serialize_uint16_t+0x8c>
 800cca2:	bf00      	nop

0800cca4 <ucdr_serialize_endian_uint16_t>:
 800cca4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cca8:	b083      	sub	sp, #12
 800ccaa:	460d      	mov	r5, r1
 800ccac:	2102      	movs	r1, #2
 800ccae:	4604      	mov	r4, r0
 800ccb0:	f8ad 2006 	strh.w	r2, [sp, #6]
 800ccb4:	f001 fa0c 	bl	800e0d0 <ucdr_buffer_alignment>
 800ccb8:	4601      	mov	r1, r0
 800ccba:	4620      	mov	r0, r4
 800ccbc:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ccc0:	f001 fa4a 	bl	800e158 <ucdr_advance_buffer>
 800ccc4:	2102      	movs	r1, #2
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	f001 f9a2 	bl	800e010 <ucdr_check_buffer_available_for>
 800cccc:	bb60      	cbnz	r0, 800cd28 <ucdr_serialize_endian_uint16_t+0x84>
 800ccce:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ccd2:	42be      	cmp	r6, r7
 800ccd4:	d923      	bls.n	800cd1e <ucdr_serialize_endian_uint16_t+0x7a>
 800ccd6:	6923      	ldr	r3, [r4, #16]
 800ccd8:	60a6      	str	r6, [r4, #8]
 800ccda:	1bf6      	subs	r6, r6, r7
 800ccdc:	4433      	add	r3, r6
 800ccde:	f1c6 0902 	rsb	r9, r6, #2
 800cce2:	6123      	str	r3, [r4, #16]
 800cce4:	4649      	mov	r1, r9
 800cce6:	4620      	mov	r0, r4
 800cce8:	f001 f99e 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800ccec:	2800      	cmp	r0, #0
 800ccee:	d037      	beq.n	800cd60 <ucdr_serialize_endian_uint16_t+0xbc>
 800ccf0:	2d01      	cmp	r5, #1
 800ccf2:	d043      	beq.n	800cd7c <ucdr_serialize_endian_uint16_t+0xd8>
 800ccf4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ccf8:	703b      	strb	r3, [r7, #0]
 800ccfa:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ccfe:	707b      	strb	r3, [r7, #1]
 800cd00:	6923      	ldr	r3, [r4, #16]
 800cd02:	68a2      	ldr	r2, [r4, #8]
 800cd04:	7da0      	ldrb	r0, [r4, #22]
 800cd06:	3302      	adds	r3, #2
 800cd08:	444a      	add	r2, r9
 800cd0a:	1b9b      	subs	r3, r3, r6
 800cd0c:	2102      	movs	r1, #2
 800cd0e:	f080 0001 	eor.w	r0, r0, #1
 800cd12:	60a2      	str	r2, [r4, #8]
 800cd14:	6123      	str	r3, [r4, #16]
 800cd16:	7561      	strb	r1, [r4, #21]
 800cd18:	b003      	add	sp, #12
 800cd1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd1e:	2102      	movs	r1, #2
 800cd20:	4620      	mov	r0, r4
 800cd22:	f001 f981 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800cd26:	b188      	cbz	r0, 800cd4c <ucdr_serialize_endian_uint16_t+0xa8>
 800cd28:	2d01      	cmp	r5, #1
 800cd2a:	68a3      	ldr	r3, [r4, #8]
 800cd2c:	d014      	beq.n	800cd58 <ucdr_serialize_endian_uint16_t+0xb4>
 800cd2e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cd32:	701a      	strb	r2, [r3, #0]
 800cd34:	68a3      	ldr	r3, [r4, #8]
 800cd36:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cd3a:	705a      	strb	r2, [r3, #1]
 800cd3c:	68a2      	ldr	r2, [r4, #8]
 800cd3e:	6923      	ldr	r3, [r4, #16]
 800cd40:	3202      	adds	r2, #2
 800cd42:	3302      	adds	r3, #2
 800cd44:	2102      	movs	r1, #2
 800cd46:	60a2      	str	r2, [r4, #8]
 800cd48:	6123      	str	r3, [r4, #16]
 800cd4a:	7561      	strb	r1, [r4, #21]
 800cd4c:	7da0      	ldrb	r0, [r4, #22]
 800cd4e:	f080 0001 	eor.w	r0, r0, #1
 800cd52:	b003      	add	sp, #12
 800cd54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd58:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800cd5c:	801a      	strh	r2, [r3, #0]
 800cd5e:	e7ed      	b.n	800cd3c <ucdr_serialize_endian_uint16_t+0x98>
 800cd60:	68a2      	ldr	r2, [r4, #8]
 800cd62:	6923      	ldr	r3, [r4, #16]
 800cd64:	7da0      	ldrb	r0, [r4, #22]
 800cd66:	f884 8015 	strb.w	r8, [r4, #21]
 800cd6a:	1b92      	subs	r2, r2, r6
 800cd6c:	1b9b      	subs	r3, r3, r6
 800cd6e:	f080 0001 	eor.w	r0, r0, #1
 800cd72:	60a2      	str	r2, [r4, #8]
 800cd74:	6123      	str	r3, [r4, #16]
 800cd76:	b003      	add	sp, #12
 800cd78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd7c:	f10d 0506 	add.w	r5, sp, #6
 800cd80:	4632      	mov	r2, r6
 800cd82:	4629      	mov	r1, r5
 800cd84:	4638      	mov	r0, r7
 800cd86:	f010 f81c 	bl	801cdc2 <memcpy>
 800cd8a:	68a0      	ldr	r0, [r4, #8]
 800cd8c:	464a      	mov	r2, r9
 800cd8e:	19a9      	adds	r1, r5, r6
 800cd90:	f010 f817 	bl	801cdc2 <memcpy>
 800cd94:	e7b4      	b.n	800cd00 <ucdr_serialize_endian_uint16_t+0x5c>
 800cd96:	bf00      	nop

0800cd98 <ucdr_deserialize_uint16_t>:
 800cd98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd9c:	460d      	mov	r5, r1
 800cd9e:	2102      	movs	r1, #2
 800cda0:	4604      	mov	r4, r0
 800cda2:	f001 f995 	bl	800e0d0 <ucdr_buffer_alignment>
 800cda6:	4601      	mov	r1, r0
 800cda8:	4620      	mov	r0, r4
 800cdaa:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cdae:	f001 f9d3 	bl	800e158 <ucdr_advance_buffer>
 800cdb2:	2102      	movs	r1, #2
 800cdb4:	4620      	mov	r0, r4
 800cdb6:	f001 f92b 	bl	800e010 <ucdr_check_buffer_available_for>
 800cdba:	b1a8      	cbz	r0, 800cde8 <ucdr_deserialize_uint16_t+0x50>
 800cdbc:	7d22      	ldrb	r2, [r4, #20]
 800cdbe:	68a3      	ldr	r3, [r4, #8]
 800cdc0:	2a01      	cmp	r2, #1
 800cdc2:	d046      	beq.n	800ce52 <ucdr_deserialize_uint16_t+0xba>
 800cdc4:	785b      	ldrb	r3, [r3, #1]
 800cdc6:	702b      	strb	r3, [r5, #0]
 800cdc8:	68a3      	ldr	r3, [r4, #8]
 800cdca:	781b      	ldrb	r3, [r3, #0]
 800cdcc:	706b      	strb	r3, [r5, #1]
 800cdce:	68a2      	ldr	r2, [r4, #8]
 800cdd0:	6923      	ldr	r3, [r4, #16]
 800cdd2:	3202      	adds	r2, #2
 800cdd4:	3302      	adds	r3, #2
 800cdd6:	2102      	movs	r1, #2
 800cdd8:	60a2      	str	r2, [r4, #8]
 800cdda:	6123      	str	r3, [r4, #16]
 800cddc:	7561      	strb	r1, [r4, #21]
 800cdde:	7da0      	ldrb	r0, [r4, #22]
 800cde0:	f080 0001 	eor.w	r0, r0, #1
 800cde4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cde8:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cdec:	42be      	cmp	r6, r7
 800cdee:	d920      	bls.n	800ce32 <ucdr_deserialize_uint16_t+0x9a>
 800cdf0:	6923      	ldr	r3, [r4, #16]
 800cdf2:	60a6      	str	r6, [r4, #8]
 800cdf4:	1bf6      	subs	r6, r6, r7
 800cdf6:	4433      	add	r3, r6
 800cdf8:	f1c6 0902 	rsb	r9, r6, #2
 800cdfc:	6123      	str	r3, [r4, #16]
 800cdfe:	4649      	mov	r1, r9
 800ce00:	4620      	mov	r0, r4
 800ce02:	f001 f911 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800ce06:	b338      	cbz	r0, 800ce58 <ucdr_deserialize_uint16_t+0xc0>
 800ce08:	7d23      	ldrb	r3, [r4, #20]
 800ce0a:	2b01      	cmp	r3, #1
 800ce0c:	d034      	beq.n	800ce78 <ucdr_deserialize_uint16_t+0xe0>
 800ce0e:	787b      	ldrb	r3, [r7, #1]
 800ce10:	702b      	strb	r3, [r5, #0]
 800ce12:	783b      	ldrb	r3, [r7, #0]
 800ce14:	706b      	strb	r3, [r5, #1]
 800ce16:	6923      	ldr	r3, [r4, #16]
 800ce18:	68a2      	ldr	r2, [r4, #8]
 800ce1a:	7da0      	ldrb	r0, [r4, #22]
 800ce1c:	2102      	movs	r1, #2
 800ce1e:	3302      	adds	r3, #2
 800ce20:	444a      	add	r2, r9
 800ce22:	1b9b      	subs	r3, r3, r6
 800ce24:	7561      	strb	r1, [r4, #21]
 800ce26:	60a2      	str	r2, [r4, #8]
 800ce28:	6123      	str	r3, [r4, #16]
 800ce2a:	f080 0001 	eor.w	r0, r0, #1
 800ce2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce32:	2102      	movs	r1, #2
 800ce34:	4620      	mov	r0, r4
 800ce36:	f001 f8f7 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800ce3a:	2800      	cmp	r0, #0
 800ce3c:	d0cf      	beq.n	800cdde <ucdr_deserialize_uint16_t+0x46>
 800ce3e:	7d23      	ldrb	r3, [r4, #20]
 800ce40:	68a2      	ldr	r2, [r4, #8]
 800ce42:	2b01      	cmp	r3, #1
 800ce44:	d015      	beq.n	800ce72 <ucdr_deserialize_uint16_t+0xda>
 800ce46:	7853      	ldrb	r3, [r2, #1]
 800ce48:	702b      	strb	r3, [r5, #0]
 800ce4a:	68a3      	ldr	r3, [r4, #8]
 800ce4c:	781b      	ldrb	r3, [r3, #0]
 800ce4e:	706b      	strb	r3, [r5, #1]
 800ce50:	e7bd      	b.n	800cdce <ucdr_deserialize_uint16_t+0x36>
 800ce52:	881b      	ldrh	r3, [r3, #0]
 800ce54:	802b      	strh	r3, [r5, #0]
 800ce56:	e7ba      	b.n	800cdce <ucdr_deserialize_uint16_t+0x36>
 800ce58:	68a2      	ldr	r2, [r4, #8]
 800ce5a:	6923      	ldr	r3, [r4, #16]
 800ce5c:	7da0      	ldrb	r0, [r4, #22]
 800ce5e:	f884 8015 	strb.w	r8, [r4, #21]
 800ce62:	1b92      	subs	r2, r2, r6
 800ce64:	1b9b      	subs	r3, r3, r6
 800ce66:	60a2      	str	r2, [r4, #8]
 800ce68:	6123      	str	r3, [r4, #16]
 800ce6a:	f080 0001 	eor.w	r0, r0, #1
 800ce6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce72:	8813      	ldrh	r3, [r2, #0]
 800ce74:	802b      	strh	r3, [r5, #0]
 800ce76:	e7aa      	b.n	800cdce <ucdr_deserialize_uint16_t+0x36>
 800ce78:	4639      	mov	r1, r7
 800ce7a:	4632      	mov	r2, r6
 800ce7c:	4628      	mov	r0, r5
 800ce7e:	f00f ffa0 	bl	801cdc2 <memcpy>
 800ce82:	68a1      	ldr	r1, [r4, #8]
 800ce84:	464a      	mov	r2, r9
 800ce86:	19a8      	adds	r0, r5, r6
 800ce88:	f00f ff9b 	bl	801cdc2 <memcpy>
 800ce8c:	e7c3      	b.n	800ce16 <ucdr_deserialize_uint16_t+0x7e>
 800ce8e:	bf00      	nop

0800ce90 <ucdr_deserialize_endian_uint16_t>:
 800ce90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce94:	460e      	mov	r6, r1
 800ce96:	2102      	movs	r1, #2
 800ce98:	4604      	mov	r4, r0
 800ce9a:	4615      	mov	r5, r2
 800ce9c:	f001 f918 	bl	800e0d0 <ucdr_buffer_alignment>
 800cea0:	4601      	mov	r1, r0
 800cea2:	4620      	mov	r0, r4
 800cea4:	f894 9015 	ldrb.w	r9, [r4, #21]
 800cea8:	f001 f956 	bl	800e158 <ucdr_advance_buffer>
 800ceac:	2102      	movs	r1, #2
 800ceae:	4620      	mov	r0, r4
 800ceb0:	f001 f8ae 	bl	800e010 <ucdr_check_buffer_available_for>
 800ceb4:	bb60      	cbnz	r0, 800cf10 <ucdr_deserialize_endian_uint16_t+0x80>
 800ceb6:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800ceba:	4547      	cmp	r7, r8
 800cebc:	d923      	bls.n	800cf06 <ucdr_deserialize_endian_uint16_t+0x76>
 800cebe:	6923      	ldr	r3, [r4, #16]
 800cec0:	60a7      	str	r7, [r4, #8]
 800cec2:	eba7 0708 	sub.w	r7, r7, r8
 800cec6:	443b      	add	r3, r7
 800cec8:	f1c7 0a02 	rsb	sl, r7, #2
 800cecc:	6123      	str	r3, [r4, #16]
 800cece:	4651      	mov	r1, sl
 800ced0:	4620      	mov	r0, r4
 800ced2:	f001 f8a9 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800ced6:	2800      	cmp	r0, #0
 800ced8:	d032      	beq.n	800cf40 <ucdr_deserialize_endian_uint16_t+0xb0>
 800ceda:	2e01      	cmp	r6, #1
 800cedc:	d03d      	beq.n	800cf5a <ucdr_deserialize_endian_uint16_t+0xca>
 800cede:	f898 3001 	ldrb.w	r3, [r8, #1]
 800cee2:	702b      	strb	r3, [r5, #0]
 800cee4:	f898 3000 	ldrb.w	r3, [r8]
 800cee8:	706b      	strb	r3, [r5, #1]
 800ceea:	6923      	ldr	r3, [r4, #16]
 800ceec:	68a2      	ldr	r2, [r4, #8]
 800ceee:	7da0      	ldrb	r0, [r4, #22]
 800cef0:	2102      	movs	r1, #2
 800cef2:	3302      	adds	r3, #2
 800cef4:	4452      	add	r2, sl
 800cef6:	1bdb      	subs	r3, r3, r7
 800cef8:	7561      	strb	r1, [r4, #21]
 800cefa:	60a2      	str	r2, [r4, #8]
 800cefc:	6123      	str	r3, [r4, #16]
 800cefe:	f080 0001 	eor.w	r0, r0, #1
 800cf02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf06:	2102      	movs	r1, #2
 800cf08:	4620      	mov	r0, r4
 800cf0a:	f001 f88d 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800cf0e:	b178      	cbz	r0, 800cf30 <ucdr_deserialize_endian_uint16_t+0xa0>
 800cf10:	2e01      	cmp	r6, #1
 800cf12:	68a3      	ldr	r3, [r4, #8]
 800cf14:	d011      	beq.n	800cf3a <ucdr_deserialize_endian_uint16_t+0xaa>
 800cf16:	785b      	ldrb	r3, [r3, #1]
 800cf18:	702b      	strb	r3, [r5, #0]
 800cf1a:	68a3      	ldr	r3, [r4, #8]
 800cf1c:	781b      	ldrb	r3, [r3, #0]
 800cf1e:	706b      	strb	r3, [r5, #1]
 800cf20:	68a2      	ldr	r2, [r4, #8]
 800cf22:	6923      	ldr	r3, [r4, #16]
 800cf24:	3202      	adds	r2, #2
 800cf26:	3302      	adds	r3, #2
 800cf28:	2102      	movs	r1, #2
 800cf2a:	60a2      	str	r2, [r4, #8]
 800cf2c:	6123      	str	r3, [r4, #16]
 800cf2e:	7561      	strb	r1, [r4, #21]
 800cf30:	7da0      	ldrb	r0, [r4, #22]
 800cf32:	f080 0001 	eor.w	r0, r0, #1
 800cf36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf3a:	881b      	ldrh	r3, [r3, #0]
 800cf3c:	802b      	strh	r3, [r5, #0]
 800cf3e:	e7ef      	b.n	800cf20 <ucdr_deserialize_endian_uint16_t+0x90>
 800cf40:	68a2      	ldr	r2, [r4, #8]
 800cf42:	6923      	ldr	r3, [r4, #16]
 800cf44:	7da0      	ldrb	r0, [r4, #22]
 800cf46:	f884 9015 	strb.w	r9, [r4, #21]
 800cf4a:	1bd2      	subs	r2, r2, r7
 800cf4c:	1bdb      	subs	r3, r3, r7
 800cf4e:	60a2      	str	r2, [r4, #8]
 800cf50:	6123      	str	r3, [r4, #16]
 800cf52:	f080 0001 	eor.w	r0, r0, #1
 800cf56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf5a:	4641      	mov	r1, r8
 800cf5c:	463a      	mov	r2, r7
 800cf5e:	4628      	mov	r0, r5
 800cf60:	f00f ff2f 	bl	801cdc2 <memcpy>
 800cf64:	68a1      	ldr	r1, [r4, #8]
 800cf66:	4652      	mov	r2, sl
 800cf68:	19e8      	adds	r0, r5, r7
 800cf6a:	f00f ff2a 	bl	801cdc2 <memcpy>
 800cf6e:	e7bc      	b.n	800ceea <ucdr_deserialize_endian_uint16_t+0x5a>

0800cf70 <ucdr_serialize_uint32_t>:
 800cf70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf74:	b082      	sub	sp, #8
 800cf76:	4604      	mov	r4, r0
 800cf78:	9101      	str	r1, [sp, #4]
 800cf7a:	2104      	movs	r1, #4
 800cf7c:	f001 f8a8 	bl	800e0d0 <ucdr_buffer_alignment>
 800cf80:	4601      	mov	r1, r0
 800cf82:	4620      	mov	r0, r4
 800cf84:	7d67      	ldrb	r7, [r4, #21]
 800cf86:	f001 f8e7 	bl	800e158 <ucdr_advance_buffer>
 800cf8a:	2104      	movs	r1, #4
 800cf8c:	4620      	mov	r0, r4
 800cf8e:	f001 f83f 	bl	800e010 <ucdr_check_buffer_available_for>
 800cf92:	b300      	cbz	r0, 800cfd6 <ucdr_serialize_uint32_t+0x66>
 800cf94:	7d22      	ldrb	r2, [r4, #20]
 800cf96:	68a3      	ldr	r3, [r4, #8]
 800cf98:	2a01      	cmp	r2, #1
 800cf9a:	d05d      	beq.n	800d058 <ucdr_serialize_uint32_t+0xe8>
 800cf9c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cfa0:	701a      	strb	r2, [r3, #0]
 800cfa2:	68a3      	ldr	r3, [r4, #8]
 800cfa4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cfa8:	705a      	strb	r2, [r3, #1]
 800cfaa:	68a3      	ldr	r3, [r4, #8]
 800cfac:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cfb0:	709a      	strb	r2, [r3, #2]
 800cfb2:	68a3      	ldr	r3, [r4, #8]
 800cfb4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cfb8:	70da      	strb	r2, [r3, #3]
 800cfba:	68a2      	ldr	r2, [r4, #8]
 800cfbc:	6923      	ldr	r3, [r4, #16]
 800cfbe:	3204      	adds	r2, #4
 800cfc0:	3304      	adds	r3, #4
 800cfc2:	2104      	movs	r1, #4
 800cfc4:	60a2      	str	r2, [r4, #8]
 800cfc6:	6123      	str	r3, [r4, #16]
 800cfc8:	7561      	strb	r1, [r4, #21]
 800cfca:	7da0      	ldrb	r0, [r4, #22]
 800cfcc:	f080 0001 	eor.w	r0, r0, #1
 800cfd0:	b002      	add	sp, #8
 800cfd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfd6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cfda:	42ab      	cmp	r3, r5
 800cfdc:	d92e      	bls.n	800d03c <ucdr_serialize_uint32_t+0xcc>
 800cfde:	1b5e      	subs	r6, r3, r5
 800cfe0:	60a3      	str	r3, [r4, #8]
 800cfe2:	6923      	ldr	r3, [r4, #16]
 800cfe4:	f1c6 0804 	rsb	r8, r6, #4
 800cfe8:	4433      	add	r3, r6
 800cfea:	6123      	str	r3, [r4, #16]
 800cfec:	4641      	mov	r1, r8
 800cfee:	4620      	mov	r0, r4
 800cff0:	f001 f81a 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800cff4:	b398      	cbz	r0, 800d05e <ucdr_serialize_uint32_t+0xee>
 800cff6:	7d23      	ldrb	r3, [r4, #20]
 800cff8:	2b01      	cmp	r3, #1
 800cffa:	d046      	beq.n	800d08a <ucdr_serialize_uint32_t+0x11a>
 800cffc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d000:	702b      	strb	r3, [r5, #0]
 800d002:	2e01      	cmp	r6, #1
 800d004:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d008:	706b      	strb	r3, [r5, #1]
 800d00a:	d035      	beq.n	800d078 <ucdr_serialize_uint32_t+0x108>
 800d00c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d010:	70ab      	strb	r3, [r5, #2]
 800d012:	2e02      	cmp	r6, #2
 800d014:	d034      	beq.n	800d080 <ucdr_serialize_uint32_t+0x110>
 800d016:	3503      	adds	r5, #3
 800d018:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d01c:	702b      	strb	r3, [r5, #0]
 800d01e:	6923      	ldr	r3, [r4, #16]
 800d020:	68a2      	ldr	r2, [r4, #8]
 800d022:	7da0      	ldrb	r0, [r4, #22]
 800d024:	3304      	adds	r3, #4
 800d026:	4442      	add	r2, r8
 800d028:	1b9b      	subs	r3, r3, r6
 800d02a:	2104      	movs	r1, #4
 800d02c:	f080 0001 	eor.w	r0, r0, #1
 800d030:	60a2      	str	r2, [r4, #8]
 800d032:	6123      	str	r3, [r4, #16]
 800d034:	7561      	strb	r1, [r4, #21]
 800d036:	b002      	add	sp, #8
 800d038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d03c:	2104      	movs	r1, #4
 800d03e:	4620      	mov	r0, r4
 800d040:	f000 fff2 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d044:	2800      	cmp	r0, #0
 800d046:	d0c0      	beq.n	800cfca <ucdr_serialize_uint32_t+0x5a>
 800d048:	7d23      	ldrb	r3, [r4, #20]
 800d04a:	68a2      	ldr	r2, [r4, #8]
 800d04c:	2b01      	cmp	r3, #1
 800d04e:	d019      	beq.n	800d084 <ucdr_serialize_uint32_t+0x114>
 800d050:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d054:	7013      	strb	r3, [r2, #0]
 800d056:	e7a4      	b.n	800cfa2 <ucdr_serialize_uint32_t+0x32>
 800d058:	9a01      	ldr	r2, [sp, #4]
 800d05a:	601a      	str	r2, [r3, #0]
 800d05c:	e7ad      	b.n	800cfba <ucdr_serialize_uint32_t+0x4a>
 800d05e:	68a2      	ldr	r2, [r4, #8]
 800d060:	6923      	ldr	r3, [r4, #16]
 800d062:	7da0      	ldrb	r0, [r4, #22]
 800d064:	7567      	strb	r7, [r4, #21]
 800d066:	1b92      	subs	r2, r2, r6
 800d068:	1b9b      	subs	r3, r3, r6
 800d06a:	f080 0001 	eor.w	r0, r0, #1
 800d06e:	60a2      	str	r2, [r4, #8]
 800d070:	6123      	str	r3, [r4, #16]
 800d072:	b002      	add	sp, #8
 800d074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d078:	68a3      	ldr	r3, [r4, #8]
 800d07a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d07e:	701a      	strb	r2, [r3, #0]
 800d080:	68a5      	ldr	r5, [r4, #8]
 800d082:	e7c9      	b.n	800d018 <ucdr_serialize_uint32_t+0xa8>
 800d084:	9b01      	ldr	r3, [sp, #4]
 800d086:	6013      	str	r3, [r2, #0]
 800d088:	e797      	b.n	800cfba <ucdr_serialize_uint32_t+0x4a>
 800d08a:	4628      	mov	r0, r5
 800d08c:	ad01      	add	r5, sp, #4
 800d08e:	4632      	mov	r2, r6
 800d090:	4629      	mov	r1, r5
 800d092:	f00f fe96 	bl	801cdc2 <memcpy>
 800d096:	68a0      	ldr	r0, [r4, #8]
 800d098:	4642      	mov	r2, r8
 800d09a:	19a9      	adds	r1, r5, r6
 800d09c:	f00f fe91 	bl	801cdc2 <memcpy>
 800d0a0:	e7bd      	b.n	800d01e <ucdr_serialize_uint32_t+0xae>
 800d0a2:	bf00      	nop

0800d0a4 <ucdr_serialize_endian_uint32_t>:
 800d0a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d0a8:	b083      	sub	sp, #12
 800d0aa:	460d      	mov	r5, r1
 800d0ac:	2104      	movs	r1, #4
 800d0ae:	4604      	mov	r4, r0
 800d0b0:	9201      	str	r2, [sp, #4]
 800d0b2:	f001 f80d 	bl	800e0d0 <ucdr_buffer_alignment>
 800d0b6:	4601      	mov	r1, r0
 800d0b8:	4620      	mov	r0, r4
 800d0ba:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d0be:	f001 f84b 	bl	800e158 <ucdr_advance_buffer>
 800d0c2:	2104      	movs	r1, #4
 800d0c4:	4620      	mov	r0, r4
 800d0c6:	f000 ffa3 	bl	800e010 <ucdr_check_buffer_available_for>
 800d0ca:	2800      	cmp	r0, #0
 800d0cc:	d137      	bne.n	800d13e <ucdr_serialize_endian_uint32_t+0x9a>
 800d0ce:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d0d2:	42b7      	cmp	r7, r6
 800d0d4:	d92e      	bls.n	800d134 <ucdr_serialize_endian_uint32_t+0x90>
 800d0d6:	6923      	ldr	r3, [r4, #16]
 800d0d8:	60a7      	str	r7, [r4, #8]
 800d0da:	1bbf      	subs	r7, r7, r6
 800d0dc:	443b      	add	r3, r7
 800d0de:	f1c7 0904 	rsb	r9, r7, #4
 800d0e2:	6123      	str	r3, [r4, #16]
 800d0e4:	4649      	mov	r1, r9
 800d0e6:	4620      	mov	r0, r4
 800d0e8:	f000 ff9e 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d0ec:	2800      	cmp	r0, #0
 800d0ee:	d049      	beq.n	800d184 <ucdr_serialize_endian_uint32_t+0xe0>
 800d0f0:	2d01      	cmp	r5, #1
 800d0f2:	d05b      	beq.n	800d1ac <ucdr_serialize_endian_uint32_t+0x108>
 800d0f4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d0f8:	7033      	strb	r3, [r6, #0]
 800d0fa:	2f01      	cmp	r7, #1
 800d0fc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d100:	7073      	strb	r3, [r6, #1]
 800d102:	d04d      	beq.n	800d1a0 <ucdr_serialize_endian_uint32_t+0xfc>
 800d104:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d108:	70b3      	strb	r3, [r6, #2]
 800d10a:	2f02      	cmp	r7, #2
 800d10c:	d04c      	beq.n	800d1a8 <ucdr_serialize_endian_uint32_t+0x104>
 800d10e:	3603      	adds	r6, #3
 800d110:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d114:	7033      	strb	r3, [r6, #0]
 800d116:	6923      	ldr	r3, [r4, #16]
 800d118:	68a2      	ldr	r2, [r4, #8]
 800d11a:	7da0      	ldrb	r0, [r4, #22]
 800d11c:	3304      	adds	r3, #4
 800d11e:	444a      	add	r2, r9
 800d120:	1bdb      	subs	r3, r3, r7
 800d122:	2104      	movs	r1, #4
 800d124:	f080 0001 	eor.w	r0, r0, #1
 800d128:	60a2      	str	r2, [r4, #8]
 800d12a:	6123      	str	r3, [r4, #16]
 800d12c:	7561      	strb	r1, [r4, #21]
 800d12e:	b003      	add	sp, #12
 800d130:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d134:	2104      	movs	r1, #4
 800d136:	4620      	mov	r0, r4
 800d138:	f000 ff76 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d13c:	b1c8      	cbz	r0, 800d172 <ucdr_serialize_endian_uint32_t+0xce>
 800d13e:	2d01      	cmp	r5, #1
 800d140:	68a3      	ldr	r3, [r4, #8]
 800d142:	d01c      	beq.n	800d17e <ucdr_serialize_endian_uint32_t+0xda>
 800d144:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d148:	701a      	strb	r2, [r3, #0]
 800d14a:	68a3      	ldr	r3, [r4, #8]
 800d14c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d150:	705a      	strb	r2, [r3, #1]
 800d152:	68a3      	ldr	r3, [r4, #8]
 800d154:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d158:	709a      	strb	r2, [r3, #2]
 800d15a:	68a3      	ldr	r3, [r4, #8]
 800d15c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d160:	70da      	strb	r2, [r3, #3]
 800d162:	68a2      	ldr	r2, [r4, #8]
 800d164:	6923      	ldr	r3, [r4, #16]
 800d166:	3204      	adds	r2, #4
 800d168:	3304      	adds	r3, #4
 800d16a:	2104      	movs	r1, #4
 800d16c:	60a2      	str	r2, [r4, #8]
 800d16e:	6123      	str	r3, [r4, #16]
 800d170:	7561      	strb	r1, [r4, #21]
 800d172:	7da0      	ldrb	r0, [r4, #22]
 800d174:	f080 0001 	eor.w	r0, r0, #1
 800d178:	b003      	add	sp, #12
 800d17a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d17e:	9a01      	ldr	r2, [sp, #4]
 800d180:	601a      	str	r2, [r3, #0]
 800d182:	e7ee      	b.n	800d162 <ucdr_serialize_endian_uint32_t+0xbe>
 800d184:	68a2      	ldr	r2, [r4, #8]
 800d186:	6923      	ldr	r3, [r4, #16]
 800d188:	7da0      	ldrb	r0, [r4, #22]
 800d18a:	f884 8015 	strb.w	r8, [r4, #21]
 800d18e:	1bd2      	subs	r2, r2, r7
 800d190:	1bdb      	subs	r3, r3, r7
 800d192:	f080 0001 	eor.w	r0, r0, #1
 800d196:	60a2      	str	r2, [r4, #8]
 800d198:	6123      	str	r3, [r4, #16]
 800d19a:	b003      	add	sp, #12
 800d19c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d1a0:	68a3      	ldr	r3, [r4, #8]
 800d1a2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d1a6:	701a      	strb	r2, [r3, #0]
 800d1a8:	68a6      	ldr	r6, [r4, #8]
 800d1aa:	e7b1      	b.n	800d110 <ucdr_serialize_endian_uint32_t+0x6c>
 800d1ac:	ad01      	add	r5, sp, #4
 800d1ae:	463a      	mov	r2, r7
 800d1b0:	4629      	mov	r1, r5
 800d1b2:	4630      	mov	r0, r6
 800d1b4:	f00f fe05 	bl	801cdc2 <memcpy>
 800d1b8:	68a0      	ldr	r0, [r4, #8]
 800d1ba:	464a      	mov	r2, r9
 800d1bc:	19e9      	adds	r1, r5, r7
 800d1be:	f00f fe00 	bl	801cdc2 <memcpy>
 800d1c2:	e7a8      	b.n	800d116 <ucdr_serialize_endian_uint32_t+0x72>

0800d1c4 <ucdr_deserialize_uint32_t>:
 800d1c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1c8:	460d      	mov	r5, r1
 800d1ca:	2104      	movs	r1, #4
 800d1cc:	4604      	mov	r4, r0
 800d1ce:	f000 ff7f 	bl	800e0d0 <ucdr_buffer_alignment>
 800d1d2:	4601      	mov	r1, r0
 800d1d4:	4620      	mov	r0, r4
 800d1d6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d1da:	f000 ffbd 	bl	800e158 <ucdr_advance_buffer>
 800d1de:	2104      	movs	r1, #4
 800d1e0:	4620      	mov	r0, r4
 800d1e2:	f000 ff15 	bl	800e010 <ucdr_check_buffer_available_for>
 800d1e6:	b1d8      	cbz	r0, 800d220 <ucdr_deserialize_uint32_t+0x5c>
 800d1e8:	7d22      	ldrb	r2, [r4, #20]
 800d1ea:	68a3      	ldr	r3, [r4, #8]
 800d1ec:	2a01      	cmp	r2, #1
 800d1ee:	d052      	beq.n	800d296 <ucdr_deserialize_uint32_t+0xd2>
 800d1f0:	78db      	ldrb	r3, [r3, #3]
 800d1f2:	702b      	strb	r3, [r5, #0]
 800d1f4:	68a3      	ldr	r3, [r4, #8]
 800d1f6:	789b      	ldrb	r3, [r3, #2]
 800d1f8:	706b      	strb	r3, [r5, #1]
 800d1fa:	68a3      	ldr	r3, [r4, #8]
 800d1fc:	785b      	ldrb	r3, [r3, #1]
 800d1fe:	70ab      	strb	r3, [r5, #2]
 800d200:	68a3      	ldr	r3, [r4, #8]
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	70eb      	strb	r3, [r5, #3]
 800d206:	68a2      	ldr	r2, [r4, #8]
 800d208:	6923      	ldr	r3, [r4, #16]
 800d20a:	3204      	adds	r2, #4
 800d20c:	3304      	adds	r3, #4
 800d20e:	2104      	movs	r1, #4
 800d210:	60a2      	str	r2, [r4, #8]
 800d212:	6123      	str	r3, [r4, #16]
 800d214:	7561      	strb	r1, [r4, #21]
 800d216:	7da0      	ldrb	r0, [r4, #22]
 800d218:	f080 0001 	eor.w	r0, r0, #1
 800d21c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d220:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d224:	42b7      	cmp	r7, r6
 800d226:	d92a      	bls.n	800d27e <ucdr_deserialize_uint32_t+0xba>
 800d228:	6923      	ldr	r3, [r4, #16]
 800d22a:	60a7      	str	r7, [r4, #8]
 800d22c:	1bbf      	subs	r7, r7, r6
 800d22e:	443b      	add	r3, r7
 800d230:	f1c7 0904 	rsb	r9, r7, #4
 800d234:	6123      	str	r3, [r4, #16]
 800d236:	4649      	mov	r1, r9
 800d238:	4620      	mov	r0, r4
 800d23a:	f000 fef5 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d23e:	b368      	cbz	r0, 800d29c <ucdr_deserialize_uint32_t+0xd8>
 800d240:	7d23      	ldrb	r3, [r4, #20]
 800d242:	2b01      	cmp	r3, #1
 800d244:	d040      	beq.n	800d2c8 <ucdr_deserialize_uint32_t+0x104>
 800d246:	78f3      	ldrb	r3, [r6, #3]
 800d248:	702b      	strb	r3, [r5, #0]
 800d24a:	78b3      	ldrb	r3, [r6, #2]
 800d24c:	706b      	strb	r3, [r5, #1]
 800d24e:	2f01      	cmp	r7, #1
 800d250:	d031      	beq.n	800d2b6 <ucdr_deserialize_uint32_t+0xf2>
 800d252:	7873      	ldrb	r3, [r6, #1]
 800d254:	70ab      	strb	r3, [r5, #2]
 800d256:	2f02      	cmp	r7, #2
 800d258:	f105 0503 	add.w	r5, r5, #3
 800d25c:	d02f      	beq.n	800d2be <ucdr_deserialize_uint32_t+0xfa>
 800d25e:	7833      	ldrb	r3, [r6, #0]
 800d260:	702b      	strb	r3, [r5, #0]
 800d262:	6923      	ldr	r3, [r4, #16]
 800d264:	68a2      	ldr	r2, [r4, #8]
 800d266:	7da0      	ldrb	r0, [r4, #22]
 800d268:	2104      	movs	r1, #4
 800d26a:	3304      	adds	r3, #4
 800d26c:	444a      	add	r2, r9
 800d26e:	1bdb      	subs	r3, r3, r7
 800d270:	7561      	strb	r1, [r4, #21]
 800d272:	60a2      	str	r2, [r4, #8]
 800d274:	6123      	str	r3, [r4, #16]
 800d276:	f080 0001 	eor.w	r0, r0, #1
 800d27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d27e:	2104      	movs	r1, #4
 800d280:	4620      	mov	r0, r4
 800d282:	f000 fed1 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d286:	2800      	cmp	r0, #0
 800d288:	d0c5      	beq.n	800d216 <ucdr_deserialize_uint32_t+0x52>
 800d28a:	7d23      	ldrb	r3, [r4, #20]
 800d28c:	68a2      	ldr	r2, [r4, #8]
 800d28e:	2b01      	cmp	r3, #1
 800d290:	d017      	beq.n	800d2c2 <ucdr_deserialize_uint32_t+0xfe>
 800d292:	78d3      	ldrb	r3, [r2, #3]
 800d294:	e7ad      	b.n	800d1f2 <ucdr_deserialize_uint32_t+0x2e>
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	602b      	str	r3, [r5, #0]
 800d29a:	e7b4      	b.n	800d206 <ucdr_deserialize_uint32_t+0x42>
 800d29c:	68a2      	ldr	r2, [r4, #8]
 800d29e:	6923      	ldr	r3, [r4, #16]
 800d2a0:	7da0      	ldrb	r0, [r4, #22]
 800d2a2:	f884 8015 	strb.w	r8, [r4, #21]
 800d2a6:	1bd2      	subs	r2, r2, r7
 800d2a8:	1bdb      	subs	r3, r3, r7
 800d2aa:	60a2      	str	r2, [r4, #8]
 800d2ac:	6123      	str	r3, [r4, #16]
 800d2ae:	f080 0001 	eor.w	r0, r0, #1
 800d2b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2b6:	68a3      	ldr	r3, [r4, #8]
 800d2b8:	785b      	ldrb	r3, [r3, #1]
 800d2ba:	70ab      	strb	r3, [r5, #2]
 800d2bc:	3503      	adds	r5, #3
 800d2be:	68a6      	ldr	r6, [r4, #8]
 800d2c0:	e7cd      	b.n	800d25e <ucdr_deserialize_uint32_t+0x9a>
 800d2c2:	6813      	ldr	r3, [r2, #0]
 800d2c4:	602b      	str	r3, [r5, #0]
 800d2c6:	e79e      	b.n	800d206 <ucdr_deserialize_uint32_t+0x42>
 800d2c8:	4631      	mov	r1, r6
 800d2ca:	463a      	mov	r2, r7
 800d2cc:	4628      	mov	r0, r5
 800d2ce:	f00f fd78 	bl	801cdc2 <memcpy>
 800d2d2:	68a1      	ldr	r1, [r4, #8]
 800d2d4:	464a      	mov	r2, r9
 800d2d6:	19e8      	adds	r0, r5, r7
 800d2d8:	f00f fd73 	bl	801cdc2 <memcpy>
 800d2dc:	e7c1      	b.n	800d262 <ucdr_deserialize_uint32_t+0x9e>
 800d2de:	bf00      	nop

0800d2e0 <ucdr_deserialize_endian_uint32_t>:
 800d2e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2e4:	460e      	mov	r6, r1
 800d2e6:	2104      	movs	r1, #4
 800d2e8:	4604      	mov	r4, r0
 800d2ea:	4615      	mov	r5, r2
 800d2ec:	f000 fef0 	bl	800e0d0 <ucdr_buffer_alignment>
 800d2f0:	4601      	mov	r1, r0
 800d2f2:	4620      	mov	r0, r4
 800d2f4:	f894 9015 	ldrb.w	r9, [r4, #21]
 800d2f8:	f000 ff2e 	bl	800e158 <ucdr_advance_buffer>
 800d2fc:	2104      	movs	r1, #4
 800d2fe:	4620      	mov	r0, r4
 800d300:	f000 fe86 	bl	800e010 <ucdr_check_buffer_available_for>
 800d304:	2800      	cmp	r0, #0
 800d306:	d137      	bne.n	800d378 <ucdr_deserialize_endian_uint32_t+0x98>
 800d308:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800d30c:	42bb      	cmp	r3, r7
 800d30e:	d92e      	bls.n	800d36e <ucdr_deserialize_endian_uint32_t+0x8e>
 800d310:	eba3 0807 	sub.w	r8, r3, r7
 800d314:	60a3      	str	r3, [r4, #8]
 800d316:	6923      	ldr	r3, [r4, #16]
 800d318:	f1c8 0a04 	rsb	sl, r8, #4
 800d31c:	4443      	add	r3, r8
 800d31e:	6123      	str	r3, [r4, #16]
 800d320:	4651      	mov	r1, sl
 800d322:	4620      	mov	r0, r4
 800d324:	f000 fe80 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d328:	2800      	cmp	r0, #0
 800d32a:	d043      	beq.n	800d3b4 <ucdr_deserialize_endian_uint32_t+0xd4>
 800d32c:	2e01      	cmp	r6, #1
 800d32e:	d056      	beq.n	800d3de <ucdr_deserialize_endian_uint32_t+0xfe>
 800d330:	78fb      	ldrb	r3, [r7, #3]
 800d332:	702b      	strb	r3, [r5, #0]
 800d334:	78bb      	ldrb	r3, [r7, #2]
 800d336:	706b      	strb	r3, [r5, #1]
 800d338:	f1b8 0f01 	cmp.w	r8, #1
 800d33c:	d049      	beq.n	800d3d2 <ucdr_deserialize_endian_uint32_t+0xf2>
 800d33e:	787b      	ldrb	r3, [r7, #1]
 800d340:	70ab      	strb	r3, [r5, #2]
 800d342:	f1b8 0f02 	cmp.w	r8, #2
 800d346:	f105 0503 	add.w	r5, r5, #3
 800d34a:	d046      	beq.n	800d3da <ucdr_deserialize_endian_uint32_t+0xfa>
 800d34c:	783b      	ldrb	r3, [r7, #0]
 800d34e:	702b      	strb	r3, [r5, #0]
 800d350:	6923      	ldr	r3, [r4, #16]
 800d352:	68a2      	ldr	r2, [r4, #8]
 800d354:	7da0      	ldrb	r0, [r4, #22]
 800d356:	2104      	movs	r1, #4
 800d358:	3304      	adds	r3, #4
 800d35a:	4452      	add	r2, sl
 800d35c:	eba3 0308 	sub.w	r3, r3, r8
 800d360:	7561      	strb	r1, [r4, #21]
 800d362:	60a2      	str	r2, [r4, #8]
 800d364:	6123      	str	r3, [r4, #16]
 800d366:	f080 0001 	eor.w	r0, r0, #1
 800d36a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d36e:	2104      	movs	r1, #4
 800d370:	4620      	mov	r0, r4
 800d372:	f000 fe59 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d376:	b1a8      	cbz	r0, 800d3a4 <ucdr_deserialize_endian_uint32_t+0xc4>
 800d378:	2e01      	cmp	r6, #1
 800d37a:	68a3      	ldr	r3, [r4, #8]
 800d37c:	d017      	beq.n	800d3ae <ucdr_deserialize_endian_uint32_t+0xce>
 800d37e:	78db      	ldrb	r3, [r3, #3]
 800d380:	702b      	strb	r3, [r5, #0]
 800d382:	68a3      	ldr	r3, [r4, #8]
 800d384:	789b      	ldrb	r3, [r3, #2]
 800d386:	706b      	strb	r3, [r5, #1]
 800d388:	68a3      	ldr	r3, [r4, #8]
 800d38a:	785b      	ldrb	r3, [r3, #1]
 800d38c:	70ab      	strb	r3, [r5, #2]
 800d38e:	68a3      	ldr	r3, [r4, #8]
 800d390:	781b      	ldrb	r3, [r3, #0]
 800d392:	70eb      	strb	r3, [r5, #3]
 800d394:	68a2      	ldr	r2, [r4, #8]
 800d396:	6923      	ldr	r3, [r4, #16]
 800d398:	3204      	adds	r2, #4
 800d39a:	3304      	adds	r3, #4
 800d39c:	2104      	movs	r1, #4
 800d39e:	60a2      	str	r2, [r4, #8]
 800d3a0:	6123      	str	r3, [r4, #16]
 800d3a2:	7561      	strb	r1, [r4, #21]
 800d3a4:	7da0      	ldrb	r0, [r4, #22]
 800d3a6:	f080 0001 	eor.w	r0, r0, #1
 800d3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	602b      	str	r3, [r5, #0]
 800d3b2:	e7ef      	b.n	800d394 <ucdr_deserialize_endian_uint32_t+0xb4>
 800d3b4:	68a2      	ldr	r2, [r4, #8]
 800d3b6:	6923      	ldr	r3, [r4, #16]
 800d3b8:	7da0      	ldrb	r0, [r4, #22]
 800d3ba:	f884 9015 	strb.w	r9, [r4, #21]
 800d3be:	eba2 0208 	sub.w	r2, r2, r8
 800d3c2:	eba3 0308 	sub.w	r3, r3, r8
 800d3c6:	60a2      	str	r2, [r4, #8]
 800d3c8:	6123      	str	r3, [r4, #16]
 800d3ca:	f080 0001 	eor.w	r0, r0, #1
 800d3ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3d2:	68a3      	ldr	r3, [r4, #8]
 800d3d4:	785b      	ldrb	r3, [r3, #1]
 800d3d6:	70ab      	strb	r3, [r5, #2]
 800d3d8:	3503      	adds	r5, #3
 800d3da:	68a7      	ldr	r7, [r4, #8]
 800d3dc:	e7b6      	b.n	800d34c <ucdr_deserialize_endian_uint32_t+0x6c>
 800d3de:	4639      	mov	r1, r7
 800d3e0:	4642      	mov	r2, r8
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	f00f fced 	bl	801cdc2 <memcpy>
 800d3e8:	68a1      	ldr	r1, [r4, #8]
 800d3ea:	4652      	mov	r2, sl
 800d3ec:	eb05 0008 	add.w	r0, r5, r8
 800d3f0:	f00f fce7 	bl	801cdc2 <memcpy>
 800d3f4:	e7ac      	b.n	800d350 <ucdr_deserialize_endian_uint32_t+0x70>
 800d3f6:	bf00      	nop

0800d3f8 <ucdr_serialize_uint64_t>:
 800d3f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3fc:	2108      	movs	r1, #8
 800d3fe:	b082      	sub	sp, #8
 800d400:	4604      	mov	r4, r0
 800d402:	e9cd 2300 	strd	r2, r3, [sp]
 800d406:	f000 fe63 	bl	800e0d0 <ucdr_buffer_alignment>
 800d40a:	4601      	mov	r1, r0
 800d40c:	4620      	mov	r0, r4
 800d40e:	7d67      	ldrb	r7, [r4, #21]
 800d410:	f000 fea2 	bl	800e158 <ucdr_advance_buffer>
 800d414:	2108      	movs	r1, #8
 800d416:	4620      	mov	r0, r4
 800d418:	f000 fdfa 	bl	800e010 <ucdr_check_buffer_available_for>
 800d41c:	2800      	cmp	r0, #0
 800d41e:	d14d      	bne.n	800d4bc <ucdr_serialize_uint64_t+0xc4>
 800d420:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d424:	42ab      	cmp	r3, r5
 800d426:	d944      	bls.n	800d4b2 <ucdr_serialize_uint64_t+0xba>
 800d428:	1b5e      	subs	r6, r3, r5
 800d42a:	60a3      	str	r3, [r4, #8]
 800d42c:	6923      	ldr	r3, [r4, #16]
 800d42e:	f1c6 0808 	rsb	r8, r6, #8
 800d432:	4433      	add	r3, r6
 800d434:	6123      	str	r3, [r4, #16]
 800d436:	4641      	mov	r1, r8
 800d438:	4620      	mov	r0, r4
 800d43a:	f000 fdf5 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d43e:	2800      	cmp	r0, #0
 800d440:	d072      	beq.n	800d528 <ucdr_serialize_uint64_t+0x130>
 800d442:	7d23      	ldrb	r3, [r4, #20]
 800d444:	2b01      	cmp	r3, #1
 800d446:	f000 8092 	beq.w	800d56e <ucdr_serialize_uint64_t+0x176>
 800d44a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d44e:	702b      	strb	r3, [r5, #0]
 800d450:	2e01      	cmp	r6, #1
 800d452:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d456:	706b      	strb	r3, [r5, #1]
 800d458:	d073      	beq.n	800d542 <ucdr_serialize_uint64_t+0x14a>
 800d45a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d45e:	70ab      	strb	r3, [r5, #2]
 800d460:	2e02      	cmp	r6, #2
 800d462:	d072      	beq.n	800d54a <ucdr_serialize_uint64_t+0x152>
 800d464:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d468:	70eb      	strb	r3, [r5, #3]
 800d46a:	2e03      	cmp	r6, #3
 800d46c:	d071      	beq.n	800d552 <ucdr_serialize_uint64_t+0x15a>
 800d46e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d472:	712b      	strb	r3, [r5, #4]
 800d474:	2e04      	cmp	r6, #4
 800d476:	d070      	beq.n	800d55a <ucdr_serialize_uint64_t+0x162>
 800d478:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d47c:	716b      	strb	r3, [r5, #5]
 800d47e:	2e05      	cmp	r6, #5
 800d480:	d06f      	beq.n	800d562 <ucdr_serialize_uint64_t+0x16a>
 800d482:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d486:	71ab      	strb	r3, [r5, #6]
 800d488:	2e06      	cmp	r6, #6
 800d48a:	d06e      	beq.n	800d56a <ucdr_serialize_uint64_t+0x172>
 800d48c:	3507      	adds	r5, #7
 800d48e:	f89d 3000 	ldrb.w	r3, [sp]
 800d492:	702b      	strb	r3, [r5, #0]
 800d494:	6923      	ldr	r3, [r4, #16]
 800d496:	68a2      	ldr	r2, [r4, #8]
 800d498:	7da0      	ldrb	r0, [r4, #22]
 800d49a:	3308      	adds	r3, #8
 800d49c:	4442      	add	r2, r8
 800d49e:	1b9b      	subs	r3, r3, r6
 800d4a0:	2108      	movs	r1, #8
 800d4a2:	f080 0001 	eor.w	r0, r0, #1
 800d4a6:	60a2      	str	r2, [r4, #8]
 800d4a8:	6123      	str	r3, [r4, #16]
 800d4aa:	7561      	strb	r1, [r4, #21]
 800d4ac:	b002      	add	sp, #8
 800d4ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4b2:	2108      	movs	r1, #8
 800d4b4:	4620      	mov	r0, r4
 800d4b6:	f000 fdb7 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d4ba:	b350      	cbz	r0, 800d512 <ucdr_serialize_uint64_t+0x11a>
 800d4bc:	7d22      	ldrb	r2, [r4, #20]
 800d4be:	68a3      	ldr	r3, [r4, #8]
 800d4c0:	2a01      	cmp	r2, #1
 800d4c2:	d02c      	beq.n	800d51e <ucdr_serialize_uint64_t+0x126>
 800d4c4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d4c8:	701a      	strb	r2, [r3, #0]
 800d4ca:	68a3      	ldr	r3, [r4, #8]
 800d4cc:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d4d0:	705a      	strb	r2, [r3, #1]
 800d4d2:	68a3      	ldr	r3, [r4, #8]
 800d4d4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d4d8:	709a      	strb	r2, [r3, #2]
 800d4da:	68a3      	ldr	r3, [r4, #8]
 800d4dc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d4e0:	70da      	strb	r2, [r3, #3]
 800d4e2:	68a3      	ldr	r3, [r4, #8]
 800d4e4:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d4e8:	711a      	strb	r2, [r3, #4]
 800d4ea:	68a3      	ldr	r3, [r4, #8]
 800d4ec:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d4f0:	715a      	strb	r2, [r3, #5]
 800d4f2:	68a3      	ldr	r3, [r4, #8]
 800d4f4:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d4f8:	719a      	strb	r2, [r3, #6]
 800d4fa:	68a3      	ldr	r3, [r4, #8]
 800d4fc:	f89d 2000 	ldrb.w	r2, [sp]
 800d500:	71da      	strb	r2, [r3, #7]
 800d502:	68a2      	ldr	r2, [r4, #8]
 800d504:	6923      	ldr	r3, [r4, #16]
 800d506:	3208      	adds	r2, #8
 800d508:	3308      	adds	r3, #8
 800d50a:	2108      	movs	r1, #8
 800d50c:	60a2      	str	r2, [r4, #8]
 800d50e:	6123      	str	r3, [r4, #16]
 800d510:	7561      	strb	r1, [r4, #21]
 800d512:	7da0      	ldrb	r0, [r4, #22]
 800d514:	f080 0001 	eor.w	r0, r0, #1
 800d518:	b002      	add	sp, #8
 800d51a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d51e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d522:	6019      	str	r1, [r3, #0]
 800d524:	605a      	str	r2, [r3, #4]
 800d526:	e7ec      	b.n	800d502 <ucdr_serialize_uint64_t+0x10a>
 800d528:	68a2      	ldr	r2, [r4, #8]
 800d52a:	6923      	ldr	r3, [r4, #16]
 800d52c:	7da0      	ldrb	r0, [r4, #22]
 800d52e:	7567      	strb	r7, [r4, #21]
 800d530:	1b92      	subs	r2, r2, r6
 800d532:	1b9b      	subs	r3, r3, r6
 800d534:	f080 0001 	eor.w	r0, r0, #1
 800d538:	60a2      	str	r2, [r4, #8]
 800d53a:	6123      	str	r3, [r4, #16]
 800d53c:	b002      	add	sp, #8
 800d53e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d542:	68a3      	ldr	r3, [r4, #8]
 800d544:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d548:	701a      	strb	r2, [r3, #0]
 800d54a:	68a3      	ldr	r3, [r4, #8]
 800d54c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d550:	701a      	strb	r2, [r3, #0]
 800d552:	68a3      	ldr	r3, [r4, #8]
 800d554:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d558:	701a      	strb	r2, [r3, #0]
 800d55a:	68a3      	ldr	r3, [r4, #8]
 800d55c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d560:	701a      	strb	r2, [r3, #0]
 800d562:	68a3      	ldr	r3, [r4, #8]
 800d564:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d568:	701a      	strb	r2, [r3, #0]
 800d56a:	68a5      	ldr	r5, [r4, #8]
 800d56c:	e78f      	b.n	800d48e <ucdr_serialize_uint64_t+0x96>
 800d56e:	4628      	mov	r0, r5
 800d570:	466d      	mov	r5, sp
 800d572:	4632      	mov	r2, r6
 800d574:	4629      	mov	r1, r5
 800d576:	f00f fc24 	bl	801cdc2 <memcpy>
 800d57a:	68a0      	ldr	r0, [r4, #8]
 800d57c:	4642      	mov	r2, r8
 800d57e:	19a9      	adds	r1, r5, r6
 800d580:	f00f fc1f 	bl	801cdc2 <memcpy>
 800d584:	e786      	b.n	800d494 <ucdr_serialize_uint64_t+0x9c>
 800d586:	bf00      	nop

0800d588 <ucdr_serialize_int16_t>:
 800d588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d58c:	b082      	sub	sp, #8
 800d58e:	460b      	mov	r3, r1
 800d590:	2102      	movs	r1, #2
 800d592:	4604      	mov	r4, r0
 800d594:	f8ad 3006 	strh.w	r3, [sp, #6]
 800d598:	f000 fd9a 	bl	800e0d0 <ucdr_buffer_alignment>
 800d59c:	4601      	mov	r1, r0
 800d59e:	4620      	mov	r0, r4
 800d5a0:	7d67      	ldrb	r7, [r4, #21]
 800d5a2:	f000 fdd9 	bl	800e158 <ucdr_advance_buffer>
 800d5a6:	2102      	movs	r1, #2
 800d5a8:	4620      	mov	r0, r4
 800d5aa:	f000 fd31 	bl	800e010 <ucdr_check_buffer_available_for>
 800d5ae:	b1c0      	cbz	r0, 800d5e2 <ucdr_serialize_int16_t+0x5a>
 800d5b0:	7d22      	ldrb	r2, [r4, #20]
 800d5b2:	68a3      	ldr	r3, [r4, #8]
 800d5b4:	2a01      	cmp	r2, #1
 800d5b6:	d04e      	beq.n	800d656 <ucdr_serialize_int16_t+0xce>
 800d5b8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d5bc:	701a      	strb	r2, [r3, #0]
 800d5be:	68a3      	ldr	r3, [r4, #8]
 800d5c0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d5c4:	705a      	strb	r2, [r3, #1]
 800d5c6:	68a2      	ldr	r2, [r4, #8]
 800d5c8:	6923      	ldr	r3, [r4, #16]
 800d5ca:	3202      	adds	r2, #2
 800d5cc:	3302      	adds	r3, #2
 800d5ce:	2102      	movs	r1, #2
 800d5d0:	60a2      	str	r2, [r4, #8]
 800d5d2:	6123      	str	r3, [r4, #16]
 800d5d4:	7561      	strb	r1, [r4, #21]
 800d5d6:	7da0      	ldrb	r0, [r4, #22]
 800d5d8:	f080 0001 	eor.w	r0, r0, #1
 800d5dc:	b002      	add	sp, #8
 800d5de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5e2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d5e6:	42ab      	cmp	r3, r5
 800d5e8:	d923      	bls.n	800d632 <ucdr_serialize_int16_t+0xaa>
 800d5ea:	1b5e      	subs	r6, r3, r5
 800d5ec:	60a3      	str	r3, [r4, #8]
 800d5ee:	6923      	ldr	r3, [r4, #16]
 800d5f0:	f1c6 0802 	rsb	r8, r6, #2
 800d5f4:	4433      	add	r3, r6
 800d5f6:	6123      	str	r3, [r4, #16]
 800d5f8:	4641      	mov	r1, r8
 800d5fa:	4620      	mov	r0, r4
 800d5fc:	f000 fd14 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d600:	b368      	cbz	r0, 800d65e <ucdr_serialize_int16_t+0xd6>
 800d602:	7d23      	ldrb	r3, [r4, #20]
 800d604:	2b01      	cmp	r3, #1
 800d606:	d03b      	beq.n	800d680 <ucdr_serialize_int16_t+0xf8>
 800d608:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d60c:	702b      	strb	r3, [r5, #0]
 800d60e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d612:	706b      	strb	r3, [r5, #1]
 800d614:	6923      	ldr	r3, [r4, #16]
 800d616:	68a2      	ldr	r2, [r4, #8]
 800d618:	7da0      	ldrb	r0, [r4, #22]
 800d61a:	3302      	adds	r3, #2
 800d61c:	4442      	add	r2, r8
 800d61e:	1b9b      	subs	r3, r3, r6
 800d620:	2102      	movs	r1, #2
 800d622:	f080 0001 	eor.w	r0, r0, #1
 800d626:	60a2      	str	r2, [r4, #8]
 800d628:	6123      	str	r3, [r4, #16]
 800d62a:	7561      	strb	r1, [r4, #21]
 800d62c:	b002      	add	sp, #8
 800d62e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d632:	2102      	movs	r1, #2
 800d634:	4620      	mov	r0, r4
 800d636:	f000 fcf7 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d63a:	2800      	cmp	r0, #0
 800d63c:	d0cb      	beq.n	800d5d6 <ucdr_serialize_int16_t+0x4e>
 800d63e:	7d23      	ldrb	r3, [r4, #20]
 800d640:	68a2      	ldr	r2, [r4, #8]
 800d642:	2b01      	cmp	r3, #1
 800d644:	d018      	beq.n	800d678 <ucdr_serialize_int16_t+0xf0>
 800d646:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d64a:	7013      	strb	r3, [r2, #0]
 800d64c:	68a3      	ldr	r3, [r4, #8]
 800d64e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d652:	705a      	strb	r2, [r3, #1]
 800d654:	e7b7      	b.n	800d5c6 <ucdr_serialize_int16_t+0x3e>
 800d656:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800d65a:	801a      	strh	r2, [r3, #0]
 800d65c:	e7b3      	b.n	800d5c6 <ucdr_serialize_int16_t+0x3e>
 800d65e:	68a2      	ldr	r2, [r4, #8]
 800d660:	6923      	ldr	r3, [r4, #16]
 800d662:	7da0      	ldrb	r0, [r4, #22]
 800d664:	7567      	strb	r7, [r4, #21]
 800d666:	1b92      	subs	r2, r2, r6
 800d668:	1b9b      	subs	r3, r3, r6
 800d66a:	f080 0001 	eor.w	r0, r0, #1
 800d66e:	60a2      	str	r2, [r4, #8]
 800d670:	6123      	str	r3, [r4, #16]
 800d672:	b002      	add	sp, #8
 800d674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d678:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800d67c:	8013      	strh	r3, [r2, #0]
 800d67e:	e7a2      	b.n	800d5c6 <ucdr_serialize_int16_t+0x3e>
 800d680:	4628      	mov	r0, r5
 800d682:	f10d 0506 	add.w	r5, sp, #6
 800d686:	4632      	mov	r2, r6
 800d688:	4629      	mov	r1, r5
 800d68a:	f00f fb9a 	bl	801cdc2 <memcpy>
 800d68e:	68a0      	ldr	r0, [r4, #8]
 800d690:	4642      	mov	r2, r8
 800d692:	19a9      	adds	r1, r5, r6
 800d694:	f00f fb95 	bl	801cdc2 <memcpy>
 800d698:	e7bc      	b.n	800d614 <ucdr_serialize_int16_t+0x8c>
 800d69a:	bf00      	nop

0800d69c <ucdr_deserialize_int16_t>:
 800d69c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6a0:	460d      	mov	r5, r1
 800d6a2:	2102      	movs	r1, #2
 800d6a4:	4604      	mov	r4, r0
 800d6a6:	f000 fd13 	bl	800e0d0 <ucdr_buffer_alignment>
 800d6aa:	4601      	mov	r1, r0
 800d6ac:	4620      	mov	r0, r4
 800d6ae:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d6b2:	f000 fd51 	bl	800e158 <ucdr_advance_buffer>
 800d6b6:	2102      	movs	r1, #2
 800d6b8:	4620      	mov	r0, r4
 800d6ba:	f000 fca9 	bl	800e010 <ucdr_check_buffer_available_for>
 800d6be:	b1a8      	cbz	r0, 800d6ec <ucdr_deserialize_int16_t+0x50>
 800d6c0:	7d22      	ldrb	r2, [r4, #20]
 800d6c2:	68a3      	ldr	r3, [r4, #8]
 800d6c4:	2a01      	cmp	r2, #1
 800d6c6:	d046      	beq.n	800d756 <ucdr_deserialize_int16_t+0xba>
 800d6c8:	785b      	ldrb	r3, [r3, #1]
 800d6ca:	702b      	strb	r3, [r5, #0]
 800d6cc:	68a3      	ldr	r3, [r4, #8]
 800d6ce:	781b      	ldrb	r3, [r3, #0]
 800d6d0:	706b      	strb	r3, [r5, #1]
 800d6d2:	68a2      	ldr	r2, [r4, #8]
 800d6d4:	6923      	ldr	r3, [r4, #16]
 800d6d6:	3202      	adds	r2, #2
 800d6d8:	3302      	adds	r3, #2
 800d6da:	2102      	movs	r1, #2
 800d6dc:	60a2      	str	r2, [r4, #8]
 800d6de:	6123      	str	r3, [r4, #16]
 800d6e0:	7561      	strb	r1, [r4, #21]
 800d6e2:	7da0      	ldrb	r0, [r4, #22]
 800d6e4:	f080 0001 	eor.w	r0, r0, #1
 800d6e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6ec:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d6f0:	42be      	cmp	r6, r7
 800d6f2:	d920      	bls.n	800d736 <ucdr_deserialize_int16_t+0x9a>
 800d6f4:	6923      	ldr	r3, [r4, #16]
 800d6f6:	60a6      	str	r6, [r4, #8]
 800d6f8:	1bf6      	subs	r6, r6, r7
 800d6fa:	4433      	add	r3, r6
 800d6fc:	f1c6 0902 	rsb	r9, r6, #2
 800d700:	6123      	str	r3, [r4, #16]
 800d702:	4649      	mov	r1, r9
 800d704:	4620      	mov	r0, r4
 800d706:	f000 fc8f 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d70a:	b338      	cbz	r0, 800d75c <ucdr_deserialize_int16_t+0xc0>
 800d70c:	7d23      	ldrb	r3, [r4, #20]
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d034      	beq.n	800d77c <ucdr_deserialize_int16_t+0xe0>
 800d712:	787b      	ldrb	r3, [r7, #1]
 800d714:	702b      	strb	r3, [r5, #0]
 800d716:	783b      	ldrb	r3, [r7, #0]
 800d718:	706b      	strb	r3, [r5, #1]
 800d71a:	6923      	ldr	r3, [r4, #16]
 800d71c:	68a2      	ldr	r2, [r4, #8]
 800d71e:	7da0      	ldrb	r0, [r4, #22]
 800d720:	2102      	movs	r1, #2
 800d722:	3302      	adds	r3, #2
 800d724:	444a      	add	r2, r9
 800d726:	1b9b      	subs	r3, r3, r6
 800d728:	7561      	strb	r1, [r4, #21]
 800d72a:	60a2      	str	r2, [r4, #8]
 800d72c:	6123      	str	r3, [r4, #16]
 800d72e:	f080 0001 	eor.w	r0, r0, #1
 800d732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d736:	2102      	movs	r1, #2
 800d738:	4620      	mov	r0, r4
 800d73a:	f000 fc75 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d73e:	2800      	cmp	r0, #0
 800d740:	d0cf      	beq.n	800d6e2 <ucdr_deserialize_int16_t+0x46>
 800d742:	7d23      	ldrb	r3, [r4, #20]
 800d744:	68a2      	ldr	r2, [r4, #8]
 800d746:	2b01      	cmp	r3, #1
 800d748:	d015      	beq.n	800d776 <ucdr_deserialize_int16_t+0xda>
 800d74a:	7853      	ldrb	r3, [r2, #1]
 800d74c:	702b      	strb	r3, [r5, #0]
 800d74e:	68a3      	ldr	r3, [r4, #8]
 800d750:	781b      	ldrb	r3, [r3, #0]
 800d752:	706b      	strb	r3, [r5, #1]
 800d754:	e7bd      	b.n	800d6d2 <ucdr_deserialize_int16_t+0x36>
 800d756:	881b      	ldrh	r3, [r3, #0]
 800d758:	802b      	strh	r3, [r5, #0]
 800d75a:	e7ba      	b.n	800d6d2 <ucdr_deserialize_int16_t+0x36>
 800d75c:	68a2      	ldr	r2, [r4, #8]
 800d75e:	6923      	ldr	r3, [r4, #16]
 800d760:	7da0      	ldrb	r0, [r4, #22]
 800d762:	f884 8015 	strb.w	r8, [r4, #21]
 800d766:	1b92      	subs	r2, r2, r6
 800d768:	1b9b      	subs	r3, r3, r6
 800d76a:	60a2      	str	r2, [r4, #8]
 800d76c:	6123      	str	r3, [r4, #16]
 800d76e:	f080 0001 	eor.w	r0, r0, #1
 800d772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d776:	8813      	ldrh	r3, [r2, #0]
 800d778:	802b      	strh	r3, [r5, #0]
 800d77a:	e7aa      	b.n	800d6d2 <ucdr_deserialize_int16_t+0x36>
 800d77c:	4639      	mov	r1, r7
 800d77e:	4632      	mov	r2, r6
 800d780:	4628      	mov	r0, r5
 800d782:	f00f fb1e 	bl	801cdc2 <memcpy>
 800d786:	68a1      	ldr	r1, [r4, #8]
 800d788:	464a      	mov	r2, r9
 800d78a:	19a8      	adds	r0, r5, r6
 800d78c:	f00f fb19 	bl	801cdc2 <memcpy>
 800d790:	e7c3      	b.n	800d71a <ucdr_deserialize_int16_t+0x7e>
 800d792:	bf00      	nop

0800d794 <ucdr_serialize_int32_t>:
 800d794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d798:	b082      	sub	sp, #8
 800d79a:	4604      	mov	r4, r0
 800d79c:	9101      	str	r1, [sp, #4]
 800d79e:	2104      	movs	r1, #4
 800d7a0:	f000 fc96 	bl	800e0d0 <ucdr_buffer_alignment>
 800d7a4:	4601      	mov	r1, r0
 800d7a6:	4620      	mov	r0, r4
 800d7a8:	7d67      	ldrb	r7, [r4, #21]
 800d7aa:	f000 fcd5 	bl	800e158 <ucdr_advance_buffer>
 800d7ae:	2104      	movs	r1, #4
 800d7b0:	4620      	mov	r0, r4
 800d7b2:	f000 fc2d 	bl	800e010 <ucdr_check_buffer_available_for>
 800d7b6:	b300      	cbz	r0, 800d7fa <ucdr_serialize_int32_t+0x66>
 800d7b8:	7d22      	ldrb	r2, [r4, #20]
 800d7ba:	68a3      	ldr	r3, [r4, #8]
 800d7bc:	2a01      	cmp	r2, #1
 800d7be:	d05d      	beq.n	800d87c <ucdr_serialize_int32_t+0xe8>
 800d7c0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d7c4:	701a      	strb	r2, [r3, #0]
 800d7c6:	68a3      	ldr	r3, [r4, #8]
 800d7c8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d7cc:	705a      	strb	r2, [r3, #1]
 800d7ce:	68a3      	ldr	r3, [r4, #8]
 800d7d0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d7d4:	709a      	strb	r2, [r3, #2]
 800d7d6:	68a3      	ldr	r3, [r4, #8]
 800d7d8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d7dc:	70da      	strb	r2, [r3, #3]
 800d7de:	68a2      	ldr	r2, [r4, #8]
 800d7e0:	6923      	ldr	r3, [r4, #16]
 800d7e2:	3204      	adds	r2, #4
 800d7e4:	3304      	adds	r3, #4
 800d7e6:	2104      	movs	r1, #4
 800d7e8:	60a2      	str	r2, [r4, #8]
 800d7ea:	6123      	str	r3, [r4, #16]
 800d7ec:	7561      	strb	r1, [r4, #21]
 800d7ee:	7da0      	ldrb	r0, [r4, #22]
 800d7f0:	f080 0001 	eor.w	r0, r0, #1
 800d7f4:	b002      	add	sp, #8
 800d7f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7fa:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d7fe:	42ab      	cmp	r3, r5
 800d800:	d92e      	bls.n	800d860 <ucdr_serialize_int32_t+0xcc>
 800d802:	1b5e      	subs	r6, r3, r5
 800d804:	60a3      	str	r3, [r4, #8]
 800d806:	6923      	ldr	r3, [r4, #16]
 800d808:	f1c6 0804 	rsb	r8, r6, #4
 800d80c:	4433      	add	r3, r6
 800d80e:	6123      	str	r3, [r4, #16]
 800d810:	4641      	mov	r1, r8
 800d812:	4620      	mov	r0, r4
 800d814:	f000 fc08 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d818:	b398      	cbz	r0, 800d882 <ucdr_serialize_int32_t+0xee>
 800d81a:	7d23      	ldrb	r3, [r4, #20]
 800d81c:	2b01      	cmp	r3, #1
 800d81e:	d046      	beq.n	800d8ae <ucdr_serialize_int32_t+0x11a>
 800d820:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d824:	702b      	strb	r3, [r5, #0]
 800d826:	2e01      	cmp	r6, #1
 800d828:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d82c:	706b      	strb	r3, [r5, #1]
 800d82e:	d035      	beq.n	800d89c <ucdr_serialize_int32_t+0x108>
 800d830:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d834:	70ab      	strb	r3, [r5, #2]
 800d836:	2e02      	cmp	r6, #2
 800d838:	d034      	beq.n	800d8a4 <ucdr_serialize_int32_t+0x110>
 800d83a:	3503      	adds	r5, #3
 800d83c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d840:	702b      	strb	r3, [r5, #0]
 800d842:	6923      	ldr	r3, [r4, #16]
 800d844:	68a2      	ldr	r2, [r4, #8]
 800d846:	7da0      	ldrb	r0, [r4, #22]
 800d848:	3304      	adds	r3, #4
 800d84a:	4442      	add	r2, r8
 800d84c:	1b9b      	subs	r3, r3, r6
 800d84e:	2104      	movs	r1, #4
 800d850:	f080 0001 	eor.w	r0, r0, #1
 800d854:	60a2      	str	r2, [r4, #8]
 800d856:	6123      	str	r3, [r4, #16]
 800d858:	7561      	strb	r1, [r4, #21]
 800d85a:	b002      	add	sp, #8
 800d85c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d860:	2104      	movs	r1, #4
 800d862:	4620      	mov	r0, r4
 800d864:	f000 fbe0 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d868:	2800      	cmp	r0, #0
 800d86a:	d0c0      	beq.n	800d7ee <ucdr_serialize_int32_t+0x5a>
 800d86c:	7d23      	ldrb	r3, [r4, #20]
 800d86e:	68a2      	ldr	r2, [r4, #8]
 800d870:	2b01      	cmp	r3, #1
 800d872:	d019      	beq.n	800d8a8 <ucdr_serialize_int32_t+0x114>
 800d874:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d878:	7013      	strb	r3, [r2, #0]
 800d87a:	e7a4      	b.n	800d7c6 <ucdr_serialize_int32_t+0x32>
 800d87c:	9a01      	ldr	r2, [sp, #4]
 800d87e:	601a      	str	r2, [r3, #0]
 800d880:	e7ad      	b.n	800d7de <ucdr_serialize_int32_t+0x4a>
 800d882:	68a2      	ldr	r2, [r4, #8]
 800d884:	6923      	ldr	r3, [r4, #16]
 800d886:	7da0      	ldrb	r0, [r4, #22]
 800d888:	7567      	strb	r7, [r4, #21]
 800d88a:	1b92      	subs	r2, r2, r6
 800d88c:	1b9b      	subs	r3, r3, r6
 800d88e:	f080 0001 	eor.w	r0, r0, #1
 800d892:	60a2      	str	r2, [r4, #8]
 800d894:	6123      	str	r3, [r4, #16]
 800d896:	b002      	add	sp, #8
 800d898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d89c:	68a3      	ldr	r3, [r4, #8]
 800d89e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d8a2:	701a      	strb	r2, [r3, #0]
 800d8a4:	68a5      	ldr	r5, [r4, #8]
 800d8a6:	e7c9      	b.n	800d83c <ucdr_serialize_int32_t+0xa8>
 800d8a8:	9b01      	ldr	r3, [sp, #4]
 800d8aa:	6013      	str	r3, [r2, #0]
 800d8ac:	e797      	b.n	800d7de <ucdr_serialize_int32_t+0x4a>
 800d8ae:	4628      	mov	r0, r5
 800d8b0:	ad01      	add	r5, sp, #4
 800d8b2:	4632      	mov	r2, r6
 800d8b4:	4629      	mov	r1, r5
 800d8b6:	f00f fa84 	bl	801cdc2 <memcpy>
 800d8ba:	68a0      	ldr	r0, [r4, #8]
 800d8bc:	4642      	mov	r2, r8
 800d8be:	19a9      	adds	r1, r5, r6
 800d8c0:	f00f fa7f 	bl	801cdc2 <memcpy>
 800d8c4:	e7bd      	b.n	800d842 <ucdr_serialize_int32_t+0xae>
 800d8c6:	bf00      	nop

0800d8c8 <ucdr_deserialize_int32_t>:
 800d8c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8cc:	460d      	mov	r5, r1
 800d8ce:	2104      	movs	r1, #4
 800d8d0:	4604      	mov	r4, r0
 800d8d2:	f000 fbfd 	bl	800e0d0 <ucdr_buffer_alignment>
 800d8d6:	4601      	mov	r1, r0
 800d8d8:	4620      	mov	r0, r4
 800d8da:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d8de:	f000 fc3b 	bl	800e158 <ucdr_advance_buffer>
 800d8e2:	2104      	movs	r1, #4
 800d8e4:	4620      	mov	r0, r4
 800d8e6:	f000 fb93 	bl	800e010 <ucdr_check_buffer_available_for>
 800d8ea:	b1d8      	cbz	r0, 800d924 <ucdr_deserialize_int32_t+0x5c>
 800d8ec:	7d22      	ldrb	r2, [r4, #20]
 800d8ee:	68a3      	ldr	r3, [r4, #8]
 800d8f0:	2a01      	cmp	r2, #1
 800d8f2:	d052      	beq.n	800d99a <ucdr_deserialize_int32_t+0xd2>
 800d8f4:	78db      	ldrb	r3, [r3, #3]
 800d8f6:	702b      	strb	r3, [r5, #0]
 800d8f8:	68a3      	ldr	r3, [r4, #8]
 800d8fa:	789b      	ldrb	r3, [r3, #2]
 800d8fc:	706b      	strb	r3, [r5, #1]
 800d8fe:	68a3      	ldr	r3, [r4, #8]
 800d900:	785b      	ldrb	r3, [r3, #1]
 800d902:	70ab      	strb	r3, [r5, #2]
 800d904:	68a3      	ldr	r3, [r4, #8]
 800d906:	781b      	ldrb	r3, [r3, #0]
 800d908:	70eb      	strb	r3, [r5, #3]
 800d90a:	68a2      	ldr	r2, [r4, #8]
 800d90c:	6923      	ldr	r3, [r4, #16]
 800d90e:	3204      	adds	r2, #4
 800d910:	3304      	adds	r3, #4
 800d912:	2104      	movs	r1, #4
 800d914:	60a2      	str	r2, [r4, #8]
 800d916:	6123      	str	r3, [r4, #16]
 800d918:	7561      	strb	r1, [r4, #21]
 800d91a:	7da0      	ldrb	r0, [r4, #22]
 800d91c:	f080 0001 	eor.w	r0, r0, #1
 800d920:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d924:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d928:	42b7      	cmp	r7, r6
 800d92a:	d92a      	bls.n	800d982 <ucdr_deserialize_int32_t+0xba>
 800d92c:	6923      	ldr	r3, [r4, #16]
 800d92e:	60a7      	str	r7, [r4, #8]
 800d930:	1bbf      	subs	r7, r7, r6
 800d932:	443b      	add	r3, r7
 800d934:	f1c7 0904 	rsb	r9, r7, #4
 800d938:	6123      	str	r3, [r4, #16]
 800d93a:	4649      	mov	r1, r9
 800d93c:	4620      	mov	r0, r4
 800d93e:	f000 fb73 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d942:	b368      	cbz	r0, 800d9a0 <ucdr_deserialize_int32_t+0xd8>
 800d944:	7d23      	ldrb	r3, [r4, #20]
 800d946:	2b01      	cmp	r3, #1
 800d948:	d040      	beq.n	800d9cc <ucdr_deserialize_int32_t+0x104>
 800d94a:	78f3      	ldrb	r3, [r6, #3]
 800d94c:	702b      	strb	r3, [r5, #0]
 800d94e:	78b3      	ldrb	r3, [r6, #2]
 800d950:	706b      	strb	r3, [r5, #1]
 800d952:	2f01      	cmp	r7, #1
 800d954:	d031      	beq.n	800d9ba <ucdr_deserialize_int32_t+0xf2>
 800d956:	7873      	ldrb	r3, [r6, #1]
 800d958:	70ab      	strb	r3, [r5, #2]
 800d95a:	2f02      	cmp	r7, #2
 800d95c:	f105 0503 	add.w	r5, r5, #3
 800d960:	d02f      	beq.n	800d9c2 <ucdr_deserialize_int32_t+0xfa>
 800d962:	7833      	ldrb	r3, [r6, #0]
 800d964:	702b      	strb	r3, [r5, #0]
 800d966:	6923      	ldr	r3, [r4, #16]
 800d968:	68a2      	ldr	r2, [r4, #8]
 800d96a:	7da0      	ldrb	r0, [r4, #22]
 800d96c:	2104      	movs	r1, #4
 800d96e:	3304      	adds	r3, #4
 800d970:	444a      	add	r2, r9
 800d972:	1bdb      	subs	r3, r3, r7
 800d974:	7561      	strb	r1, [r4, #21]
 800d976:	60a2      	str	r2, [r4, #8]
 800d978:	6123      	str	r3, [r4, #16]
 800d97a:	f080 0001 	eor.w	r0, r0, #1
 800d97e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d982:	2104      	movs	r1, #4
 800d984:	4620      	mov	r0, r4
 800d986:	f000 fb4f 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800d98a:	2800      	cmp	r0, #0
 800d98c:	d0c5      	beq.n	800d91a <ucdr_deserialize_int32_t+0x52>
 800d98e:	7d23      	ldrb	r3, [r4, #20]
 800d990:	68a2      	ldr	r2, [r4, #8]
 800d992:	2b01      	cmp	r3, #1
 800d994:	d017      	beq.n	800d9c6 <ucdr_deserialize_int32_t+0xfe>
 800d996:	78d3      	ldrb	r3, [r2, #3]
 800d998:	e7ad      	b.n	800d8f6 <ucdr_deserialize_int32_t+0x2e>
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	602b      	str	r3, [r5, #0]
 800d99e:	e7b4      	b.n	800d90a <ucdr_deserialize_int32_t+0x42>
 800d9a0:	68a2      	ldr	r2, [r4, #8]
 800d9a2:	6923      	ldr	r3, [r4, #16]
 800d9a4:	7da0      	ldrb	r0, [r4, #22]
 800d9a6:	f884 8015 	strb.w	r8, [r4, #21]
 800d9aa:	1bd2      	subs	r2, r2, r7
 800d9ac:	1bdb      	subs	r3, r3, r7
 800d9ae:	60a2      	str	r2, [r4, #8]
 800d9b0:	6123      	str	r3, [r4, #16]
 800d9b2:	f080 0001 	eor.w	r0, r0, #1
 800d9b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9ba:	68a3      	ldr	r3, [r4, #8]
 800d9bc:	785b      	ldrb	r3, [r3, #1]
 800d9be:	70ab      	strb	r3, [r5, #2]
 800d9c0:	3503      	adds	r5, #3
 800d9c2:	68a6      	ldr	r6, [r4, #8]
 800d9c4:	e7cd      	b.n	800d962 <ucdr_deserialize_int32_t+0x9a>
 800d9c6:	6813      	ldr	r3, [r2, #0]
 800d9c8:	602b      	str	r3, [r5, #0]
 800d9ca:	e79e      	b.n	800d90a <ucdr_deserialize_int32_t+0x42>
 800d9cc:	4631      	mov	r1, r6
 800d9ce:	463a      	mov	r2, r7
 800d9d0:	4628      	mov	r0, r5
 800d9d2:	f00f f9f6 	bl	801cdc2 <memcpy>
 800d9d6:	68a1      	ldr	r1, [r4, #8]
 800d9d8:	464a      	mov	r2, r9
 800d9da:	19e8      	adds	r0, r5, r7
 800d9dc:	f00f f9f1 	bl	801cdc2 <memcpy>
 800d9e0:	e7c1      	b.n	800d966 <ucdr_deserialize_int32_t+0x9e>
 800d9e2:	bf00      	nop

0800d9e4 <ucdr_serialize_double>:
 800d9e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9e8:	2108      	movs	r1, #8
 800d9ea:	b082      	sub	sp, #8
 800d9ec:	4604      	mov	r4, r0
 800d9ee:	ed8d 0b00 	vstr	d0, [sp]
 800d9f2:	f000 fb6d 	bl	800e0d0 <ucdr_buffer_alignment>
 800d9f6:	4601      	mov	r1, r0
 800d9f8:	4620      	mov	r0, r4
 800d9fa:	7d67      	ldrb	r7, [r4, #21]
 800d9fc:	f000 fbac 	bl	800e158 <ucdr_advance_buffer>
 800da00:	2108      	movs	r1, #8
 800da02:	4620      	mov	r0, r4
 800da04:	f000 fb04 	bl	800e010 <ucdr_check_buffer_available_for>
 800da08:	2800      	cmp	r0, #0
 800da0a:	d14d      	bne.n	800daa8 <ucdr_serialize_double+0xc4>
 800da0c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800da10:	42ab      	cmp	r3, r5
 800da12:	d944      	bls.n	800da9e <ucdr_serialize_double+0xba>
 800da14:	1b5e      	subs	r6, r3, r5
 800da16:	60a3      	str	r3, [r4, #8]
 800da18:	6923      	ldr	r3, [r4, #16]
 800da1a:	f1c6 0808 	rsb	r8, r6, #8
 800da1e:	4433      	add	r3, r6
 800da20:	6123      	str	r3, [r4, #16]
 800da22:	4641      	mov	r1, r8
 800da24:	4620      	mov	r0, r4
 800da26:	f000 faff 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800da2a:	2800      	cmp	r0, #0
 800da2c:	d072      	beq.n	800db14 <ucdr_serialize_double+0x130>
 800da2e:	7d23      	ldrb	r3, [r4, #20]
 800da30:	2b01      	cmp	r3, #1
 800da32:	f000 8092 	beq.w	800db5a <ucdr_serialize_double+0x176>
 800da36:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800da3a:	702b      	strb	r3, [r5, #0]
 800da3c:	2e01      	cmp	r6, #1
 800da3e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800da42:	706b      	strb	r3, [r5, #1]
 800da44:	d073      	beq.n	800db2e <ucdr_serialize_double+0x14a>
 800da46:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800da4a:	70ab      	strb	r3, [r5, #2]
 800da4c:	2e02      	cmp	r6, #2
 800da4e:	d072      	beq.n	800db36 <ucdr_serialize_double+0x152>
 800da50:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800da54:	70eb      	strb	r3, [r5, #3]
 800da56:	2e03      	cmp	r6, #3
 800da58:	d071      	beq.n	800db3e <ucdr_serialize_double+0x15a>
 800da5a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800da5e:	712b      	strb	r3, [r5, #4]
 800da60:	2e04      	cmp	r6, #4
 800da62:	d070      	beq.n	800db46 <ucdr_serialize_double+0x162>
 800da64:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800da68:	716b      	strb	r3, [r5, #5]
 800da6a:	2e05      	cmp	r6, #5
 800da6c:	d06f      	beq.n	800db4e <ucdr_serialize_double+0x16a>
 800da6e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800da72:	71ab      	strb	r3, [r5, #6]
 800da74:	2e06      	cmp	r6, #6
 800da76:	d06e      	beq.n	800db56 <ucdr_serialize_double+0x172>
 800da78:	3507      	adds	r5, #7
 800da7a:	f89d 3000 	ldrb.w	r3, [sp]
 800da7e:	702b      	strb	r3, [r5, #0]
 800da80:	6923      	ldr	r3, [r4, #16]
 800da82:	68a2      	ldr	r2, [r4, #8]
 800da84:	7da0      	ldrb	r0, [r4, #22]
 800da86:	3308      	adds	r3, #8
 800da88:	4442      	add	r2, r8
 800da8a:	1b9b      	subs	r3, r3, r6
 800da8c:	2108      	movs	r1, #8
 800da8e:	f080 0001 	eor.w	r0, r0, #1
 800da92:	60a2      	str	r2, [r4, #8]
 800da94:	6123      	str	r3, [r4, #16]
 800da96:	7561      	strb	r1, [r4, #21]
 800da98:	b002      	add	sp, #8
 800da9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da9e:	2108      	movs	r1, #8
 800daa0:	4620      	mov	r0, r4
 800daa2:	f000 fac1 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800daa6:	b350      	cbz	r0, 800dafe <ucdr_serialize_double+0x11a>
 800daa8:	7d22      	ldrb	r2, [r4, #20]
 800daaa:	68a3      	ldr	r3, [r4, #8]
 800daac:	2a01      	cmp	r2, #1
 800daae:	d02c      	beq.n	800db0a <ucdr_serialize_double+0x126>
 800dab0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800dab4:	701a      	strb	r2, [r3, #0]
 800dab6:	68a3      	ldr	r3, [r4, #8]
 800dab8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800dabc:	705a      	strb	r2, [r3, #1]
 800dabe:	68a3      	ldr	r3, [r4, #8]
 800dac0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dac4:	709a      	strb	r2, [r3, #2]
 800dac6:	68a3      	ldr	r3, [r4, #8]
 800dac8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dacc:	70da      	strb	r2, [r3, #3]
 800dace:	68a3      	ldr	r3, [r4, #8]
 800dad0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dad4:	711a      	strb	r2, [r3, #4]
 800dad6:	68a3      	ldr	r3, [r4, #8]
 800dad8:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dadc:	715a      	strb	r2, [r3, #5]
 800dade:	68a3      	ldr	r3, [r4, #8]
 800dae0:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dae4:	719a      	strb	r2, [r3, #6]
 800dae6:	68a3      	ldr	r3, [r4, #8]
 800dae8:	f89d 2000 	ldrb.w	r2, [sp]
 800daec:	71da      	strb	r2, [r3, #7]
 800daee:	68a2      	ldr	r2, [r4, #8]
 800daf0:	6923      	ldr	r3, [r4, #16]
 800daf2:	3208      	adds	r2, #8
 800daf4:	3308      	adds	r3, #8
 800daf6:	2108      	movs	r1, #8
 800daf8:	60a2      	str	r2, [r4, #8]
 800dafa:	6123      	str	r3, [r4, #16]
 800dafc:	7561      	strb	r1, [r4, #21]
 800dafe:	7da0      	ldrb	r0, [r4, #22]
 800db00:	f080 0001 	eor.w	r0, r0, #1
 800db04:	b002      	add	sp, #8
 800db06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800db0e:	6019      	str	r1, [r3, #0]
 800db10:	605a      	str	r2, [r3, #4]
 800db12:	e7ec      	b.n	800daee <ucdr_serialize_double+0x10a>
 800db14:	68a2      	ldr	r2, [r4, #8]
 800db16:	6923      	ldr	r3, [r4, #16]
 800db18:	7da0      	ldrb	r0, [r4, #22]
 800db1a:	7567      	strb	r7, [r4, #21]
 800db1c:	1b92      	subs	r2, r2, r6
 800db1e:	1b9b      	subs	r3, r3, r6
 800db20:	f080 0001 	eor.w	r0, r0, #1
 800db24:	60a2      	str	r2, [r4, #8]
 800db26:	6123      	str	r3, [r4, #16]
 800db28:	b002      	add	sp, #8
 800db2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db2e:	68a3      	ldr	r3, [r4, #8]
 800db30:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800db34:	701a      	strb	r2, [r3, #0]
 800db36:	68a3      	ldr	r3, [r4, #8]
 800db38:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800db3c:	701a      	strb	r2, [r3, #0]
 800db3e:	68a3      	ldr	r3, [r4, #8]
 800db40:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800db44:	701a      	strb	r2, [r3, #0]
 800db46:	68a3      	ldr	r3, [r4, #8]
 800db48:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800db4c:	701a      	strb	r2, [r3, #0]
 800db4e:	68a3      	ldr	r3, [r4, #8]
 800db50:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800db54:	701a      	strb	r2, [r3, #0]
 800db56:	68a5      	ldr	r5, [r4, #8]
 800db58:	e78f      	b.n	800da7a <ucdr_serialize_double+0x96>
 800db5a:	4628      	mov	r0, r5
 800db5c:	466d      	mov	r5, sp
 800db5e:	4632      	mov	r2, r6
 800db60:	4629      	mov	r1, r5
 800db62:	f00f f92e 	bl	801cdc2 <memcpy>
 800db66:	68a0      	ldr	r0, [r4, #8]
 800db68:	4642      	mov	r2, r8
 800db6a:	19a9      	adds	r1, r5, r6
 800db6c:	f00f f929 	bl	801cdc2 <memcpy>
 800db70:	e786      	b.n	800da80 <ucdr_serialize_double+0x9c>
 800db72:	bf00      	nop

0800db74 <ucdr_serialize_endian_double>:
 800db74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800db78:	460e      	mov	r6, r1
 800db7a:	b083      	sub	sp, #12
 800db7c:	2108      	movs	r1, #8
 800db7e:	4604      	mov	r4, r0
 800db80:	ed8d 0b00 	vstr	d0, [sp]
 800db84:	f000 faa4 	bl	800e0d0 <ucdr_buffer_alignment>
 800db88:	4601      	mov	r1, r0
 800db8a:	4620      	mov	r0, r4
 800db8c:	f894 8015 	ldrb.w	r8, [r4, #21]
 800db90:	f000 fae2 	bl	800e158 <ucdr_advance_buffer>
 800db94:	2108      	movs	r1, #8
 800db96:	4620      	mov	r0, r4
 800db98:	f000 fa3a 	bl	800e010 <ucdr_check_buffer_available_for>
 800db9c:	2800      	cmp	r0, #0
 800db9e:	d14c      	bne.n	800dc3a <ucdr_serialize_endian_double+0xc6>
 800dba0:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800dba4:	42bd      	cmp	r5, r7
 800dba6:	d943      	bls.n	800dc30 <ucdr_serialize_endian_double+0xbc>
 800dba8:	6923      	ldr	r3, [r4, #16]
 800dbaa:	60a5      	str	r5, [r4, #8]
 800dbac:	1bed      	subs	r5, r5, r7
 800dbae:	442b      	add	r3, r5
 800dbb0:	f1c5 0908 	rsb	r9, r5, #8
 800dbb4:	6123      	str	r3, [r4, #16]
 800dbb6:	4649      	mov	r1, r9
 800dbb8:	4620      	mov	r0, r4
 800dbba:	f000 fa35 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800dbbe:	2800      	cmp	r0, #0
 800dbc0:	d070      	beq.n	800dca4 <ucdr_serialize_endian_double+0x130>
 800dbc2:	2e01      	cmp	r6, #1
 800dbc4:	f000 8092 	beq.w	800dcec <ucdr_serialize_endian_double+0x178>
 800dbc8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dbcc:	703b      	strb	r3, [r7, #0]
 800dbce:	2d01      	cmp	r5, #1
 800dbd0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800dbd4:	707b      	strb	r3, [r7, #1]
 800dbd6:	d073      	beq.n	800dcc0 <ucdr_serialize_endian_double+0x14c>
 800dbd8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800dbdc:	70bb      	strb	r3, [r7, #2]
 800dbde:	2d02      	cmp	r5, #2
 800dbe0:	d072      	beq.n	800dcc8 <ucdr_serialize_endian_double+0x154>
 800dbe2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dbe6:	70fb      	strb	r3, [r7, #3]
 800dbe8:	2d03      	cmp	r5, #3
 800dbea:	d071      	beq.n	800dcd0 <ucdr_serialize_endian_double+0x15c>
 800dbec:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800dbf0:	713b      	strb	r3, [r7, #4]
 800dbf2:	2d04      	cmp	r5, #4
 800dbf4:	d070      	beq.n	800dcd8 <ucdr_serialize_endian_double+0x164>
 800dbf6:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800dbfa:	717b      	strb	r3, [r7, #5]
 800dbfc:	2d05      	cmp	r5, #5
 800dbfe:	d06f      	beq.n	800dce0 <ucdr_serialize_endian_double+0x16c>
 800dc00:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800dc04:	71bb      	strb	r3, [r7, #6]
 800dc06:	2d06      	cmp	r5, #6
 800dc08:	d06e      	beq.n	800dce8 <ucdr_serialize_endian_double+0x174>
 800dc0a:	3707      	adds	r7, #7
 800dc0c:	f89d 3000 	ldrb.w	r3, [sp]
 800dc10:	703b      	strb	r3, [r7, #0]
 800dc12:	6923      	ldr	r3, [r4, #16]
 800dc14:	68a2      	ldr	r2, [r4, #8]
 800dc16:	7da0      	ldrb	r0, [r4, #22]
 800dc18:	3308      	adds	r3, #8
 800dc1a:	444a      	add	r2, r9
 800dc1c:	1b5b      	subs	r3, r3, r5
 800dc1e:	2108      	movs	r1, #8
 800dc20:	f080 0001 	eor.w	r0, r0, #1
 800dc24:	60a2      	str	r2, [r4, #8]
 800dc26:	6123      	str	r3, [r4, #16]
 800dc28:	7561      	strb	r1, [r4, #21]
 800dc2a:	b003      	add	sp, #12
 800dc2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc30:	2108      	movs	r1, #8
 800dc32:	4620      	mov	r0, r4
 800dc34:	f000 f9f8 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800dc38:	b348      	cbz	r0, 800dc8e <ucdr_serialize_endian_double+0x11a>
 800dc3a:	2e01      	cmp	r6, #1
 800dc3c:	68a3      	ldr	r3, [r4, #8]
 800dc3e:	d02c      	beq.n	800dc9a <ucdr_serialize_endian_double+0x126>
 800dc40:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800dc44:	701a      	strb	r2, [r3, #0]
 800dc46:	68a3      	ldr	r3, [r4, #8]
 800dc48:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800dc4c:	705a      	strb	r2, [r3, #1]
 800dc4e:	68a3      	ldr	r3, [r4, #8]
 800dc50:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dc54:	709a      	strb	r2, [r3, #2]
 800dc56:	68a3      	ldr	r3, [r4, #8]
 800dc58:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dc5c:	70da      	strb	r2, [r3, #3]
 800dc5e:	68a3      	ldr	r3, [r4, #8]
 800dc60:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dc64:	711a      	strb	r2, [r3, #4]
 800dc66:	68a3      	ldr	r3, [r4, #8]
 800dc68:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dc6c:	715a      	strb	r2, [r3, #5]
 800dc6e:	68a3      	ldr	r3, [r4, #8]
 800dc70:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dc74:	719a      	strb	r2, [r3, #6]
 800dc76:	68a3      	ldr	r3, [r4, #8]
 800dc78:	f89d 2000 	ldrb.w	r2, [sp]
 800dc7c:	71da      	strb	r2, [r3, #7]
 800dc7e:	68a2      	ldr	r2, [r4, #8]
 800dc80:	6923      	ldr	r3, [r4, #16]
 800dc82:	3208      	adds	r2, #8
 800dc84:	3308      	adds	r3, #8
 800dc86:	2108      	movs	r1, #8
 800dc88:	60a2      	str	r2, [r4, #8]
 800dc8a:	6123      	str	r3, [r4, #16]
 800dc8c:	7561      	strb	r1, [r4, #21]
 800dc8e:	7da0      	ldrb	r0, [r4, #22]
 800dc90:	f080 0001 	eor.w	r0, r0, #1
 800dc94:	b003      	add	sp, #12
 800dc96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc9a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dc9e:	6019      	str	r1, [r3, #0]
 800dca0:	605a      	str	r2, [r3, #4]
 800dca2:	e7ec      	b.n	800dc7e <ucdr_serialize_endian_double+0x10a>
 800dca4:	68a2      	ldr	r2, [r4, #8]
 800dca6:	6923      	ldr	r3, [r4, #16]
 800dca8:	7da0      	ldrb	r0, [r4, #22]
 800dcaa:	f884 8015 	strb.w	r8, [r4, #21]
 800dcae:	1b52      	subs	r2, r2, r5
 800dcb0:	1b5b      	subs	r3, r3, r5
 800dcb2:	f080 0001 	eor.w	r0, r0, #1
 800dcb6:	60a2      	str	r2, [r4, #8]
 800dcb8:	6123      	str	r3, [r4, #16]
 800dcba:	b003      	add	sp, #12
 800dcbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcc0:	68a3      	ldr	r3, [r4, #8]
 800dcc2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dcc6:	701a      	strb	r2, [r3, #0]
 800dcc8:	68a3      	ldr	r3, [r4, #8]
 800dcca:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dcce:	701a      	strb	r2, [r3, #0]
 800dcd0:	68a3      	ldr	r3, [r4, #8]
 800dcd2:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dcd6:	701a      	strb	r2, [r3, #0]
 800dcd8:	68a3      	ldr	r3, [r4, #8]
 800dcda:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dcde:	701a      	strb	r2, [r3, #0]
 800dce0:	68a3      	ldr	r3, [r4, #8]
 800dce2:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dce6:	701a      	strb	r2, [r3, #0]
 800dce8:	68a7      	ldr	r7, [r4, #8]
 800dcea:	e78f      	b.n	800dc0c <ucdr_serialize_endian_double+0x98>
 800dcec:	466e      	mov	r6, sp
 800dcee:	462a      	mov	r2, r5
 800dcf0:	4631      	mov	r1, r6
 800dcf2:	4638      	mov	r0, r7
 800dcf4:	f00f f865 	bl	801cdc2 <memcpy>
 800dcf8:	68a0      	ldr	r0, [r4, #8]
 800dcfa:	464a      	mov	r2, r9
 800dcfc:	1971      	adds	r1, r6, r5
 800dcfe:	f00f f860 	bl	801cdc2 <memcpy>
 800dd02:	e786      	b.n	800dc12 <ucdr_serialize_endian_double+0x9e>

0800dd04 <ucdr_deserialize_double>:
 800dd04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd08:	460d      	mov	r5, r1
 800dd0a:	2108      	movs	r1, #8
 800dd0c:	4604      	mov	r4, r0
 800dd0e:	f000 f9df 	bl	800e0d0 <ucdr_buffer_alignment>
 800dd12:	4601      	mov	r1, r0
 800dd14:	4620      	mov	r0, r4
 800dd16:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dd1a:	f000 fa1d 	bl	800e158 <ucdr_advance_buffer>
 800dd1e:	2108      	movs	r1, #8
 800dd20:	4620      	mov	r0, r4
 800dd22:	f000 f975 	bl	800e010 <ucdr_check_buffer_available_for>
 800dd26:	2800      	cmp	r0, #0
 800dd28:	d147      	bne.n	800ddba <ucdr_deserialize_double+0xb6>
 800dd2a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800dd2e:	42be      	cmp	r6, r7
 800dd30:	d93e      	bls.n	800ddb0 <ucdr_deserialize_double+0xac>
 800dd32:	6923      	ldr	r3, [r4, #16]
 800dd34:	60a6      	str	r6, [r4, #8]
 800dd36:	1bf6      	subs	r6, r6, r7
 800dd38:	4433      	add	r3, r6
 800dd3a:	f1c6 0908 	rsb	r9, r6, #8
 800dd3e:	6123      	str	r3, [r4, #16]
 800dd40:	4649      	mov	r1, r9
 800dd42:	4620      	mov	r0, r4
 800dd44:	f000 f970 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800dd48:	2800      	cmp	r0, #0
 800dd4a:	d063      	beq.n	800de14 <ucdr_deserialize_double+0x110>
 800dd4c:	7d23      	ldrb	r3, [r4, #20]
 800dd4e:	2b01      	cmp	r3, #1
 800dd50:	f000 8083 	beq.w	800de5a <ucdr_deserialize_double+0x156>
 800dd54:	79fb      	ldrb	r3, [r7, #7]
 800dd56:	702b      	strb	r3, [r5, #0]
 800dd58:	79bb      	ldrb	r3, [r7, #6]
 800dd5a:	706b      	strb	r3, [r5, #1]
 800dd5c:	2e01      	cmp	r6, #1
 800dd5e:	d066      	beq.n	800de2e <ucdr_deserialize_double+0x12a>
 800dd60:	797b      	ldrb	r3, [r7, #5]
 800dd62:	70ab      	strb	r3, [r5, #2]
 800dd64:	2e02      	cmp	r6, #2
 800dd66:	f000 8089 	beq.w	800de7c <ucdr_deserialize_double+0x178>
 800dd6a:	793b      	ldrb	r3, [r7, #4]
 800dd6c:	70eb      	strb	r3, [r5, #3]
 800dd6e:	2e03      	cmp	r6, #3
 800dd70:	f000 8082 	beq.w	800de78 <ucdr_deserialize_double+0x174>
 800dd74:	78fb      	ldrb	r3, [r7, #3]
 800dd76:	712b      	strb	r3, [r5, #4]
 800dd78:	2e04      	cmp	r6, #4
 800dd7a:	d07b      	beq.n	800de74 <ucdr_deserialize_double+0x170>
 800dd7c:	78bb      	ldrb	r3, [r7, #2]
 800dd7e:	716b      	strb	r3, [r5, #5]
 800dd80:	2e05      	cmp	r6, #5
 800dd82:	d075      	beq.n	800de70 <ucdr_deserialize_double+0x16c>
 800dd84:	787b      	ldrb	r3, [r7, #1]
 800dd86:	71ab      	strb	r3, [r5, #6]
 800dd88:	2e06      	cmp	r6, #6
 800dd8a:	f105 0507 	add.w	r5, r5, #7
 800dd8e:	d062      	beq.n	800de56 <ucdr_deserialize_double+0x152>
 800dd90:	783b      	ldrb	r3, [r7, #0]
 800dd92:	702b      	strb	r3, [r5, #0]
 800dd94:	6923      	ldr	r3, [r4, #16]
 800dd96:	68a2      	ldr	r2, [r4, #8]
 800dd98:	7da0      	ldrb	r0, [r4, #22]
 800dd9a:	2108      	movs	r1, #8
 800dd9c:	3308      	adds	r3, #8
 800dd9e:	444a      	add	r2, r9
 800dda0:	1b9b      	subs	r3, r3, r6
 800dda2:	7561      	strb	r1, [r4, #21]
 800dda4:	60a2      	str	r2, [r4, #8]
 800dda6:	6123      	str	r3, [r4, #16]
 800dda8:	f080 0001 	eor.w	r0, r0, #1
 800ddac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddb0:	2108      	movs	r1, #8
 800ddb2:	4620      	mov	r0, r4
 800ddb4:	f000 f938 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800ddb8:	b310      	cbz	r0, 800de00 <ucdr_deserialize_double+0xfc>
 800ddba:	7d22      	ldrb	r2, [r4, #20]
 800ddbc:	68a3      	ldr	r3, [r4, #8]
 800ddbe:	2a01      	cmp	r2, #1
 800ddc0:	d023      	beq.n	800de0a <ucdr_deserialize_double+0x106>
 800ddc2:	79db      	ldrb	r3, [r3, #7]
 800ddc4:	702b      	strb	r3, [r5, #0]
 800ddc6:	68a3      	ldr	r3, [r4, #8]
 800ddc8:	799b      	ldrb	r3, [r3, #6]
 800ddca:	706b      	strb	r3, [r5, #1]
 800ddcc:	68a3      	ldr	r3, [r4, #8]
 800ddce:	795b      	ldrb	r3, [r3, #5]
 800ddd0:	70ab      	strb	r3, [r5, #2]
 800ddd2:	68a3      	ldr	r3, [r4, #8]
 800ddd4:	791b      	ldrb	r3, [r3, #4]
 800ddd6:	70eb      	strb	r3, [r5, #3]
 800ddd8:	68a3      	ldr	r3, [r4, #8]
 800ddda:	78db      	ldrb	r3, [r3, #3]
 800dddc:	712b      	strb	r3, [r5, #4]
 800ddde:	68a3      	ldr	r3, [r4, #8]
 800dde0:	789b      	ldrb	r3, [r3, #2]
 800dde2:	716b      	strb	r3, [r5, #5]
 800dde4:	68a3      	ldr	r3, [r4, #8]
 800dde6:	785b      	ldrb	r3, [r3, #1]
 800dde8:	71ab      	strb	r3, [r5, #6]
 800ddea:	68a3      	ldr	r3, [r4, #8]
 800ddec:	781b      	ldrb	r3, [r3, #0]
 800ddee:	71eb      	strb	r3, [r5, #7]
 800ddf0:	68a2      	ldr	r2, [r4, #8]
 800ddf2:	6923      	ldr	r3, [r4, #16]
 800ddf4:	3208      	adds	r2, #8
 800ddf6:	3308      	adds	r3, #8
 800ddf8:	2108      	movs	r1, #8
 800ddfa:	60a2      	str	r2, [r4, #8]
 800ddfc:	6123      	str	r3, [r4, #16]
 800ddfe:	7561      	strb	r1, [r4, #21]
 800de00:	7da0      	ldrb	r0, [r4, #22]
 800de02:	f080 0001 	eor.w	r0, r0, #1
 800de06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de0a:	681a      	ldr	r2, [r3, #0]
 800de0c:	685b      	ldr	r3, [r3, #4]
 800de0e:	606b      	str	r3, [r5, #4]
 800de10:	602a      	str	r2, [r5, #0]
 800de12:	e7ed      	b.n	800ddf0 <ucdr_deserialize_double+0xec>
 800de14:	68a2      	ldr	r2, [r4, #8]
 800de16:	6923      	ldr	r3, [r4, #16]
 800de18:	7da0      	ldrb	r0, [r4, #22]
 800de1a:	f884 8015 	strb.w	r8, [r4, #21]
 800de1e:	1b92      	subs	r2, r2, r6
 800de20:	1b9b      	subs	r3, r3, r6
 800de22:	60a2      	str	r2, [r4, #8]
 800de24:	6123      	str	r3, [r4, #16]
 800de26:	f080 0001 	eor.w	r0, r0, #1
 800de2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de2e:	68a3      	ldr	r3, [r4, #8]
 800de30:	795b      	ldrb	r3, [r3, #5]
 800de32:	70ab      	strb	r3, [r5, #2]
 800de34:	3503      	adds	r5, #3
 800de36:	68a3      	ldr	r3, [r4, #8]
 800de38:	791b      	ldrb	r3, [r3, #4]
 800de3a:	f805 3b01 	strb.w	r3, [r5], #1
 800de3e:	68a3      	ldr	r3, [r4, #8]
 800de40:	78db      	ldrb	r3, [r3, #3]
 800de42:	f805 3b01 	strb.w	r3, [r5], #1
 800de46:	68a3      	ldr	r3, [r4, #8]
 800de48:	789b      	ldrb	r3, [r3, #2]
 800de4a:	f805 3b01 	strb.w	r3, [r5], #1
 800de4e:	68a3      	ldr	r3, [r4, #8]
 800de50:	785b      	ldrb	r3, [r3, #1]
 800de52:	f805 3b01 	strb.w	r3, [r5], #1
 800de56:	68a7      	ldr	r7, [r4, #8]
 800de58:	e79a      	b.n	800dd90 <ucdr_deserialize_double+0x8c>
 800de5a:	4639      	mov	r1, r7
 800de5c:	4632      	mov	r2, r6
 800de5e:	4628      	mov	r0, r5
 800de60:	f00e ffaf 	bl	801cdc2 <memcpy>
 800de64:	68a1      	ldr	r1, [r4, #8]
 800de66:	464a      	mov	r2, r9
 800de68:	19a8      	adds	r0, r5, r6
 800de6a:	f00e ffaa 	bl	801cdc2 <memcpy>
 800de6e:	e791      	b.n	800dd94 <ucdr_deserialize_double+0x90>
 800de70:	3506      	adds	r5, #6
 800de72:	e7ec      	b.n	800de4e <ucdr_deserialize_double+0x14a>
 800de74:	3505      	adds	r5, #5
 800de76:	e7e6      	b.n	800de46 <ucdr_deserialize_double+0x142>
 800de78:	3504      	adds	r5, #4
 800de7a:	e7e0      	b.n	800de3e <ucdr_deserialize_double+0x13a>
 800de7c:	3503      	adds	r5, #3
 800de7e:	e7da      	b.n	800de36 <ucdr_deserialize_double+0x132>

0800de80 <ucdr_deserialize_endian_double>:
 800de80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de84:	460f      	mov	r7, r1
 800de86:	2108      	movs	r1, #8
 800de88:	4604      	mov	r4, r0
 800de8a:	4615      	mov	r5, r2
 800de8c:	f000 f920 	bl	800e0d0 <ucdr_buffer_alignment>
 800de90:	4601      	mov	r1, r0
 800de92:	4620      	mov	r0, r4
 800de94:	f894 9015 	ldrb.w	r9, [r4, #21]
 800de98:	f000 f95e 	bl	800e158 <ucdr_advance_buffer>
 800de9c:	2108      	movs	r1, #8
 800de9e:	4620      	mov	r0, r4
 800dea0:	f000 f8b6 	bl	800e010 <ucdr_check_buffer_available_for>
 800dea4:	2800      	cmp	r0, #0
 800dea6:	d14f      	bne.n	800df48 <ucdr_deserialize_endian_double+0xc8>
 800dea8:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800deac:	4546      	cmp	r6, r8
 800deae:	d946      	bls.n	800df3e <ucdr_deserialize_endian_double+0xbe>
 800deb0:	6923      	ldr	r3, [r4, #16]
 800deb2:	60a6      	str	r6, [r4, #8]
 800deb4:	eba6 0608 	sub.w	r6, r6, r8
 800deb8:	4433      	add	r3, r6
 800deba:	f1c6 0a08 	rsb	sl, r6, #8
 800debe:	6123      	str	r3, [r4, #16]
 800dec0:	4651      	mov	r1, sl
 800dec2:	4620      	mov	r0, r4
 800dec4:	f000 f8b0 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800dec8:	2800      	cmp	r0, #0
 800deca:	d069      	beq.n	800dfa0 <ucdr_deserialize_endian_double+0x120>
 800decc:	2f01      	cmp	r7, #1
 800dece:	f000 808b 	beq.w	800dfe8 <ucdr_deserialize_endian_double+0x168>
 800ded2:	f898 3007 	ldrb.w	r3, [r8, #7]
 800ded6:	702b      	strb	r3, [r5, #0]
 800ded8:	f898 3006 	ldrb.w	r3, [r8, #6]
 800dedc:	706b      	strb	r3, [r5, #1]
 800dede:	2e01      	cmp	r6, #1
 800dee0:	d06b      	beq.n	800dfba <ucdr_deserialize_endian_double+0x13a>
 800dee2:	f898 3005 	ldrb.w	r3, [r8, #5]
 800dee6:	70ab      	strb	r3, [r5, #2]
 800dee8:	2e02      	cmp	r6, #2
 800deea:	f000 808e 	beq.w	800e00a <ucdr_deserialize_endian_double+0x18a>
 800deee:	f898 3004 	ldrb.w	r3, [r8, #4]
 800def2:	70eb      	strb	r3, [r5, #3]
 800def4:	2e03      	cmp	r6, #3
 800def6:	f000 8086 	beq.w	800e006 <ucdr_deserialize_endian_double+0x186>
 800defa:	f898 3003 	ldrb.w	r3, [r8, #3]
 800defe:	712b      	strb	r3, [r5, #4]
 800df00:	2e04      	cmp	r6, #4
 800df02:	d07e      	beq.n	800e002 <ucdr_deserialize_endian_double+0x182>
 800df04:	f898 3002 	ldrb.w	r3, [r8, #2]
 800df08:	716b      	strb	r3, [r5, #5]
 800df0a:	2e05      	cmp	r6, #5
 800df0c:	d077      	beq.n	800dffe <ucdr_deserialize_endian_double+0x17e>
 800df0e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800df12:	71ab      	strb	r3, [r5, #6]
 800df14:	2e06      	cmp	r6, #6
 800df16:	f105 0507 	add.w	r5, r5, #7
 800df1a:	d062      	beq.n	800dfe2 <ucdr_deserialize_endian_double+0x162>
 800df1c:	f898 3000 	ldrb.w	r3, [r8]
 800df20:	702b      	strb	r3, [r5, #0]
 800df22:	6923      	ldr	r3, [r4, #16]
 800df24:	68a2      	ldr	r2, [r4, #8]
 800df26:	7da0      	ldrb	r0, [r4, #22]
 800df28:	2108      	movs	r1, #8
 800df2a:	3308      	adds	r3, #8
 800df2c:	4452      	add	r2, sl
 800df2e:	1b9b      	subs	r3, r3, r6
 800df30:	7561      	strb	r1, [r4, #21]
 800df32:	60a2      	str	r2, [r4, #8]
 800df34:	6123      	str	r3, [r4, #16]
 800df36:	f080 0001 	eor.w	r0, r0, #1
 800df3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df3e:	2108      	movs	r1, #8
 800df40:	4620      	mov	r0, r4
 800df42:	f000 f871 	bl	800e028 <ucdr_check_final_buffer_behavior>
 800df46:	b308      	cbz	r0, 800df8c <ucdr_deserialize_endian_double+0x10c>
 800df48:	2f01      	cmp	r7, #1
 800df4a:	68a3      	ldr	r3, [r4, #8]
 800df4c:	d023      	beq.n	800df96 <ucdr_deserialize_endian_double+0x116>
 800df4e:	79db      	ldrb	r3, [r3, #7]
 800df50:	702b      	strb	r3, [r5, #0]
 800df52:	68a3      	ldr	r3, [r4, #8]
 800df54:	799b      	ldrb	r3, [r3, #6]
 800df56:	706b      	strb	r3, [r5, #1]
 800df58:	68a3      	ldr	r3, [r4, #8]
 800df5a:	795b      	ldrb	r3, [r3, #5]
 800df5c:	70ab      	strb	r3, [r5, #2]
 800df5e:	68a3      	ldr	r3, [r4, #8]
 800df60:	791b      	ldrb	r3, [r3, #4]
 800df62:	70eb      	strb	r3, [r5, #3]
 800df64:	68a3      	ldr	r3, [r4, #8]
 800df66:	78db      	ldrb	r3, [r3, #3]
 800df68:	712b      	strb	r3, [r5, #4]
 800df6a:	68a3      	ldr	r3, [r4, #8]
 800df6c:	789b      	ldrb	r3, [r3, #2]
 800df6e:	716b      	strb	r3, [r5, #5]
 800df70:	68a3      	ldr	r3, [r4, #8]
 800df72:	785b      	ldrb	r3, [r3, #1]
 800df74:	71ab      	strb	r3, [r5, #6]
 800df76:	68a3      	ldr	r3, [r4, #8]
 800df78:	781b      	ldrb	r3, [r3, #0]
 800df7a:	71eb      	strb	r3, [r5, #7]
 800df7c:	68a2      	ldr	r2, [r4, #8]
 800df7e:	6923      	ldr	r3, [r4, #16]
 800df80:	3208      	adds	r2, #8
 800df82:	3308      	adds	r3, #8
 800df84:	2108      	movs	r1, #8
 800df86:	60a2      	str	r2, [r4, #8]
 800df88:	6123      	str	r3, [r4, #16]
 800df8a:	7561      	strb	r1, [r4, #21]
 800df8c:	7da0      	ldrb	r0, [r4, #22]
 800df8e:	f080 0001 	eor.w	r0, r0, #1
 800df92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df96:	681a      	ldr	r2, [r3, #0]
 800df98:	685b      	ldr	r3, [r3, #4]
 800df9a:	606b      	str	r3, [r5, #4]
 800df9c:	602a      	str	r2, [r5, #0]
 800df9e:	e7ed      	b.n	800df7c <ucdr_deserialize_endian_double+0xfc>
 800dfa0:	68a2      	ldr	r2, [r4, #8]
 800dfa2:	6923      	ldr	r3, [r4, #16]
 800dfa4:	7da0      	ldrb	r0, [r4, #22]
 800dfa6:	f884 9015 	strb.w	r9, [r4, #21]
 800dfaa:	1b92      	subs	r2, r2, r6
 800dfac:	1b9b      	subs	r3, r3, r6
 800dfae:	60a2      	str	r2, [r4, #8]
 800dfb0:	6123      	str	r3, [r4, #16]
 800dfb2:	f080 0001 	eor.w	r0, r0, #1
 800dfb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfba:	68a3      	ldr	r3, [r4, #8]
 800dfbc:	795b      	ldrb	r3, [r3, #5]
 800dfbe:	70ab      	strb	r3, [r5, #2]
 800dfc0:	3503      	adds	r5, #3
 800dfc2:	68a3      	ldr	r3, [r4, #8]
 800dfc4:	791b      	ldrb	r3, [r3, #4]
 800dfc6:	f805 3b01 	strb.w	r3, [r5], #1
 800dfca:	68a3      	ldr	r3, [r4, #8]
 800dfcc:	78db      	ldrb	r3, [r3, #3]
 800dfce:	f805 3b01 	strb.w	r3, [r5], #1
 800dfd2:	68a3      	ldr	r3, [r4, #8]
 800dfd4:	789b      	ldrb	r3, [r3, #2]
 800dfd6:	f805 3b01 	strb.w	r3, [r5], #1
 800dfda:	68a3      	ldr	r3, [r4, #8]
 800dfdc:	785b      	ldrb	r3, [r3, #1]
 800dfde:	f805 3b01 	strb.w	r3, [r5], #1
 800dfe2:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800dfe6:	e799      	b.n	800df1c <ucdr_deserialize_endian_double+0x9c>
 800dfe8:	4641      	mov	r1, r8
 800dfea:	4632      	mov	r2, r6
 800dfec:	4628      	mov	r0, r5
 800dfee:	f00e fee8 	bl	801cdc2 <memcpy>
 800dff2:	68a1      	ldr	r1, [r4, #8]
 800dff4:	4652      	mov	r2, sl
 800dff6:	19a8      	adds	r0, r5, r6
 800dff8:	f00e fee3 	bl	801cdc2 <memcpy>
 800dffc:	e791      	b.n	800df22 <ucdr_deserialize_endian_double+0xa2>
 800dffe:	3506      	adds	r5, #6
 800e000:	e7eb      	b.n	800dfda <ucdr_deserialize_endian_double+0x15a>
 800e002:	3505      	adds	r5, #5
 800e004:	e7e5      	b.n	800dfd2 <ucdr_deserialize_endian_double+0x152>
 800e006:	3504      	adds	r5, #4
 800e008:	e7df      	b.n	800dfca <ucdr_deserialize_endian_double+0x14a>
 800e00a:	3503      	adds	r5, #3
 800e00c:	e7d9      	b.n	800dfc2 <ucdr_deserialize_endian_double+0x142>
 800e00e:	bf00      	nop

0800e010 <ucdr_check_buffer_available_for>:
 800e010:	7d83      	ldrb	r3, [r0, #22]
 800e012:	b93b      	cbnz	r3, 800e024 <ucdr_check_buffer_available_for+0x14>
 800e014:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800e018:	440b      	add	r3, r1
 800e01a:	4298      	cmp	r0, r3
 800e01c:	bf34      	ite	cc
 800e01e:	2000      	movcc	r0, #0
 800e020:	2001      	movcs	r0, #1
 800e022:	4770      	bx	lr
 800e024:	2000      	movs	r0, #0
 800e026:	4770      	bx	lr

0800e028 <ucdr_check_final_buffer_behavior>:
 800e028:	7d83      	ldrb	r3, [r0, #22]
 800e02a:	b943      	cbnz	r3, 800e03e <ucdr_check_final_buffer_behavior+0x16>
 800e02c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800e030:	4291      	cmp	r1, r2
 800e032:	b510      	push	{r4, lr}
 800e034:	4604      	mov	r4, r0
 800e036:	d205      	bcs.n	800e044 <ucdr_check_final_buffer_behavior+0x1c>
 800e038:	2301      	movs	r3, #1
 800e03a:	4618      	mov	r0, r3
 800e03c:	bd10      	pop	{r4, pc}
 800e03e:	2300      	movs	r3, #0
 800e040:	4618      	mov	r0, r3
 800e042:	4770      	bx	lr
 800e044:	6982      	ldr	r2, [r0, #24]
 800e046:	b13a      	cbz	r2, 800e058 <ucdr_check_final_buffer_behavior+0x30>
 800e048:	69c1      	ldr	r1, [r0, #28]
 800e04a:	4790      	blx	r2
 800e04c:	f080 0301 	eor.w	r3, r0, #1
 800e050:	b2db      	uxtb	r3, r3
 800e052:	75a0      	strb	r0, [r4, #22]
 800e054:	4618      	mov	r0, r3
 800e056:	bd10      	pop	{r4, pc}
 800e058:	2001      	movs	r0, #1
 800e05a:	75a0      	strb	r0, [r4, #22]
 800e05c:	e7fa      	b.n	800e054 <ucdr_check_final_buffer_behavior+0x2c>
 800e05e:	bf00      	nop

0800e060 <ucdr_set_on_full_buffer_callback>:
 800e060:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800e064:	4770      	bx	lr
 800e066:	bf00      	nop

0800e068 <ucdr_init_buffer_origin_offset_endian>:
 800e068:	b410      	push	{r4}
 800e06a:	9c01      	ldr	r4, [sp, #4]
 800e06c:	6001      	str	r1, [r0, #0]
 800e06e:	440a      	add	r2, r1
 800e070:	6042      	str	r2, [r0, #4]
 800e072:	190a      	adds	r2, r1, r4
 800e074:	441c      	add	r4, r3
 800e076:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800e07a:	6082      	str	r2, [r0, #8]
 800e07c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800e080:	7503      	strb	r3, [r0, #20]
 800e082:	2200      	movs	r2, #0
 800e084:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800e088:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e08c:	7542      	strb	r2, [r0, #21]
 800e08e:	7582      	strb	r2, [r0, #22]
 800e090:	4770      	bx	lr
 800e092:	bf00      	nop

0800e094 <ucdr_init_buffer_origin_offset>:
 800e094:	b510      	push	{r4, lr}
 800e096:	b082      	sub	sp, #8
 800e098:	9c04      	ldr	r4, [sp, #16]
 800e09a:	9400      	str	r4, [sp, #0]
 800e09c:	2401      	movs	r4, #1
 800e09e:	9401      	str	r4, [sp, #4]
 800e0a0:	f7ff ffe2 	bl	800e068 <ucdr_init_buffer_origin_offset_endian>
 800e0a4:	b002      	add	sp, #8
 800e0a6:	bd10      	pop	{r4, pc}

0800e0a8 <ucdr_init_buffer_origin>:
 800e0a8:	b510      	push	{r4, lr}
 800e0aa:	b082      	sub	sp, #8
 800e0ac:	2400      	movs	r4, #0
 800e0ae:	9400      	str	r4, [sp, #0]
 800e0b0:	f7ff fff0 	bl	800e094 <ucdr_init_buffer_origin_offset>
 800e0b4:	b002      	add	sp, #8
 800e0b6:	bd10      	pop	{r4, pc}

0800e0b8 <ucdr_init_buffer>:
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	f7ff bff5 	b.w	800e0a8 <ucdr_init_buffer_origin>
 800e0be:	bf00      	nop

0800e0c0 <ucdr_alignment>:
 800e0c0:	fbb0 f3f1 	udiv	r3, r0, r1
 800e0c4:	fb03 0011 	mls	r0, r3, r1, r0
 800e0c8:	1a08      	subs	r0, r1, r0
 800e0ca:	3901      	subs	r1, #1
 800e0cc:	4008      	ands	r0, r1
 800e0ce:	4770      	bx	lr

0800e0d0 <ucdr_buffer_alignment>:
 800e0d0:	7d43      	ldrb	r3, [r0, #21]
 800e0d2:	428b      	cmp	r3, r1
 800e0d4:	d208      	bcs.n	800e0e8 <ucdr_buffer_alignment+0x18>
 800e0d6:	6900      	ldr	r0, [r0, #16]
 800e0d8:	fbb0 f3f1 	udiv	r3, r0, r1
 800e0dc:	fb01 0013 	mls	r0, r1, r3, r0
 800e0e0:	1a08      	subs	r0, r1, r0
 800e0e2:	3901      	subs	r1, #1
 800e0e4:	4008      	ands	r0, r1
 800e0e6:	4770      	bx	lr
 800e0e8:	2000      	movs	r0, #0
 800e0ea:	4770      	bx	lr

0800e0ec <ucdr_align_to>:
 800e0ec:	b538      	push	{r3, r4, r5, lr}
 800e0ee:	4604      	mov	r4, r0
 800e0f0:	460d      	mov	r5, r1
 800e0f2:	f7ff ffed 	bl	800e0d0 <ucdr_buffer_alignment>
 800e0f6:	68a3      	ldr	r3, [r4, #8]
 800e0f8:	6861      	ldr	r1, [r4, #4]
 800e0fa:	6922      	ldr	r2, [r4, #16]
 800e0fc:	7565      	strb	r5, [r4, #21]
 800e0fe:	4403      	add	r3, r0
 800e100:	428b      	cmp	r3, r1
 800e102:	bf28      	it	cs
 800e104:	460b      	movcs	r3, r1
 800e106:	4402      	add	r2, r0
 800e108:	60a3      	str	r3, [r4, #8]
 800e10a:	6122      	str	r2, [r4, #16]
 800e10c:	bd38      	pop	{r3, r4, r5, pc}
 800e10e:	bf00      	nop

0800e110 <ucdr_buffer_length>:
 800e110:	6882      	ldr	r2, [r0, #8]
 800e112:	6800      	ldr	r0, [r0, #0]
 800e114:	1a10      	subs	r0, r2, r0
 800e116:	4770      	bx	lr

0800e118 <ucdr_buffer_remaining>:
 800e118:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800e11c:	1a10      	subs	r0, r2, r0
 800e11e:	4770      	bx	lr

0800e120 <ucdr_check_final_buffer_behavior_array>:
 800e120:	b538      	push	{r3, r4, r5, lr}
 800e122:	7d83      	ldrb	r3, [r0, #22]
 800e124:	b963      	cbnz	r3, 800e140 <ucdr_check_final_buffer_behavior_array+0x20>
 800e126:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800e12a:	429a      	cmp	r2, r3
 800e12c:	4604      	mov	r4, r0
 800e12e:	460d      	mov	r5, r1
 800e130:	d308      	bcc.n	800e144 <ucdr_check_final_buffer_behavior_array+0x24>
 800e132:	b139      	cbz	r1, 800e144 <ucdr_check_final_buffer_behavior_array+0x24>
 800e134:	6983      	ldr	r3, [r0, #24]
 800e136:	b163      	cbz	r3, 800e152 <ucdr_check_final_buffer_behavior_array+0x32>
 800e138:	69c1      	ldr	r1, [r0, #28]
 800e13a:	4798      	blx	r3
 800e13c:	75a0      	strb	r0, [r4, #22]
 800e13e:	b108      	cbz	r0, 800e144 <ucdr_check_final_buffer_behavior_array+0x24>
 800e140:	2000      	movs	r0, #0
 800e142:	bd38      	pop	{r3, r4, r5, pc}
 800e144:	4620      	mov	r0, r4
 800e146:	f7ff ffe7 	bl	800e118 <ucdr_buffer_remaining>
 800e14a:	42a8      	cmp	r0, r5
 800e14c:	bf28      	it	cs
 800e14e:	4628      	movcs	r0, r5
 800e150:	bd38      	pop	{r3, r4, r5, pc}
 800e152:	2301      	movs	r3, #1
 800e154:	7583      	strb	r3, [r0, #22]
 800e156:	e7f3      	b.n	800e140 <ucdr_check_final_buffer_behavior_array+0x20>

0800e158 <ucdr_advance_buffer>:
 800e158:	b538      	push	{r3, r4, r5, lr}
 800e15a:	4604      	mov	r4, r0
 800e15c:	460d      	mov	r5, r1
 800e15e:	f7ff ff57 	bl	800e010 <ucdr_check_buffer_available_for>
 800e162:	b178      	cbz	r0, 800e184 <ucdr_advance_buffer+0x2c>
 800e164:	6923      	ldr	r3, [r4, #16]
 800e166:	68a2      	ldr	r2, [r4, #8]
 800e168:	442b      	add	r3, r5
 800e16a:	6123      	str	r3, [r4, #16]
 800e16c:	2301      	movs	r3, #1
 800e16e:	442a      	add	r2, r5
 800e170:	7563      	strb	r3, [r4, #21]
 800e172:	60a2      	str	r2, [r4, #8]
 800e174:	bd38      	pop	{r3, r4, r5, pc}
 800e176:	68a2      	ldr	r2, [r4, #8]
 800e178:	6923      	ldr	r3, [r4, #16]
 800e17a:	4402      	add	r2, r0
 800e17c:	4403      	add	r3, r0
 800e17e:	1a2d      	subs	r5, r5, r0
 800e180:	60a2      	str	r2, [r4, #8]
 800e182:	6123      	str	r3, [r4, #16]
 800e184:	2201      	movs	r2, #1
 800e186:	4629      	mov	r1, r5
 800e188:	4620      	mov	r0, r4
 800e18a:	f7ff ffc9 	bl	800e120 <ucdr_check_final_buffer_behavior_array>
 800e18e:	2800      	cmp	r0, #0
 800e190:	d1f1      	bne.n	800e176 <ucdr_advance_buffer+0x1e>
 800e192:	2301      	movs	r3, #1
 800e194:	7563      	strb	r3, [r4, #21]
 800e196:	bd38      	pop	{r3, r4, r5, pc}

0800e198 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e198:	4b04      	ldr	r3, [pc, #16]	@ (800e1ac <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e19a:	681a      	ldr	r2, [r3, #0]
 800e19c:	b10a      	cbz	r2, 800e1a2 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800e19e:	4803      	ldr	r0, [pc, #12]	@ (800e1ac <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e1a0:	4770      	bx	lr
 800e1a2:	4a03      	ldr	r2, [pc, #12]	@ (800e1b0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800e1a4:	4801      	ldr	r0, [pc, #4]	@ (800e1ac <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e1a6:	6812      	ldr	r2, [r2, #0]
 800e1a8:	601a      	str	r2, [r3, #0]
 800e1aa:	4770      	bx	lr
 800e1ac:	20000294 	.word	0x20000294
 800e1b0:	20000404 	.word	0x20000404

0800e1b4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e1b4:	4a02      	ldr	r2, [pc, #8]	@ (800e1c0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800e1b6:	4b03      	ldr	r3, [pc, #12]	@ (800e1c4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800e1b8:	6812      	ldr	r2, [r2, #0]
 800e1ba:	601a      	str	r2, [r3, #0]
 800e1bc:	4770      	bx	lr
 800e1be:	bf00      	nop
 800e1c0:	20000404 	.word	0x20000404
 800e1c4:	20000294 	.word	0x20000294

0800e1c8 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800e1c8:	f005 beb2 	b.w	8013f30 <nav_msgs__msg__Odometry__init>

0800e1cc <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800e1cc:	f005 befc 	b.w	8013fc8 <nav_msgs__msg__Odometry__fini>

0800e1d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e1d0:	b510      	push	{r4, lr}
 800e1d2:	f001 ff63 	bl	801009c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e1d6:	4c0a      	ldr	r4, [pc, #40]	@ (800e200 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800e1d8:	60e0      	str	r0, [r4, #12]
 800e1da:	f002 fb4b 	bl	8010874 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e1de:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800e1e2:	f002 fb99 	bl	8010918 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e1e6:	4b07      	ldr	r3, [pc, #28]	@ (800e204 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e1e8:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800e1ec:	681a      	ldr	r2, [r3, #0]
 800e1ee:	b10a      	cbz	r2, 800e1f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800e1f0:	4804      	ldr	r0, [pc, #16]	@ (800e204 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e1f2:	bd10      	pop	{r4, pc}
 800e1f4:	4a04      	ldr	r2, [pc, #16]	@ (800e208 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800e1f6:	4803      	ldr	r0, [pc, #12]	@ (800e204 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e1f8:	6812      	ldr	r2, [r2, #0]
 800e1fa:	601a      	str	r2, [r3, #0]
 800e1fc:	bd10      	pop	{r4, pc}
 800e1fe:	bf00      	nop
 800e200:	200002cc 	.word	0x200002cc
 800e204:	200002b4 	.word	0x200002b4
 800e208:	20000408 	.word	0x20000408

0800e20c <get_serialized_size_nav_msgs__msg__Odometry>:
 800e20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e20e:	4604      	mov	r4, r0
 800e210:	b1c0      	cbz	r0, 800e244 <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800e212:	460e      	mov	r6, r1
 800e214:	f001 ff66 	bl	80100e4 <get_serialized_size_std_msgs__msg__Header>
 800e218:	1837      	adds	r7, r6, r0
 800e21a:	2104      	movs	r1, #4
 800e21c:	4638      	mov	r0, r7
 800e21e:	f7ff ff4f 	bl	800e0c0 <ucdr_alignment>
 800e222:	69a5      	ldr	r5, [r4, #24]
 800e224:	3505      	adds	r5, #5
 800e226:	4405      	add	r5, r0
 800e228:	443d      	add	r5, r7
 800e22a:	4629      	mov	r1, r5
 800e22c:	f104 0020 	add.w	r0, r4, #32
 800e230:	f002 fb88 	bl	8010944 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e234:	4405      	add	r5, r0
 800e236:	4629      	mov	r1, r5
 800e238:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e23c:	f002 fc94 	bl	8010b68 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e240:	1b80      	subs	r0, r0, r6
 800e242:	4428      	add	r0, r5
 800e244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e246:	bf00      	nop

0800e248 <_Odometry__cdr_deserialize>:
 800e248:	b570      	push	{r4, r5, r6, lr}
 800e24a:	460c      	mov	r4, r1
 800e24c:	b082      	sub	sp, #8
 800e24e:	b349      	cbz	r1, 800e2a4 <_Odometry__cdr_deserialize+0x5c>
 800e250:	4605      	mov	r5, r0
 800e252:	f001 ffc9 	bl	80101e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e256:	6843      	ldr	r3, [r0, #4]
 800e258:	4621      	mov	r1, r4
 800e25a:	68db      	ldr	r3, [r3, #12]
 800e25c:	4628      	mov	r0, r5
 800e25e:	4798      	blx	r3
 800e260:	69e6      	ldr	r6, [r4, #28]
 800e262:	6961      	ldr	r1, [r4, #20]
 800e264:	ab01      	add	r3, sp, #4
 800e266:	4632      	mov	r2, r6
 800e268:	4628      	mov	r0, r5
 800e26a:	f002 fed5 	bl	8011018 <ucdr_deserialize_sequence_char>
 800e26e:	9b01      	ldr	r3, [sp, #4]
 800e270:	b9a0      	cbnz	r0, 800e29c <_Odometry__cdr_deserialize+0x54>
 800e272:	429e      	cmp	r6, r3
 800e274:	d319      	bcc.n	800e2aa <_Odometry__cdr_deserialize+0x62>
 800e276:	f002 fbd1 	bl	8010a1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e27a:	6843      	ldr	r3, [r0, #4]
 800e27c:	f104 0120 	add.w	r1, r4, #32
 800e280:	68db      	ldr	r3, [r3, #12]
 800e282:	4628      	mov	r0, r5
 800e284:	4798      	blx	r3
 800e286:	f002 fcdb 	bl	8010c40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e28a:	6843      	ldr	r3, [r0, #4]
 800e28c:	68db      	ldr	r3, [r3, #12]
 800e28e:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800e292:	4628      	mov	r0, r5
 800e294:	b002      	add	sp, #8
 800e296:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e29a:	4718      	bx	r3
 800e29c:	b103      	cbz	r3, 800e2a0 <_Odometry__cdr_deserialize+0x58>
 800e29e:	3b01      	subs	r3, #1
 800e2a0:	61a3      	str	r3, [r4, #24]
 800e2a2:	e7e8      	b.n	800e276 <_Odometry__cdr_deserialize+0x2e>
 800e2a4:	4608      	mov	r0, r1
 800e2a6:	b002      	add	sp, #8
 800e2a8:	bd70      	pop	{r4, r5, r6, pc}
 800e2aa:	2101      	movs	r1, #1
 800e2ac:	75a8      	strb	r0, [r5, #22]
 800e2ae:	7569      	strb	r1, [r5, #21]
 800e2b0:	61a0      	str	r0, [r4, #24]
 800e2b2:	4628      	mov	r0, r5
 800e2b4:	f7ff ff1a 	bl	800e0ec <ucdr_align_to>
 800e2b8:	9901      	ldr	r1, [sp, #4]
 800e2ba:	4628      	mov	r0, r5
 800e2bc:	f7ff ff4c 	bl	800e158 <ucdr_advance_buffer>
 800e2c0:	e7d9      	b.n	800e276 <_Odometry__cdr_deserialize+0x2e>
 800e2c2:	bf00      	nop

0800e2c4 <_Odometry__cdr_serialize>:
 800e2c4:	b348      	cbz	r0, 800e31a <_Odometry__cdr_serialize+0x56>
 800e2c6:	b570      	push	{r4, r5, r6, lr}
 800e2c8:	4604      	mov	r4, r0
 800e2ca:	460e      	mov	r6, r1
 800e2cc:	f001 ff8c 	bl	80101e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e2d0:	6843      	ldr	r3, [r0, #4]
 800e2d2:	4631      	mov	r1, r6
 800e2d4:	689b      	ldr	r3, [r3, #8]
 800e2d6:	4620      	mov	r0, r4
 800e2d8:	4798      	blx	r3
 800e2da:	6965      	ldr	r5, [r4, #20]
 800e2dc:	b1d5      	cbz	r5, 800e314 <_Odometry__cdr_serialize+0x50>
 800e2de:	4628      	mov	r0, r5
 800e2e0:	f7f1 ffde 	bl	80002a0 <strlen>
 800e2e4:	1c42      	adds	r2, r0, #1
 800e2e6:	4629      	mov	r1, r5
 800e2e8:	61a0      	str	r0, [r4, #24]
 800e2ea:	4630      	mov	r0, r6
 800e2ec:	f002 fe82 	bl	8010ff4 <ucdr_serialize_sequence_char>
 800e2f0:	f002 fb94 	bl	8010a1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e2f4:	6843      	ldr	r3, [r0, #4]
 800e2f6:	4631      	mov	r1, r6
 800e2f8:	689b      	ldr	r3, [r3, #8]
 800e2fa:	f104 0020 	add.w	r0, r4, #32
 800e2fe:	4798      	blx	r3
 800e300:	f002 fc9e 	bl	8010c40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e304:	6843      	ldr	r3, [r0, #4]
 800e306:	4631      	mov	r1, r6
 800e308:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e30c:	689b      	ldr	r3, [r3, #8]
 800e30e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e312:	4718      	bx	r3
 800e314:	462a      	mov	r2, r5
 800e316:	4628      	mov	r0, r5
 800e318:	e7e5      	b.n	800e2e6 <_Odometry__cdr_serialize+0x22>
 800e31a:	4770      	bx	lr

0800e31c <_Odometry__max_serialized_size>:
 800e31c:	b510      	push	{r4, lr}
 800e31e:	b082      	sub	sp, #8
 800e320:	2301      	movs	r3, #1
 800e322:	2100      	movs	r1, #0
 800e324:	f10d 0007 	add.w	r0, sp, #7
 800e328:	f88d 3007 	strb.w	r3, [sp, #7]
 800e32c:	f001 ff52 	bl	80101d4 <max_serialized_size_std_msgs__msg__Header>
 800e330:	2300      	movs	r3, #0
 800e332:	4601      	mov	r1, r0
 800e334:	4604      	mov	r4, r0
 800e336:	f10d 0007 	add.w	r0, sp, #7
 800e33a:	f88d 3007 	strb.w	r3, [sp, #7]
 800e33e:	f002 fb5d 	bl	80109fc <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e342:	4404      	add	r4, r0
 800e344:	4621      	mov	r1, r4
 800e346:	f10d 0007 	add.w	r0, sp, #7
 800e34a:	f002 fc69 	bl	8010c20 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e34e:	4420      	add	r0, r4
 800e350:	b002      	add	sp, #8
 800e352:	bd10      	pop	{r4, pc}

0800e354 <_Odometry__get_serialized_size>:
 800e354:	b570      	push	{r4, r5, r6, lr}
 800e356:	4604      	mov	r4, r0
 800e358:	b1b8      	cbz	r0, 800e38a <_Odometry__get_serialized_size+0x36>
 800e35a:	2100      	movs	r1, #0
 800e35c:	f001 fec2 	bl	80100e4 <get_serialized_size_std_msgs__msg__Header>
 800e360:	2104      	movs	r1, #4
 800e362:	4606      	mov	r6, r0
 800e364:	f7ff feac 	bl	800e0c0 <ucdr_alignment>
 800e368:	69a5      	ldr	r5, [r4, #24]
 800e36a:	3505      	adds	r5, #5
 800e36c:	4603      	mov	r3, r0
 800e36e:	4435      	add	r5, r6
 800e370:	441d      	add	r5, r3
 800e372:	4629      	mov	r1, r5
 800e374:	f104 0020 	add.w	r0, r4, #32
 800e378:	f002 fae4 	bl	8010944 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e37c:	4405      	add	r5, r0
 800e37e:	4629      	mov	r1, r5
 800e380:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e384:	f002 fbf0 	bl	8010b68 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e388:	4428      	add	r0, r5
 800e38a:	bd70      	pop	{r4, r5, r6, pc}

0800e38c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e38c:	4800      	ldr	r0, [pc, #0]	@ (800e390 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800e38e:	4770      	bx	lr
 800e390:	200003bc 	.word	0x200003bc

0800e394 <rcl_get_zero_initialized_publisher>:
 800e394:	4b01      	ldr	r3, [pc, #4]	@ (800e39c <rcl_get_zero_initialized_publisher+0x8>)
 800e396:	6818      	ldr	r0, [r3, #0]
 800e398:	4770      	bx	lr
 800e39a:	bf00      	nop
 800e39c:	0801fefc 	.word	0x0801fefc

0800e3a0 <rcl_publisher_init>:
 800e3a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3a4:	b088      	sub	sp, #32
 800e3a6:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e3a8:	2d00      	cmp	r5, #0
 800e3aa:	d06a      	beq.n	800e482 <rcl_publisher_init+0xe2>
 800e3ac:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800e3b0:	4604      	mov	r4, r0
 800e3b2:	4648      	mov	r0, r9
 800e3b4:	460e      	mov	r6, r1
 800e3b6:	4690      	mov	r8, r2
 800e3b8:	461f      	mov	r7, r3
 800e3ba:	f001 f845 	bl	800f448 <rcutils_allocator_is_valid>
 800e3be:	2800      	cmp	r0, #0
 800e3c0:	d05f      	beq.n	800e482 <rcl_publisher_init+0xe2>
 800e3c2:	2c00      	cmp	r4, #0
 800e3c4:	d05d      	beq.n	800e482 <rcl_publisher_init+0xe2>
 800e3c6:	f8d4 a000 	ldr.w	sl, [r4]
 800e3ca:	f1ba 0f00 	cmp.w	sl, #0
 800e3ce:	d004      	beq.n	800e3da <rcl_publisher_init+0x3a>
 800e3d0:	2764      	movs	r7, #100	@ 0x64
 800e3d2:	4638      	mov	r0, r7
 800e3d4:	b008      	add	sp, #32
 800e3d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3da:	4630      	mov	r0, r6
 800e3dc:	f006 fa9e 	bl	801491c <rcl_node_is_valid>
 800e3e0:	2800      	cmp	r0, #0
 800e3e2:	d053      	beq.n	800e48c <rcl_publisher_init+0xec>
 800e3e4:	f1b8 0f00 	cmp.w	r8, #0
 800e3e8:	d04b      	beq.n	800e482 <rcl_publisher_init+0xe2>
 800e3ea:	2f00      	cmp	r7, #0
 800e3ec:	d049      	beq.n	800e482 <rcl_publisher_init+0xe2>
 800e3ee:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800e3f2:	aa07      	add	r2, sp, #28
 800e3f4:	9205      	str	r2, [sp, #20]
 800e3f6:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800e3fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e3fe:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e402:	f8cd a01c 	str.w	sl, [sp, #28]
 800e406:	4639      	mov	r1, r7
 800e408:	e899 000c 	ldmia.w	r9, {r2, r3}
 800e40c:	4630      	mov	r0, r6
 800e40e:	f006 fb15 	bl	8014a3c <rcl_node_resolve_name>
 800e412:	4607      	mov	r7, r0
 800e414:	2800      	cmp	r0, #0
 800e416:	d150      	bne.n	800e4ba <rcl_publisher_init+0x11a>
 800e418:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 800e41c:	21c8      	movs	r1, #200	@ 0xc8
 800e41e:	2001      	movs	r0, #1
 800e420:	4798      	blx	r3
 800e422:	6020      	str	r0, [r4, #0]
 800e424:	2800      	cmp	r0, #0
 800e426:	d04e      	beq.n	800e4c6 <rcl_publisher_init+0x126>
 800e428:	4630      	mov	r0, r6
 800e42a:	f006 fa99 	bl	8014960 <rcl_node_get_rmw_handle>
 800e42e:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800e432:	9300      	str	r3, [sp, #0]
 800e434:	9a07      	ldr	r2, [sp, #28]
 800e436:	6827      	ldr	r7, [r4, #0]
 800e438:	462b      	mov	r3, r5
 800e43a:	4641      	mov	r1, r8
 800e43c:	f001 f91e 	bl	800f67c <rmw_create_publisher>
 800e440:	6823      	ldr	r3, [r4, #0]
 800e442:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800e446:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e44a:	b370      	cbz	r0, 800e4aa <rcl_publisher_init+0x10a>
 800e44c:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800e450:	f001 f9f0 	bl	800f834 <rmw_publisher_get_actual_qos>
 800e454:	6823      	ldr	r3, [r4, #0]
 800e456:	4607      	mov	r7, r0
 800e458:	b9d0      	cbnz	r0, 800e490 <rcl_publisher_init+0xf0>
 800e45a:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800e45e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800e462:	4629      	mov	r1, r5
 800e464:	2270      	movs	r2, #112	@ 0x70
 800e466:	4618      	mov	r0, r3
 800e468:	f00e fcab 	bl	801cdc2 <memcpy>
 800e46c:	6832      	ldr	r2, [r6, #0]
 800e46e:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800e472:	9807      	ldr	r0, [sp, #28]
 800e474:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800e476:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e478:	4798      	blx	r3
 800e47a:	4638      	mov	r0, r7
 800e47c:	b008      	add	sp, #32
 800e47e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e482:	270b      	movs	r7, #11
 800e484:	4638      	mov	r0, r7
 800e486:	b008      	add	sp, #32
 800e488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e48c:	27c8      	movs	r7, #200	@ 0xc8
 800e48e:	e7a0      	b.n	800e3d2 <rcl_publisher_init+0x32>
 800e490:	b18b      	cbz	r3, 800e4b6 <rcl_publisher_init+0x116>
 800e492:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e496:	b142      	cbz	r2, 800e4aa <rcl_publisher_init+0x10a>
 800e498:	4630      	mov	r0, r6
 800e49a:	f006 fa61 	bl	8014960 <rcl_node_get_rmw_handle>
 800e49e:	6823      	ldr	r3, [r4, #0]
 800e4a0:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800e4a4:	f001 f9d4 	bl	800f850 <rmw_destroy_publisher>
 800e4a8:	6823      	ldr	r3, [r4, #0]
 800e4aa:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800e4ac:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	4790      	blx	r2
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	6023      	str	r3, [r4, #0]
 800e4b6:	2701      	movs	r7, #1
 800e4b8:	e7db      	b.n	800e472 <rcl_publisher_init+0xd2>
 800e4ba:	2867      	cmp	r0, #103	@ 0x67
 800e4bc:	d0d9      	beq.n	800e472 <rcl_publisher_init+0xd2>
 800e4be:	2869      	cmp	r0, #105	@ 0x69
 800e4c0:	d003      	beq.n	800e4ca <rcl_publisher_init+0x12a>
 800e4c2:	280a      	cmp	r0, #10
 800e4c4:	d1f7      	bne.n	800e4b6 <rcl_publisher_init+0x116>
 800e4c6:	270a      	movs	r7, #10
 800e4c8:	e7d3      	b.n	800e472 <rcl_publisher_init+0xd2>
 800e4ca:	2767      	movs	r7, #103	@ 0x67
 800e4cc:	e7d1      	b.n	800e472 <rcl_publisher_init+0xd2>
 800e4ce:	bf00      	nop

0800e4d0 <rcl_publisher_get_default_options>:
 800e4d0:	b530      	push	{r4, r5, lr}
 800e4d2:	4912      	ldr	r1, [pc, #72]	@ (800e51c <rcl_publisher_get_default_options+0x4c>)
 800e4d4:	b083      	sub	sp, #12
 800e4d6:	2250      	movs	r2, #80	@ 0x50
 800e4d8:	4604      	mov	r4, r0
 800e4da:	f00e fc72 	bl	801cdc2 <memcpy>
 800e4de:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e4e2:	f000 ff85 	bl	800f3f0 <rcutils_get_default_allocator>
 800e4e6:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800e4ea:	f001 f849 	bl	800f580 <rmw_get_default_publisher_options>
 800e4ee:	2500      	movs	r5, #0
 800e4f0:	f10d 0007 	add.w	r0, sp, #7
 800e4f4:	f88d 5007 	strb.w	r5, [sp, #7]
 800e4f8:	f006 fa38 	bl	801496c <rcl_get_disable_loaned_message>
 800e4fc:	b930      	cbnz	r0, 800e50c <rcl_publisher_get_default_options+0x3c>
 800e4fe:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800e502:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800e506:	4620      	mov	r0, r4
 800e508:	b003      	add	sp, #12
 800e50a:	bd30      	pop	{r4, r5, pc}
 800e50c:	f000 ffc8 	bl	800f4a0 <rcutils_reset_error>
 800e510:	4620      	mov	r0, r4
 800e512:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800e516:	b003      	add	sp, #12
 800e518:	bd30      	pop	{r4, r5, pc}
 800e51a:	bf00      	nop
 800e51c:	0801ff00 	.word	0x0801ff00

0800e520 <rcl_publish>:
 800e520:	b308      	cbz	r0, 800e566 <rcl_publish+0x46>
 800e522:	6803      	ldr	r3, [r0, #0]
 800e524:	b570      	push	{r4, r5, r6, lr}
 800e526:	4604      	mov	r4, r0
 800e528:	b1c3      	cbz	r3, 800e55c <rcl_publish+0x3c>
 800e52a:	4616      	mov	r6, r2
 800e52c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e530:	b1a2      	cbz	r2, 800e55c <rcl_publish+0x3c>
 800e532:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e536:	460d      	mov	r5, r1
 800e538:	f005 fe42 	bl	80141c0 <rcl_context_is_valid>
 800e53c:	b160      	cbz	r0, 800e558 <rcl_publish+0x38>
 800e53e:	6823      	ldr	r3, [r4, #0]
 800e540:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e544:	b150      	cbz	r0, 800e55c <rcl_publish+0x3c>
 800e546:	b165      	cbz	r5, 800e562 <rcl_publish+0x42>
 800e548:	4632      	mov	r2, r6
 800e54a:	4629      	mov	r1, r5
 800e54c:	f001 f836 	bl	800f5bc <rmw_publish>
 800e550:	3800      	subs	r0, #0
 800e552:	bf18      	it	ne
 800e554:	2001      	movne	r0, #1
 800e556:	bd70      	pop	{r4, r5, r6, pc}
 800e558:	f000 ff84 	bl	800f464 <rcutils_error_is_set>
 800e55c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e560:	bd70      	pop	{r4, r5, r6, pc}
 800e562:	200b      	movs	r0, #11
 800e564:	bd70      	pop	{r4, r5, r6, pc}
 800e566:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e56a:	4770      	bx	lr

0800e56c <rcl_publisher_is_valid>:
 800e56c:	b1b0      	cbz	r0, 800e59c <rcl_publisher_is_valid+0x30>
 800e56e:	6803      	ldr	r3, [r0, #0]
 800e570:	b510      	push	{r4, lr}
 800e572:	4604      	mov	r4, r0
 800e574:	b183      	cbz	r3, 800e598 <rcl_publisher_is_valid+0x2c>
 800e576:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e57a:	b16a      	cbz	r2, 800e598 <rcl_publisher_is_valid+0x2c>
 800e57c:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e580:	f005 fe1e 	bl	80141c0 <rcl_context_is_valid>
 800e584:	b130      	cbz	r0, 800e594 <rcl_publisher_is_valid+0x28>
 800e586:	6823      	ldr	r3, [r4, #0]
 800e588:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e58c:	3800      	subs	r0, #0
 800e58e:	bf18      	it	ne
 800e590:	2001      	movne	r0, #1
 800e592:	bd10      	pop	{r4, pc}
 800e594:	f000 ff66 	bl	800f464 <rcutils_error_is_set>
 800e598:	2000      	movs	r0, #0
 800e59a:	bd10      	pop	{r4, pc}
 800e59c:	2000      	movs	r0, #0
 800e59e:	4770      	bx	lr

0800e5a0 <rcl_publisher_is_valid_except_context>:
 800e5a0:	b130      	cbz	r0, 800e5b0 <rcl_publisher_is_valid_except_context+0x10>
 800e5a2:	6800      	ldr	r0, [r0, #0]
 800e5a4:	b120      	cbz	r0, 800e5b0 <rcl_publisher_is_valid_except_context+0x10>
 800e5a6:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800e5aa:	3800      	subs	r0, #0
 800e5ac:	bf18      	it	ne
 800e5ae:	2001      	movne	r0, #1
 800e5b0:	4770      	bx	lr
 800e5b2:	bf00      	nop

0800e5b4 <_rclc_check_for_new_data>:
 800e5b4:	2800      	cmp	r0, #0
 800e5b6:	d046      	beq.n	800e646 <_rclc_check_for_new_data+0x92>
 800e5b8:	b510      	push	{r4, lr}
 800e5ba:	7802      	ldrb	r2, [r0, #0]
 800e5bc:	b084      	sub	sp, #16
 800e5be:	4603      	mov	r3, r0
 800e5c0:	2a0a      	cmp	r2, #10
 800e5c2:	d842      	bhi.n	800e64a <_rclc_check_for_new_data+0x96>
 800e5c4:	e8df f002 	tbb	[pc, r2]
 800e5c8:	14181212 	.word	0x14181212
 800e5cc:	06060614 	.word	0x06060614
 800e5d0:	2e1a      	.short	0x2e1a
 800e5d2:	16          	.byte	0x16
 800e5d3:	00          	.byte	0x00
 800e5d4:	6a0a      	ldr	r2, [r1, #32]
 800e5d6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800e5d8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800e5dc:	3a00      	subs	r2, #0
 800e5de:	bf18      	it	ne
 800e5e0:	2201      	movne	r2, #1
 800e5e2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800e5e6:	2000      	movs	r0, #0
 800e5e8:	b004      	add	sp, #16
 800e5ea:	bd10      	pop	{r4, pc}
 800e5ec:	680a      	ldr	r2, [r1, #0]
 800e5ee:	e7f2      	b.n	800e5d6 <_rclc_check_for_new_data+0x22>
 800e5f0:	698a      	ldr	r2, [r1, #24]
 800e5f2:	e7f0      	b.n	800e5d6 <_rclc_check_for_new_data+0x22>
 800e5f4:	688a      	ldr	r2, [r1, #8]
 800e5f6:	e7ee      	b.n	800e5d6 <_rclc_check_for_new_data+0x22>
 800e5f8:	690a      	ldr	r2, [r1, #16]
 800e5fa:	e7ec      	b.n	800e5d6 <_rclc_check_for_new_data+0x22>
 800e5fc:	685c      	ldr	r4, [r3, #4]
 800e5fe:	4608      	mov	r0, r1
 800e600:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800e604:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800e608:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800e60c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800e610:	9300      	str	r3, [sp, #0]
 800e612:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800e616:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800e61a:	f104 0110 	add.w	r1, r4, #16
 800e61e:	f008 f8b3 	bl	8016788 <rcl_action_client_wait_set_get_entities_ready>
 800e622:	e7e1      	b.n	800e5e8 <_rclc_check_for_new_data+0x34>
 800e624:	685c      	ldr	r4, [r3, #4]
 800e626:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800e62a:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800e62e:	e9cd 3200 	strd	r3, r2, [sp]
 800e632:	4608      	mov	r0, r1
 800e634:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800e638:	f104 0220 	add.w	r2, r4, #32
 800e63c:	f104 0110 	add.w	r1, r4, #16
 800e640:	f008 faa4 	bl	8016b8c <rcl_action_server_wait_set_get_entities_ready>
 800e644:	e7d0      	b.n	800e5e8 <_rclc_check_for_new_data+0x34>
 800e646:	200b      	movs	r0, #11
 800e648:	4770      	bx	lr
 800e64a:	2001      	movs	r0, #1
 800e64c:	e7cc      	b.n	800e5e8 <_rclc_check_for_new_data+0x34>
 800e64e:	bf00      	nop

0800e650 <_rclc_take_new_data>:
 800e650:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e652:	b099      	sub	sp, #100	@ 0x64
 800e654:	2800      	cmp	r0, #0
 800e656:	f000 8082 	beq.w	800e75e <_rclc_take_new_data+0x10e>
 800e65a:	7803      	ldrb	r3, [r0, #0]
 800e65c:	4604      	mov	r4, r0
 800e65e:	2b0a      	cmp	r3, #10
 800e660:	f200 815d 	bhi.w	800e91e <_rclc_take_new_data+0x2ce>
 800e664:	e8df f003 	tbb	[pc, r3]
 800e668:	31531f1f 	.word	0x31531f1f
 800e66c:	06060631 	.word	0x06060631
 800e670:	4555      	.short	0x4555
 800e672:	53          	.byte	0x53
 800e673:	00          	.byte	0x00
 800e674:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e676:	6a0b      	ldr	r3, [r1, #32]
 800e678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d046      	beq.n	800e70e <_rclc_take_new_data+0xbe>
 800e680:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e684:	f104 0110 	add.w	r1, r4, #16
 800e688:	f006 fa86 	bl	8014b98 <rcl_take_request>
 800e68c:	4605      	mov	r5, r0
 800e68e:	2800      	cmp	r0, #0
 800e690:	d03d      	beq.n	800e70e <_rclc_take_new_data+0xbe>
 800e692:	f240 2359 	movw	r3, #601	@ 0x259
 800e696:	4298      	cmp	r0, r3
 800e698:	d128      	bne.n	800e6ec <_rclc_take_new_data+0x9c>
 800e69a:	2300      	movs	r3, #0
 800e69c:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800e6a0:	4628      	mov	r0, r5
 800e6a2:	b019      	add	sp, #100	@ 0x64
 800e6a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6a6:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e6a8:	680b      	ldr	r3, [r1, #0]
 800e6aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6ae:	b373      	cbz	r3, 800e70e <_rclc_take_new_data+0xbe>
 800e6b0:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	aa0a      	add	r2, sp, #40	@ 0x28
 800e6b8:	f006 fc42 	bl	8014f40 <rcl_take>
 800e6bc:	4605      	mov	r5, r0
 800e6be:	b330      	cbz	r0, 800e70e <_rclc_take_new_data+0xbe>
 800e6c0:	f240 1391 	movw	r3, #401	@ 0x191
 800e6c4:	4298      	cmp	r0, r3
 800e6c6:	d0e8      	beq.n	800e69a <_rclc_take_new_data+0x4a>
 800e6c8:	e010      	b.n	800e6ec <_rclc_take_new_data+0x9c>
 800e6ca:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e6cc:	698b      	ldr	r3, [r1, #24]
 800e6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6d2:	b1e3      	cbz	r3, 800e70e <_rclc_take_new_data+0xbe>
 800e6d4:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e6d8:	f104 0110 	add.w	r1, r4, #16
 800e6dc:	f005 fce0 	bl	80140a0 <rcl_take_response>
 800e6e0:	4605      	mov	r5, r0
 800e6e2:	b1a0      	cbz	r0, 800e70e <_rclc_take_new_data+0xbe>
 800e6e4:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800e6e8:	4298      	cmp	r0, r3
 800e6ea:	d0d9      	beq.n	800e6a0 <_rclc_take_new_data+0x50>
 800e6ec:	f000 fed8 	bl	800f4a0 <rcutils_reset_error>
 800e6f0:	e7d6      	b.n	800e6a0 <_rclc_take_new_data+0x50>
 800e6f2:	6840      	ldr	r0, [r0, #4]
 800e6f4:	f890 3020 	ldrb.w	r3, [r0, #32]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d15f      	bne.n	800e7bc <_rclc_take_new_data+0x16c>
 800e6fc:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800e700:	2b00      	cmp	r3, #0
 800e702:	d179      	bne.n	800e7f8 <_rclc_take_new_data+0x1a8>
 800e704:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800e708:	2b00      	cmp	r3, #0
 800e70a:	f040 8096 	bne.w	800e83a <_rclc_take_new_data+0x1ea>
 800e70e:	2500      	movs	r5, #0
 800e710:	e7c6      	b.n	800e6a0 <_rclc_take_new_data+0x50>
 800e712:	6840      	ldr	r0, [r0, #4]
 800e714:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d138      	bne.n	800e78e <_rclc_take_new_data+0x13e>
 800e71c:	69c3      	ldr	r3, [r0, #28]
 800e71e:	b113      	cbz	r3, 800e726 <_rclc_take_new_data+0xd6>
 800e720:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e724:	b9fb      	cbnz	r3, 800e766 <_rclc_take_new_data+0x116>
 800e726:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	f040 80a8 	bne.w	800e880 <_rclc_take_new_data+0x230>
 800e730:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800e734:	2b00      	cmp	r3, #0
 800e736:	d0ea      	beq.n	800e70e <_rclc_take_new_data+0xbe>
 800e738:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800e73a:	a90a      	add	r1, sp, #40	@ 0x28
 800e73c:	3010      	adds	r0, #16
 800e73e:	f007 ff07 	bl	8016550 <rcl_action_take_result_response>
 800e742:	4605      	mov	r5, r0
 800e744:	2800      	cmp	r0, #0
 800e746:	d1d1      	bne.n	800e6ec <_rclc_take_new_data+0x9c>
 800e748:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e74c:	6860      	ldr	r0, [r4, #4]
 800e74e:	f008 fb47 	bl	8016de0 <rclc_action_find_handle_by_result_request_sequence_number>
 800e752:	2800      	cmp	r0, #0
 800e754:	d0db      	beq.n	800e70e <_rclc_take_new_data+0xbe>
 800e756:	2301      	movs	r3, #1
 800e758:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800e75c:	e7d7      	b.n	800e70e <_rclc_take_new_data+0xbe>
 800e75e:	250b      	movs	r5, #11
 800e760:	4628      	mov	r0, r5
 800e762:	b019      	add	sp, #100	@ 0x64
 800e764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e766:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e768:	3010      	adds	r0, #16
 800e76a:	f007 ff6d 	bl	8016648 <rcl_action_take_feedback>
 800e76e:	4605      	mov	r5, r0
 800e770:	2800      	cmp	r0, #0
 800e772:	d1bb      	bne.n	800e6ec <_rclc_take_new_data+0x9c>
 800e774:	6860      	ldr	r0, [r4, #4]
 800e776:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e778:	f008 faf0 	bl	8016d5c <rclc_action_find_goal_handle_by_uuid>
 800e77c:	4603      	mov	r3, r0
 800e77e:	2800      	cmp	r0, #0
 800e780:	f000 80c4 	beq.w	800e90c <_rclc_take_new_data+0x2bc>
 800e784:	2201      	movs	r2, #1
 800e786:	6860      	ldr	r0, [r4, #4]
 800e788:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800e78c:	e7cb      	b.n	800e726 <_rclc_take_new_data+0xd6>
 800e78e:	aa04      	add	r2, sp, #16
 800e790:	a90a      	add	r1, sp, #40	@ 0x28
 800e792:	3010      	adds	r0, #16
 800e794:	f007 fe6c 	bl	8016470 <rcl_action_take_goal_response>
 800e798:	4605      	mov	r5, r0
 800e79a:	2800      	cmp	r0, #0
 800e79c:	d1a6      	bne.n	800e6ec <_rclc_take_new_data+0x9c>
 800e79e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e7a2:	6860      	ldr	r0, [r4, #4]
 800e7a4:	f008 fb0a 	bl	8016dbc <rclc_action_find_handle_by_goal_request_sequence_number>
 800e7a8:	b130      	cbz	r0, 800e7b8 <_rclc_take_new_data+0x168>
 800e7aa:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800e7ae:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800e7b2:	2201      	movs	r2, #1
 800e7b4:	f880 2020 	strb.w	r2, [r0, #32]
 800e7b8:	6860      	ldr	r0, [r4, #4]
 800e7ba:	e7af      	b.n	800e71c <_rclc_take_new_data+0xcc>
 800e7bc:	f008 faa8 	bl	8016d10 <rclc_action_take_goal_handle>
 800e7c0:	4606      	mov	r6, r0
 800e7c2:	6860      	ldr	r0, [r4, #4]
 800e7c4:	2e00      	cmp	r6, #0
 800e7c6:	d099      	beq.n	800e6fc <_rclc_take_new_data+0xac>
 800e7c8:	6070      	str	r0, [r6, #4]
 800e7ca:	69f2      	ldr	r2, [r6, #28]
 800e7cc:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800e7d0:	3010      	adds	r0, #16
 800e7d2:	f008 f869 	bl	80168a8 <rcl_action_take_goal_request>
 800e7d6:	4605      	mov	r5, r0
 800e7d8:	2800      	cmp	r0, #0
 800e7da:	f040 8099 	bne.w	800e910 <_rclc_take_new_data+0x2c0>
 800e7de:	69f7      	ldr	r7, [r6, #28]
 800e7e0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e7e2:	7235      	strb	r5, [r6, #8]
 800e7e4:	f8c6 0009 	str.w	r0, [r6, #9]
 800e7e8:	f8c6 100d 	str.w	r1, [r6, #13]
 800e7ec:	6860      	ldr	r0, [r4, #4]
 800e7ee:	f8c6 2011 	str.w	r2, [r6, #17]
 800e7f2:	f8c6 3015 	str.w	r3, [r6, #21]
 800e7f6:	e781      	b.n	800e6fc <_rclc_take_new_data+0xac>
 800e7f8:	aa04      	add	r2, sp, #16
 800e7fa:	3010      	adds	r0, #16
 800e7fc:	a90a      	add	r1, sp, #40	@ 0x28
 800e7fe:	f008 f8c3 	bl	8016988 <rcl_action_take_result_request>
 800e802:	4605      	mov	r5, r0
 800e804:	2800      	cmp	r0, #0
 800e806:	f47f af71 	bne.w	800e6ec <_rclc_take_new_data+0x9c>
 800e80a:	6860      	ldr	r0, [r4, #4]
 800e80c:	a904      	add	r1, sp, #16
 800e80e:	f008 faa5 	bl	8016d5c <rclc_action_find_goal_handle_by_uuid>
 800e812:	4607      	mov	r7, r0
 800e814:	b160      	cbz	r0, 800e830 <_rclc_take_new_data+0x1e0>
 800e816:	ad0a      	add	r5, sp, #40	@ 0x28
 800e818:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800e81c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e81e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e820:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e824:	f04f 0c02 	mov.w	ip, #2
 800e828:	e886 0003 	stmia.w	r6, {r0, r1}
 800e82c:	f887 c008 	strb.w	ip, [r7, #8]
 800e830:	6860      	ldr	r0, [r4, #4]
 800e832:	2300      	movs	r3, #0
 800e834:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800e838:	e764      	b.n	800e704 <_rclc_take_new_data+0xb4>
 800e83a:	ae04      	add	r6, sp, #16
 800e83c:	aa0a      	add	r2, sp, #40	@ 0x28
 800e83e:	3010      	adds	r0, #16
 800e840:	4631      	mov	r1, r6
 800e842:	f008 f8df 	bl	8016a04 <rcl_action_take_cancel_request>
 800e846:	4605      	mov	r5, r0
 800e848:	2800      	cmp	r0, #0
 800e84a:	f47f af4f 	bne.w	800e6ec <_rclc_take_new_data+0x9c>
 800e84e:	6860      	ldr	r0, [r4, #4]
 800e850:	a90a      	add	r1, sp, #40	@ 0x28
 800e852:	f008 fa83 	bl	8016d5c <rclc_action_find_goal_handle_by_uuid>
 800e856:	4605      	mov	r5, r0
 800e858:	2800      	cmp	r0, #0
 800e85a:	d04c      	beq.n	800e8f6 <_rclc_take_new_data+0x2a6>
 800e85c:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800e860:	2101      	movs	r1, #1
 800e862:	f008 fa03 	bl	8016c6c <rcl_action_transition_goal_state>
 800e866:	2803      	cmp	r0, #3
 800e868:	4607      	mov	r7, r0
 800e86a:	d139      	bne.n	800e8e0 <_rclc_take_new_data+0x290>
 800e86c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e86e:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800e872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e874:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e878:	e884 0003 	stmia.w	r4, {r0, r1}
 800e87c:	722f      	strb	r7, [r5, #8]
 800e87e:	e746      	b.n	800e70e <_rclc_take_new_data+0xbe>
 800e880:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800e884:	a90a      	add	r1, sp, #40	@ 0x28
 800e886:	3010      	adds	r0, #16
 800e888:	f007 fea0 	bl	80165cc <rcl_action_take_cancel_response>
 800e88c:	4605      	mov	r5, r0
 800e88e:	2800      	cmp	r0, #0
 800e890:	f47f af2c 	bne.w	800e6ec <_rclc_take_new_data+0x9c>
 800e894:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e898:	6860      	ldr	r0, [r4, #4]
 800e89a:	f008 fab3 	bl	8016e04 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800e89e:	4606      	mov	r6, r0
 800e8a0:	6860      	ldr	r0, [r4, #4]
 800e8a2:	2e00      	cmp	r6, #0
 800e8a4:	f43f af44 	beq.w	800e730 <_rclc_take_new_data+0xe0>
 800e8a8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e8aa:	2701      	movs	r7, #1
 800e8ac:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	f43f af3e 	beq.w	800e730 <_rclc_take_new_data+0xe0>
 800e8b4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e8b6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800e8ba:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e8be:	f008 fa4d 	bl	8016d5c <rclc_action_find_goal_handle_by_uuid>
 800e8c2:	b138      	cbz	r0, 800e8d4 <_rclc_take_new_data+0x284>
 800e8c4:	6860      	ldr	r0, [r4, #4]
 800e8c6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e8c8:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800e8cc:	3501      	adds	r5, #1
 800e8ce:	42ab      	cmp	r3, r5
 800e8d0:	d8f0      	bhi.n	800e8b4 <_rclc_take_new_data+0x264>
 800e8d2:	e72d      	b.n	800e730 <_rclc_take_new_data+0xe0>
 800e8d4:	6860      	ldr	r0, [r4, #4]
 800e8d6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e8d8:	3501      	adds	r5, #1
 800e8da:	42ab      	cmp	r3, r5
 800e8dc:	d8ea      	bhi.n	800e8b4 <_rclc_take_new_data+0x264>
 800e8de:	e727      	b.n	800e730 <_rclc_take_new_data+0xe0>
 800e8e0:	ab06      	add	r3, sp, #24
 800e8e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e8e4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e8e8:	2103      	movs	r1, #3
 800e8ea:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e8ee:	6860      	ldr	r0, [r4, #4]
 800e8f0:	f008 fafe 	bl	8016ef0 <rclc_action_server_goal_cancel_reject>
 800e8f4:	e70b      	b.n	800e70e <_rclc_take_new_data+0xbe>
 800e8f6:	ab06      	add	r3, sp, #24
 800e8f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e8fa:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e8fe:	2102      	movs	r1, #2
 800e900:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e904:	6860      	ldr	r0, [r4, #4]
 800e906:	f008 faf3 	bl	8016ef0 <rclc_action_server_goal_cancel_reject>
 800e90a:	e700      	b.n	800e70e <_rclc_take_new_data+0xbe>
 800e90c:	6860      	ldr	r0, [r4, #4]
 800e90e:	e70a      	b.n	800e726 <_rclc_take_new_data+0xd6>
 800e910:	6860      	ldr	r0, [r4, #4]
 800e912:	4631      	mov	r1, r6
 800e914:	f008 fa0c 	bl	8016d30 <rclc_action_remove_used_goal_handle>
 800e918:	f000 fdc2 	bl	800f4a0 <rcutils_reset_error>
 800e91c:	e6c0      	b.n	800e6a0 <_rclc_take_new_data+0x50>
 800e91e:	2501      	movs	r5, #1
 800e920:	e6be      	b.n	800e6a0 <_rclc_take_new_data+0x50>
 800e922:	bf00      	nop

0800e924 <rclc_executor_trigger_any>:
 800e924:	4603      	mov	r3, r0
 800e926:	b370      	cbz	r0, 800e986 <rclc_executor_trigger_any+0x62>
 800e928:	b379      	cbz	r1, 800e98a <rclc_executor_trigger_any+0x66>
 800e92a:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800e92e:	2200      	movs	r2, #0
 800e930:	b350      	cbz	r0, 800e988 <rclc_executor_trigger_any+0x64>
 800e932:	b430      	push	{r4, r5}
 800e934:	f893 c000 	ldrb.w	ip, [r3]
 800e938:	f1bc 0f08 	cmp.w	ip, #8
 800e93c:	d017      	beq.n	800e96e <rclc_executor_trigger_any+0x4a>
 800e93e:	f1bc 0f09 	cmp.w	ip, #9
 800e942:	d00d      	beq.n	800e960 <rclc_executor_trigger_any+0x3c>
 800e944:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800e948:	b940      	cbnz	r0, 800e95c <rclc_executor_trigger_any+0x38>
 800e94a:	3201      	adds	r2, #1
 800e94c:	4291      	cmp	r1, r2
 800e94e:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800e952:	d003      	beq.n	800e95c <rclc_executor_trigger_any+0x38>
 800e954:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800e958:	2800      	cmp	r0, #0
 800e95a:	d1eb      	bne.n	800e934 <rclc_executor_trigger_any+0x10>
 800e95c:	bc30      	pop	{r4, r5}
 800e95e:	4770      	bx	lr
 800e960:	685c      	ldr	r4, [r3, #4]
 800e962:	6a25      	ldr	r5, [r4, #32]
 800e964:	2d00      	cmp	r5, #0
 800e966:	d1f9      	bne.n	800e95c <rclc_executor_trigger_any+0x38>
 800e968:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800e96c:	e7ec      	b.n	800e948 <rclc_executor_trigger_any+0x24>
 800e96e:	685c      	ldr	r4, [r3, #4]
 800e970:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800e972:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800e976:	d1f1      	bne.n	800e95c <rclc_executor_trigger_any+0x38>
 800e978:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800e97c:	2800      	cmp	r0, #0
 800e97e:	d1ed      	bne.n	800e95c <rclc_executor_trigger_any+0x38>
 800e980:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800e984:	e7e0      	b.n	800e948 <rclc_executor_trigger_any+0x24>
 800e986:	4770      	bx	lr
 800e988:	4770      	bx	lr
 800e98a:	4608      	mov	r0, r1
 800e98c:	4770      	bx	lr
 800e98e:	bf00      	nop

0800e990 <_rclc_execute>:
 800e990:	2800      	cmp	r0, #0
 800e992:	f000 80dc 	beq.w	800eb4e <_rclc_execute+0x1be>
 800e996:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e998:	7843      	ldrb	r3, [r0, #1]
 800e99a:	b087      	sub	sp, #28
 800e99c:	4604      	mov	r4, r0
 800e99e:	b123      	cbz	r3, 800e9aa <_rclc_execute+0x1a>
 800e9a0:	2b01      	cmp	r3, #1
 800e9a2:	d01c      	beq.n	800e9de <_rclc_execute+0x4e>
 800e9a4:	2000      	movs	r0, #0
 800e9a6:	b007      	add	sp, #28
 800e9a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9aa:	7803      	ldrb	r3, [r0, #0]
 800e9ac:	2b08      	cmp	r3, #8
 800e9ae:	f000 80a0 	beq.w	800eaf2 <_rclc_execute+0x162>
 800e9b2:	2b09      	cmp	r3, #9
 800e9b4:	d024      	beq.n	800ea00 <_rclc_execute+0x70>
 800e9b6:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800e9ba:	2800      	cmp	r0, #0
 800e9bc:	d0f2      	beq.n	800e9a4 <_rclc_execute+0x14>
 800e9be:	2b0a      	cmp	r3, #10
 800e9c0:	f200 815a 	bhi.w	800ec78 <_rclc_execute+0x2e8>
 800e9c4:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e9c8:	008e006f 	.word	0x008e006f
 800e9cc:	006f007c 	.word	0x006f007c
 800e9d0:	00590073 	.word	0x00590073
 800e9d4:	00590059 	.word	0x00590059
 800e9d8:	01580158 	.word	0x01580158
 800e9dc:	0079      	.short	0x0079
 800e9de:	7803      	ldrb	r3, [r0, #0]
 800e9e0:	2b0a      	cmp	r3, #10
 800e9e2:	f200 8149 	bhi.w	800ec78 <_rclc_execute+0x2e8>
 800e9e6:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e9ea:	00f9      	.short	0x00f9
 800e9ec:	006b007b 	.word	0x006b007b
 800e9f0:	0062005e 	.word	0x0062005e
 800e9f4:	00480048 	.word	0x00480048
 800e9f8:	01000048 	.word	0x01000048
 800e9fc:	00680102 	.word	0x00680102
 800ea00:	6840      	ldr	r0, [r0, #4]
 800ea02:	6a02      	ldr	r2, [r0, #32]
 800ea04:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800ea08:	2a00      	cmp	r2, #0
 800ea0a:	f040 80f3 	bne.w	800ebf4 <_rclc_execute+0x264>
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d0c8      	beq.n	800e9a4 <_rclc_execute+0x14>
 800ea12:	e003      	b.n	800ea1c <_rclc_execute+0x8c>
 800ea14:	6858      	ldr	r0, [r3, #4]
 800ea16:	f008 f98b 	bl	8016d30 <rclc_action_remove_used_goal_handle>
 800ea1a:	6860      	ldr	r0, [r4, #4]
 800ea1c:	f008 f9c2 	bl	8016da4 <rclc_action_find_first_terminated_handle>
 800ea20:	4603      	mov	r3, r0
 800ea22:	4601      	mov	r1, r0
 800ea24:	2800      	cmp	r0, #0
 800ea26:	d1f5      	bne.n	800ea14 <_rclc_execute+0x84>
 800ea28:	6860      	ldr	r0, [r4, #4]
 800ea2a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 800ea2e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	f000 80eb 	beq.w	800ec0e <_rclc_execute+0x27e>
 800ea38:	f241 0604 	movw	r6, #4100	@ 0x1004
 800ea3c:	2701      	movs	r7, #1
 800ea3e:	e007      	b.n	800ea50 <_rclc_execute+0xc0>
 800ea40:	4628      	mov	r0, r5
 800ea42:	f008 fa09 	bl	8016e58 <rclc_action_server_response_goal_request>
 800ea46:	6860      	ldr	r0, [r4, #4]
 800ea48:	4629      	mov	r1, r5
 800ea4a:	f008 f971 	bl	8016d30 <rclc_action_remove_used_goal_handle>
 800ea4e:	6860      	ldr	r0, [r4, #4]
 800ea50:	2100      	movs	r1, #0
 800ea52:	f008 f99b 	bl	8016d8c <rclc_action_find_first_handle_by_status>
 800ea56:	4605      	mov	r5, r0
 800ea58:	2800      	cmp	r0, #0
 800ea5a:	f000 80d5 	beq.w	800ec08 <_rclc_execute+0x278>
 800ea5e:	6863      	ldr	r3, [r4, #4]
 800ea60:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ea62:	699b      	ldr	r3, [r3, #24]
 800ea64:	4798      	blx	r3
 800ea66:	42b0      	cmp	r0, r6
 800ea68:	f04f 0100 	mov.w	r1, #0
 800ea6c:	d1e8      	bne.n	800ea40 <_rclc_execute+0xb0>
 800ea6e:	2101      	movs	r1, #1
 800ea70:	4628      	mov	r0, r5
 800ea72:	f008 f9f1 	bl	8016e58 <rclc_action_server_response_goal_request>
 800ea76:	722f      	strb	r7, [r5, #8]
 800ea78:	e7e9      	b.n	800ea4e <_rclc_execute+0xbe>
 800ea7a:	2b06      	cmp	r3, #6
 800ea7c:	68a0      	ldr	r0, [r4, #8]
 800ea7e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800ea80:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800ea82:	f000 80bb 	beq.w	800ebfc <_rclc_execute+0x26c>
 800ea86:	2b07      	cmp	r3, #7
 800ea88:	f000 80f1 	beq.w	800ec6e <_rclc_execute+0x2de>
 800ea8c:	47b0      	blx	r6
 800ea8e:	f104 0510 	add.w	r5, r4, #16
 800ea92:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800ea94:	6860      	ldr	r0, [r4, #4]
 800ea96:	4629      	mov	r1, r5
 800ea98:	f006 f8ce 	bl	8014c38 <rcl_send_response>
 800ea9c:	2802      	cmp	r0, #2
 800ea9e:	d117      	bne.n	800ead0 <_rclc_execute+0x140>
 800eaa0:	f000 fcfe 	bl	800f4a0 <rcutils_reset_error>
 800eaa4:	e77e      	b.n	800e9a4 <_rclc_execute+0x14>
 800eaa6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800eaa8:	68a0      	ldr	r0, [r4, #8]
 800eaaa:	4798      	blx	r3
 800eaac:	e77a      	b.n	800e9a4 <_rclc_execute+0x14>
 800eaae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800eab0:	68a0      	ldr	r0, [r4, #8]
 800eab2:	f104 0110 	add.w	r1, r4, #16
 800eab6:	4798      	blx	r3
 800eab8:	e774      	b.n	800e9a4 <_rclc_execute+0x14>
 800eaba:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800eabc:	4798      	blx	r3
 800eabe:	e771      	b.n	800e9a4 <_rclc_execute+0x14>
 800eac0:	6860      	ldr	r0, [r4, #4]
 800eac2:	f006 fd81 	bl	80155c8 <rcl_timer_call>
 800eac6:	f240 3321 	movw	r3, #801	@ 0x321
 800eaca:	4298      	cmp	r0, r3
 800eacc:	f43f af6a 	beq.w	800e9a4 <_rclc_execute+0x14>
 800ead0:	2800      	cmp	r0, #0
 800ead2:	f43f af68 	beq.w	800e9a6 <_rclc_execute+0x16>
 800ead6:	9005      	str	r0, [sp, #20]
 800ead8:	f000 fce2 	bl	800f4a0 <rcutils_reset_error>
 800eadc:	9805      	ldr	r0, [sp, #20]
 800eade:	e762      	b.n	800e9a6 <_rclc_execute+0x16>
 800eae0:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800eae4:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 800eae8:	2800      	cmp	r0, #0
 800eaea:	d0e4      	beq.n	800eab6 <_rclc_execute+0x126>
 800eaec:	68a0      	ldr	r0, [r4, #8]
 800eaee:	4798      	blx	r3
 800eaf0:	e758      	b.n	800e9a4 <_rclc_execute+0x14>
 800eaf2:	6840      	ldr	r0, [r0, #4]
 800eaf4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800eaf6:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 800eafa:	d107      	bne.n	800eb0c <_rclc_execute+0x17c>
 800eafc:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800eb00:	b923      	cbnz	r3, 800eb0c <_rclc_execute+0x17c>
 800eb02:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	f43f af4c 	beq.w	800e9a4 <_rclc_execute+0x14>
 800eb0c:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800eb10:	b303      	cbz	r3, 800eb54 <_rclc_execute+0x1c4>
 800eb12:	2600      	movs	r6, #0
 800eb14:	2701      	movs	r7, #1
 800eb16:	e004      	b.n	800eb22 <_rclc_execute+0x192>
 800eb18:	f008 f8d4 	bl	8016cc4 <rclc_action_send_result_request>
 800eb1c:	b990      	cbnz	r0, 800eb44 <_rclc_execute+0x1b4>
 800eb1e:	722f      	strb	r7, [r5, #8]
 800eb20:	6860      	ldr	r0, [r4, #4]
 800eb22:	f008 f981 	bl	8016e28 <rclc_action_find_first_handle_with_goal_response>
 800eb26:	4605      	mov	r5, r0
 800eb28:	b198      	cbz	r0, 800eb52 <_rclc_execute+0x1c2>
 800eb2a:	6863      	ldr	r3, [r4, #4]
 800eb2c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800eb2e:	699b      	ldr	r3, [r3, #24]
 800eb30:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800eb34:	f885 6020 	strb.w	r6, [r5, #32]
 800eb38:	4798      	blx	r3
 800eb3a:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800eb3e:	4628      	mov	r0, r5
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d1e9      	bne.n	800eb18 <_rclc_execute+0x188>
 800eb44:	6860      	ldr	r0, [r4, #4]
 800eb46:	4629      	mov	r1, r5
 800eb48:	f008 f8f2 	bl	8016d30 <rclc_action_remove_used_goal_handle>
 800eb4c:	e7e8      	b.n	800eb20 <_rclc_execute+0x190>
 800eb4e:	200b      	movs	r0, #11
 800eb50:	4770      	bx	lr
 800eb52:	6860      	ldr	r0, [r4, #4]
 800eb54:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800eb58:	b18b      	cbz	r3, 800eb7e <_rclc_execute+0x1ee>
 800eb5a:	68c5      	ldr	r5, [r0, #12]
 800eb5c:	b32d      	cbz	r5, 800ebaa <_rclc_execute+0x21a>
 800eb5e:	2600      	movs	r6, #0
 800eb60:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800eb64:	b143      	cbz	r3, 800eb78 <_rclc_execute+0x1e8>
 800eb66:	69c3      	ldr	r3, [r0, #28]
 800eb68:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800eb6c:	b123      	cbz	r3, 800eb78 <_rclc_execute+0x1e8>
 800eb6e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800eb70:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800eb72:	4628      	mov	r0, r5
 800eb74:	4798      	blx	r3
 800eb76:	6860      	ldr	r0, [r4, #4]
 800eb78:	682d      	ldr	r5, [r5, #0]
 800eb7a:	2d00      	cmp	r5, #0
 800eb7c:	d1f0      	bne.n	800eb60 <_rclc_execute+0x1d0>
 800eb7e:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800eb82:	b193      	cbz	r3, 800ebaa <_rclc_execute+0x21a>
 800eb84:	68c5      	ldr	r5, [r0, #12]
 800eb86:	b185      	cbz	r5, 800ebaa <_rclc_execute+0x21a>
 800eb88:	2600      	movs	r6, #0
 800eb8a:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800eb8e:	b14b      	cbz	r3, 800eba4 <_rclc_execute+0x214>
 800eb90:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800eb92:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800eb96:	b12b      	cbz	r3, 800eba4 <_rclc_execute+0x214>
 800eb98:	4628      	mov	r0, r5
 800eb9a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800eb9c:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800eba0:	4798      	blx	r3
 800eba2:	6860      	ldr	r0, [r4, #4]
 800eba4:	682d      	ldr	r5, [r5, #0]
 800eba6:	2d00      	cmp	r5, #0
 800eba8:	d1ef      	bne.n	800eb8a <_rclc_execute+0x1fa>
 800ebaa:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	f43f aef8 	beq.w	800e9a4 <_rclc_execute+0x14>
 800ebb4:	2700      	movs	r7, #0
 800ebb6:	e00b      	b.n	800ebd0 <_rclc_execute+0x240>
 800ebb8:	6863      	ldr	r3, [r4, #4]
 800ebba:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ebbc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800ebbe:	6a1e      	ldr	r6, [r3, #32]
 800ebc0:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800ebc4:	47b0      	blx	r6
 800ebc6:	6860      	ldr	r0, [r4, #4]
 800ebc8:	4629      	mov	r1, r5
 800ebca:	f008 f8b1 	bl	8016d30 <rclc_action_remove_used_goal_handle>
 800ebce:	6860      	ldr	r0, [r4, #4]
 800ebd0:	f008 f936 	bl	8016e40 <rclc_action_find_first_handle_with_result_response>
 800ebd4:	4605      	mov	r5, r0
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	d1ee      	bne.n	800ebb8 <_rclc_execute+0x228>
 800ebda:	e6e3      	b.n	800e9a4 <_rclc_execute+0x14>
 800ebdc:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800ebe0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ebe2:	2800      	cmp	r0, #0
 800ebe4:	f43f af61 	beq.w	800eaaa <_rclc_execute+0x11a>
 800ebe8:	e75e      	b.n	800eaa8 <_rclc_execute+0x118>
 800ebea:	6840      	ldr	r0, [r0, #4]
 800ebec:	e78e      	b.n	800eb0c <_rclc_execute+0x17c>
 800ebee:	6840      	ldr	r0, [r0, #4]
 800ebf0:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	f43f af1a 	beq.w	800ea2e <_rclc_execute+0x9e>
 800ebfa:	e70f      	b.n	800ea1c <_rclc_execute+0x8c>
 800ebfc:	f104 0510 	add.w	r5, r4, #16
 800ec00:	460a      	mov	r2, r1
 800ec02:	4629      	mov	r1, r5
 800ec04:	47b0      	blx	r6
 800ec06:	e744      	b.n	800ea92 <_rclc_execute+0x102>
 800ec08:	6860      	ldr	r0, [r4, #4]
 800ec0a:	f880 5020 	strb.w	r5, [r0, #32]
 800ec0e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	f43f aec6 	beq.w	800e9a4 <_rclc_execute+0x14>
 800ec18:	68c5      	ldr	r5, [r0, #12]
 800ec1a:	b325      	cbz	r5, 800ec66 <_rclc_execute+0x2d6>
 800ec1c:	2602      	movs	r6, #2
 800ec1e:	e001      	b.n	800ec24 <_rclc_execute+0x294>
 800ec20:	682d      	ldr	r5, [r5, #0]
 800ec22:	b305      	cbz	r5, 800ec66 <_rclc_execute+0x2d6>
 800ec24:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800ec28:	2b03      	cmp	r3, #3
 800ec2a:	d1f9      	bne.n	800ec20 <_rclc_execute+0x290>
 800ec2c:	69c3      	ldr	r3, [r0, #28]
 800ec2e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ec30:	4628      	mov	r0, r5
 800ec32:	4798      	blx	r3
 800ec34:	4603      	mov	r3, r0
 800ec36:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800ec3a:	4628      	mov	r0, r5
 800ec3c:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800ec40:	b11b      	cbz	r3, 800ec4a <_rclc_execute+0x2ba>
 800ec42:	f008 f929 	bl	8016e98 <rclc_action_server_goal_cancel_accept>
 800ec46:	6860      	ldr	r0, [r4, #4]
 800ec48:	e7ea      	b.n	800ec20 <_rclc_execute+0x290>
 800ec4a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800ec4c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ec50:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800ec54:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec58:	6860      	ldr	r0, [r4, #4]
 800ec5a:	2101      	movs	r1, #1
 800ec5c:	f008 f948 	bl	8016ef0 <rclc_action_server_goal_cancel_reject>
 800ec60:	722e      	strb	r6, [r5, #8]
 800ec62:	6860      	ldr	r0, [r4, #4]
 800ec64:	e7dc      	b.n	800ec20 <_rclc_execute+0x290>
 800ec66:	2300      	movs	r3, #0
 800ec68:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800ec6c:	e69a      	b.n	800e9a4 <_rclc_execute+0x14>
 800ec6e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ec70:	47b0      	blx	r6
 800ec72:	f104 0510 	add.w	r5, r4, #16
 800ec76:	e70c      	b.n	800ea92 <_rclc_execute+0x102>
 800ec78:	2001      	movs	r0, #1
 800ec7a:	e694      	b.n	800e9a6 <_rclc_execute+0x16>

0800ec7c <rclc_executor_get_zero_initialized_executor>:
 800ec7c:	b510      	push	{r4, lr}
 800ec7e:	4903      	ldr	r1, [pc, #12]	@ (800ec8c <rclc_executor_get_zero_initialized_executor+0x10>)
 800ec80:	4604      	mov	r4, r0
 800ec82:	2290      	movs	r2, #144	@ 0x90
 800ec84:	f00e f89d 	bl	801cdc2 <memcpy>
 800ec88:	4620      	mov	r0, r4
 800ec8a:	bd10      	pop	{r4, pc}
 800ec8c:	0801ff50 	.word	0x0801ff50

0800ec90 <rclc_executor_init>:
 800ec90:	2800      	cmp	r0, #0
 800ec92:	d05a      	beq.n	800ed4a <rclc_executor_init+0xba>
 800ec94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec98:	460d      	mov	r5, r1
 800ec9a:	b0b2      	sub	sp, #200	@ 0xc8
 800ec9c:	2900      	cmp	r1, #0
 800ec9e:	d050      	beq.n	800ed42 <rclc_executor_init+0xb2>
 800eca0:	4604      	mov	r4, r0
 800eca2:	4618      	mov	r0, r3
 800eca4:	4616      	mov	r6, r2
 800eca6:	461f      	mov	r7, r3
 800eca8:	f000 fbce 	bl	800f448 <rcutils_allocator_is_valid>
 800ecac:	2800      	cmp	r0, #0
 800ecae:	d048      	beq.n	800ed42 <rclc_executor_init+0xb2>
 800ecb0:	2e00      	cmp	r6, #0
 800ecb2:	d046      	beq.n	800ed42 <rclc_executor_init+0xb2>
 800ecb4:	492a      	ldr	r1, [pc, #168]	@ (800ed60 <rclc_executor_init+0xd0>)
 800ecb6:	2290      	movs	r2, #144	@ 0x90
 800ecb8:	a80e      	add	r0, sp, #56	@ 0x38
 800ecba:	f00e f882 	bl	801cdc2 <memcpy>
 800ecbe:	a90e      	add	r1, sp, #56	@ 0x38
 800ecc0:	2290      	movs	r2, #144	@ 0x90
 800ecc2:	4620      	mov	r0, r4
 800ecc4:	f00e f87d 	bl	801cdc2 <memcpy>
 800ecc8:	6065      	str	r5, [r4, #4]
 800ecca:	4668      	mov	r0, sp
 800eccc:	60e6      	str	r6, [r4, #12]
 800ecce:	466d      	mov	r5, sp
 800ecd0:	f006 fd6c 	bl	80157ac <rcl_get_zero_initialized_wait_set>
 800ecd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ecd6:	f104 0c18 	add.w	ip, r4, #24
 800ecda:	f8d7 8000 	ldr.w	r8, [r7]
 800ecde:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ece2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ece4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ece8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ecea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ecee:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800ed58 <rclc_executor_init+0xc8>
 800ecf2:	682b      	ldr	r3, [r5, #0]
 800ecf4:	f8cc 3000 	str.w	r3, [ip]
 800ecf8:	6939      	ldr	r1, [r7, #16]
 800ecfa:	6167      	str	r7, [r4, #20]
 800ecfc:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 800ed00:	01b0      	lsls	r0, r6, #6
 800ed02:	47c0      	blx	r8
 800ed04:	60a0      	str	r0, [r4, #8]
 800ed06:	b310      	cbz	r0, 800ed4e <rclc_executor_init+0xbe>
 800ed08:	2500      	movs	r5, #0
 800ed0a:	e000      	b.n	800ed0e <rclc_executor_init+0x7e>
 800ed0c:	68a0      	ldr	r0, [r4, #8]
 800ed0e:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 800ed12:	4631      	mov	r1, r6
 800ed14:	3501      	adds	r5, #1
 800ed16:	f000 fa25 	bl	800f164 <rclc_executor_handle_init>
 800ed1a:	42ae      	cmp	r6, r5
 800ed1c:	d1f6      	bne.n	800ed0c <rclc_executor_init+0x7c>
 800ed1e:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800ed22:	f000 fa15 	bl	800f150 <rclc_executor_handle_counters_zero_init>
 800ed26:	490f      	ldr	r1, [pc, #60]	@ (800ed64 <rclc_executor_init+0xd4>)
 800ed28:	68a2      	ldr	r2, [r4, #8]
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 800ed30:	b12a      	cbz	r2, 800ed3e <rclc_executor_init+0xae>
 800ed32:	6962      	ldr	r2, [r4, #20]
 800ed34:	b11a      	cbz	r2, 800ed3e <rclc_executor_init+0xae>
 800ed36:	68e2      	ldr	r2, [r4, #12]
 800ed38:	b10a      	cbz	r2, 800ed3e <rclc_executor_init+0xae>
 800ed3a:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 800ed3e:	2000      	movs	r0, #0
 800ed40:	e000      	b.n	800ed44 <rclc_executor_init+0xb4>
 800ed42:	200b      	movs	r0, #11
 800ed44:	b032      	add	sp, #200	@ 0xc8
 800ed46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed4a:	200b      	movs	r0, #11
 800ed4c:	4770      	bx	lr
 800ed4e:	200a      	movs	r0, #10
 800ed50:	e7f8      	b.n	800ed44 <rclc_executor_init+0xb4>
 800ed52:	bf00      	nop
 800ed54:	f3af 8000 	nop.w
 800ed58:	3b9aca00 	.word	0x3b9aca00
 800ed5c:	00000000 	.word	0x00000000
 800ed60:	0801ff50 	.word	0x0801ff50
 800ed64:	0800e925 	.word	0x0800e925

0800ed68 <rclc_executor_add_subscription>:
 800ed68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed6a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800ed6e:	b338      	cbz	r0, 800edc0 <rclc_executor_add_subscription+0x58>
 800ed70:	b331      	cbz	r1, 800edc0 <rclc_executor_add_subscription+0x58>
 800ed72:	b32a      	cbz	r2, 800edc0 <rclc_executor_add_subscription+0x58>
 800ed74:	b323      	cbz	r3, 800edc0 <rclc_executor_add_subscription+0x58>
 800ed76:	4604      	mov	r4, r0
 800ed78:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 800ed7c:	42a8      	cmp	r0, r5
 800ed7e:	d301      	bcc.n	800ed84 <rclc_executor_add_subscription+0x1c>
 800ed80:	2001      	movs	r0, #1
 800ed82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed84:	68a6      	ldr	r6, [r4, #8]
 800ed86:	0187      	lsls	r7, r0, #6
 800ed88:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800ed8c:	2500      	movs	r5, #0
 800ed8e:	55f5      	strb	r5, [r6, r7]
 800ed90:	3001      	adds	r0, #1
 800ed92:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800ed96:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800ed9a:	2301      	movs	r3, #1
 800ed9c:	f104 0518 	add.w	r5, r4, #24
 800eda0:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800eda4:	f88c e001 	strb.w	lr, [ip, #1]
 800eda8:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800edac:	6120      	str	r0, [r4, #16]
 800edae:	4628      	mov	r0, r5
 800edb0:	f006 fd10 	bl	80157d4 <rcl_wait_set_is_valid>
 800edb4:	b930      	cbnz	r0, 800edc4 <rclc_executor_add_subscription+0x5c>
 800edb6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800edb8:	3301      	adds	r3, #1
 800edba:	2000      	movs	r0, #0
 800edbc:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800edbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800edc0:	200b      	movs	r0, #11
 800edc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800edc4:	4628      	mov	r0, r5
 800edc6:	f006 fd0b 	bl	80157e0 <rcl_wait_set_fini>
 800edca:	2800      	cmp	r0, #0
 800edcc:	d0f3      	beq.n	800edb6 <rclc_executor_add_subscription+0x4e>
 800edce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800edd0 <rclc_executor_add_timer>:
 800edd0:	b300      	cbz	r0, 800ee14 <rclc_executor_add_timer+0x44>
 800edd2:	b1f9      	cbz	r1, 800ee14 <rclc_executor_add_timer+0x44>
 800edd4:	b538      	push	{r3, r4, r5, lr}
 800edd6:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 800edda:	4293      	cmp	r3, r2
 800eddc:	4604      	mov	r4, r0
 800edde:	d301      	bcc.n	800ede4 <rclc_executor_add_timer+0x14>
 800ede0:	2001      	movs	r0, #1
 800ede2:	bd38      	pop	{r3, r4, r5, pc}
 800ede4:	6880      	ldr	r0, [r0, #8]
 800ede6:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800edea:	019d      	lsls	r5, r3, #6
 800edec:	6051      	str	r1, [r2, #4]
 800edee:	2102      	movs	r1, #2
 800edf0:	5341      	strh	r1, [r0, r5]
 800edf2:	3301      	adds	r3, #1
 800edf4:	2000      	movs	r0, #0
 800edf6:	2101      	movs	r1, #1
 800edf8:	f104 0518 	add.w	r5, r4, #24
 800edfc:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800edfe:	8711      	strh	r1, [r2, #56]	@ 0x38
 800ee00:	4628      	mov	r0, r5
 800ee02:	6123      	str	r3, [r4, #16]
 800ee04:	f006 fce6 	bl	80157d4 <rcl_wait_set_is_valid>
 800ee08:	b930      	cbnz	r0, 800ee18 <rclc_executor_add_timer+0x48>
 800ee0a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800ee0c:	3301      	adds	r3, #1
 800ee0e:	2000      	movs	r0, #0
 800ee10:	6523      	str	r3, [r4, #80]	@ 0x50
 800ee12:	bd38      	pop	{r3, r4, r5, pc}
 800ee14:	200b      	movs	r0, #11
 800ee16:	4770      	bx	lr
 800ee18:	4628      	mov	r0, r5
 800ee1a:	f006 fce1 	bl	80157e0 <rcl_wait_set_fini>
 800ee1e:	2800      	cmp	r0, #0
 800ee20:	d0f3      	beq.n	800ee0a <rclc_executor_add_timer+0x3a>
 800ee22:	bd38      	pop	{r3, r4, r5, pc}

0800ee24 <rclc_executor_prepare>:
 800ee24:	2800      	cmp	r0, #0
 800ee26:	d044      	beq.n	800eeb2 <rclc_executor_prepare+0x8e>
 800ee28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee2a:	f100 0518 	add.w	r5, r0, #24
 800ee2e:	b09b      	sub	sp, #108	@ 0x6c
 800ee30:	4604      	mov	r4, r0
 800ee32:	4628      	mov	r0, r5
 800ee34:	f006 fcce 	bl	80157d4 <rcl_wait_set_is_valid>
 800ee38:	b110      	cbz	r0, 800ee40 <rclc_executor_prepare+0x1c>
 800ee3a:	2000      	movs	r0, #0
 800ee3c:	b01b      	add	sp, #108	@ 0x6c
 800ee3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee40:	4628      	mov	r0, r5
 800ee42:	f006 fccd 	bl	80157e0 <rcl_wait_set_fini>
 800ee46:	2800      	cmp	r0, #0
 800ee48:	d130      	bne.n	800eeac <rclc_executor_prepare+0x88>
 800ee4a:	a80c      	add	r0, sp, #48	@ 0x30
 800ee4c:	f006 fcae 	bl	80157ac <rcl_get_zero_initialized_wait_set>
 800ee50:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800ee54:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ee58:	46ae      	mov	lr, r5
 800ee5a:	6967      	ldr	r7, [r4, #20]
 800ee5c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ee60:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ee64:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ee68:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ee6c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ee70:	f8dc 3000 	ldr.w	r3, [ip]
 800ee74:	f8ce 3000 	str.w	r3, [lr]
 800ee78:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ee7a:	ae04      	add	r6, sp, #16
 800ee7c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ee7e:	683b      	ldr	r3, [r7, #0]
 800ee80:	6862      	ldr	r2, [r4, #4]
 800ee82:	6033      	str	r3, [r6, #0]
 800ee84:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800ee86:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800ee88:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800ee8c:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 800ee90:	e9cd 2100 	strd	r2, r1, [sp]
 800ee94:	4628      	mov	r0, r5
 800ee96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ee98:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800ee9a:	f006 ffd1 	bl	8015e40 <rcl_wait_set_init>
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	d0cc      	beq.n	800ee3c <rclc_executor_prepare+0x18>
 800eea2:	900b      	str	r0, [sp, #44]	@ 0x2c
 800eea4:	f000 fafc 	bl	800f4a0 <rcutils_reset_error>
 800eea8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800eeaa:	e7c7      	b.n	800ee3c <rclc_executor_prepare+0x18>
 800eeac:	f000 faf8 	bl	800f4a0 <rcutils_reset_error>
 800eeb0:	e7cb      	b.n	800ee4a <rclc_executor_prepare+0x26>
 800eeb2:	200b      	movs	r0, #11
 800eeb4:	4770      	bx	lr
 800eeb6:	bf00      	nop

0800eeb8 <rclc_executor_spin_some>:
 800eeb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eebc:	b083      	sub	sp, #12
 800eebe:	2800      	cmp	r0, #0
 800eec0:	f000 8091 	beq.w	800efe6 <rclc_executor_spin_some+0x12e>
 800eec4:	4604      	mov	r4, r0
 800eec6:	6840      	ldr	r0, [r0, #4]
 800eec8:	4690      	mov	r8, r2
 800eeca:	4699      	mov	r9, r3
 800eecc:	f005 f978 	bl	80141c0 <rcl_context_is_valid>
 800eed0:	2800      	cmp	r0, #0
 800eed2:	d037      	beq.n	800ef44 <rclc_executor_spin_some+0x8c>
 800eed4:	4620      	mov	r0, r4
 800eed6:	f104 0718 	add.w	r7, r4, #24
 800eeda:	f7ff ffa3 	bl	800ee24 <rclc_executor_prepare>
 800eede:	4638      	mov	r0, r7
 800eee0:	f006 fd62 	bl	80159a8 <rcl_wait_set_clear>
 800eee4:	4606      	mov	r6, r0
 800eee6:	2800      	cmp	r0, #0
 800eee8:	d177      	bne.n	800efda <rclc_executor_spin_some+0x122>
 800eeea:	68e3      	ldr	r3, [r4, #12]
 800eeec:	4605      	mov	r5, r0
 800eeee:	b1eb      	cbz	r3, 800ef2c <rclc_executor_spin_some+0x74>
 800eef0:	68a1      	ldr	r1, [r4, #8]
 800eef2:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 800eef6:	01aa      	lsls	r2, r5, #6
 800eef8:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800eefc:	b1b3      	cbz	r3, 800ef2c <rclc_executor_spin_some+0x74>
 800eefe:	5c8b      	ldrb	r3, [r1, r2]
 800ef00:	2b0a      	cmp	r3, #10
 800ef02:	d81f      	bhi.n	800ef44 <rclc_executor_spin_some+0x8c>
 800ef04:	e8df f003 	tbb	[pc, r3]
 800ef08:	253e3434 	.word	0x253e3434
 800ef0c:	06060625 	.word	0x06060625
 800ef10:	525d      	.short	0x525d
 800ef12:	48          	.byte	0x48
 800ef13:	00          	.byte	0x00
 800ef14:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef18:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ef1c:	4638      	mov	r0, r7
 800ef1e:	f007 f899 	bl	8016054 <rcl_wait_set_add_service>
 800ef22:	b9f8      	cbnz	r0, 800ef64 <rclc_executor_spin_some+0xac>
 800ef24:	68e3      	ldr	r3, [r4, #12]
 800ef26:	3501      	adds	r5, #1
 800ef28:	42ab      	cmp	r3, r5
 800ef2a:	d8e1      	bhi.n	800eef0 <rclc_executor_spin_some+0x38>
 800ef2c:	4642      	mov	r2, r8
 800ef2e:	464b      	mov	r3, r9
 800ef30:	4638      	mov	r0, r7
 800ef32:	f007 f8bd 	bl	80160b0 <rcl_wait>
 800ef36:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 800ef3a:	2d00      	cmp	r5, #0
 800ef3c:	f000 80ab 	beq.w	800f096 <rclc_executor_spin_some+0x1de>
 800ef40:	2d01      	cmp	r5, #1
 800ef42:	d055      	beq.n	800eff0 <rclc_executor_spin_some+0x138>
 800ef44:	f000 faac 	bl	800f4a0 <rcutils_reset_error>
 800ef48:	2601      	movs	r6, #1
 800ef4a:	4630      	mov	r0, r6
 800ef4c:	b003      	add	sp, #12
 800ef4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef52:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef56:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ef5a:	4638      	mov	r0, r7
 800ef5c:	f007 f84e 	bl	8015ffc <rcl_wait_set_add_client>
 800ef60:	2800      	cmp	r0, #0
 800ef62:	d0df      	beq.n	800ef24 <rclc_executor_spin_some+0x6c>
 800ef64:	9001      	str	r0, [sp, #4]
 800ef66:	f000 fa9b 	bl	800f4a0 <rcutils_reset_error>
 800ef6a:	9801      	ldr	r0, [sp, #4]
 800ef6c:	4606      	mov	r6, r0
 800ef6e:	e7ec      	b.n	800ef4a <rclc_executor_spin_some+0x92>
 800ef70:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef74:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ef78:	4638      	mov	r0, r7
 800ef7a:	f006 fce9 	bl	8015950 <rcl_wait_set_add_subscription>
 800ef7e:	2800      	cmp	r0, #0
 800ef80:	d0d0      	beq.n	800ef24 <rclc_executor_spin_some+0x6c>
 800ef82:	e7ef      	b.n	800ef64 <rclc_executor_spin_some+0xac>
 800ef84:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef88:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ef8c:	4638      	mov	r0, r7
 800ef8e:	f007 f805 	bl	8015f9c <rcl_wait_set_add_timer>
 800ef92:	2800      	cmp	r0, #0
 800ef94:	d0c6      	beq.n	800ef24 <rclc_executor_spin_some+0x6c>
 800ef96:	e7e5      	b.n	800ef64 <rclc_executor_spin_some+0xac>
 800ef98:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef9c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800efa0:	4638      	mov	r0, r7
 800efa2:	f006 ffcf 	bl	8015f44 <rcl_wait_set_add_guard_condition>
 800efa6:	2800      	cmp	r0, #0
 800efa8:	d0bc      	beq.n	800ef24 <rclc_executor_spin_some+0x6c>
 800efaa:	e7db      	b.n	800ef64 <rclc_executor_spin_some+0xac>
 800efac:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800efb0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800efb4:	3110      	adds	r1, #16
 800efb6:	4638      	mov	r0, r7
 800efb8:	f007 fd98 	bl	8016aec <rcl_action_wait_set_add_action_server>
 800efbc:	2800      	cmp	r0, #0
 800efbe:	d0b1      	beq.n	800ef24 <rclc_executor_spin_some+0x6c>
 800efc0:	e7d0      	b.n	800ef64 <rclc_executor_spin_some+0xac>
 800efc2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800efc6:	2300      	movs	r3, #0
 800efc8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800efcc:	3110      	adds	r1, #16
 800efce:	4638      	mov	r0, r7
 800efd0:	f007 fb7a 	bl	80166c8 <rcl_action_wait_set_add_action_client>
 800efd4:	2800      	cmp	r0, #0
 800efd6:	d0a5      	beq.n	800ef24 <rclc_executor_spin_some+0x6c>
 800efd8:	e7c4      	b.n	800ef64 <rclc_executor_spin_some+0xac>
 800efda:	f000 fa61 	bl	800f4a0 <rcutils_reset_error>
 800efde:	4630      	mov	r0, r6
 800efe0:	b003      	add	sp, #12
 800efe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efe6:	260b      	movs	r6, #11
 800efe8:	4630      	mov	r0, r6
 800efea:	b003      	add	sp, #12
 800efec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eff0:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800eff4:	4663      	mov	r3, ip
 800eff6:	4615      	mov	r5, r2
 800eff8:	b1ca      	cbz	r2, 800f02e <rclc_executor_spin_some+0x176>
 800effa:	2500      	movs	r5, #0
 800effc:	46a8      	mov	r8, r5
 800effe:	f240 1991 	movw	r9, #401	@ 0x191
 800f002:	e00c      	b.n	800f01e <rclc_executor_spin_some+0x166>
 800f004:	f7ff fad6 	bl	800e5b4 <_rclc_check_for_new_data>
 800f008:	f108 0801 	add.w	r8, r8, #1
 800f00c:	4605      	mov	r5, r0
 800f00e:	b108      	cbz	r0, 800f014 <rclc_executor_spin_some+0x15c>
 800f010:	4548      	cmp	r0, r9
 800f012:	d13e      	bne.n	800f092 <rclc_executor_spin_some+0x1da>
 800f014:	68e2      	ldr	r2, [r4, #12]
 800f016:	4590      	cmp	r8, r2
 800f018:	f080 808b 	bcs.w	800f132 <rclc_executor_spin_some+0x27a>
 800f01c:	68a3      	ldr	r3, [r4, #8]
 800f01e:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f022:	469c      	mov	ip, r3
 800f024:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f028:	4639      	mov	r1, r7
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d1ea      	bne.n	800f004 <rclc_executor_spin_some+0x14c>
 800f02e:	4611      	mov	r1, r2
 800f030:	4660      	mov	r0, ip
 800f032:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800f036:	4798      	blx	r3
 800f038:	b358      	cbz	r0, 800f092 <rclc_executor_spin_some+0x1da>
 800f03a:	68e3      	ldr	r3, [r4, #12]
 800f03c:	b34b      	cbz	r3, 800f092 <rclc_executor_spin_some+0x1da>
 800f03e:	f04f 0800 	mov.w	r8, #0
 800f042:	f240 1991 	movw	r9, #401	@ 0x191
 800f046:	e00a      	b.n	800f05e <rclc_executor_spin_some+0x1a6>
 800f048:	f7ff fb02 	bl	800e650 <_rclc_take_new_data>
 800f04c:	f108 0801 	add.w	r8, r8, #1
 800f050:	4605      	mov	r5, r0
 800f052:	b108      	cbz	r0, 800f058 <rclc_executor_spin_some+0x1a0>
 800f054:	4548      	cmp	r0, r9
 800f056:	d11c      	bne.n	800f092 <rclc_executor_spin_some+0x1da>
 800f058:	68e3      	ldr	r3, [r4, #12]
 800f05a:	4598      	cmp	r8, r3
 800f05c:	d26f      	bcs.n	800f13e <rclc_executor_spin_some+0x286>
 800f05e:	68a3      	ldr	r3, [r4, #8]
 800f060:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f064:	4639      	mov	r1, r7
 800f066:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800f06a:	2a00      	cmp	r2, #0
 800f06c:	d1ec      	bne.n	800f048 <rclc_executor_spin_some+0x190>
 800f06e:	2700      	movs	r7, #0
 800f070:	e009      	b.n	800f086 <rclc_executor_spin_some+0x1ce>
 800f072:	f7ff fc8d 	bl	800e990 <_rclc_execute>
 800f076:	3701      	adds	r7, #1
 800f078:	4605      	mov	r5, r0
 800f07a:	b950      	cbnz	r0, 800f092 <rclc_executor_spin_some+0x1da>
 800f07c:	68e3      	ldr	r3, [r4, #12]
 800f07e:	429f      	cmp	r7, r3
 800f080:	f4bf af63 	bcs.w	800ef4a <rclc_executor_spin_some+0x92>
 800f084:	68a3      	ldr	r3, [r4, #8]
 800f086:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 800f08a:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d1ef      	bne.n	800f072 <rclc_executor_spin_some+0x1ba>
 800f092:	462e      	mov	r6, r5
 800f094:	e759      	b.n	800ef4a <rclc_executor_spin_some+0x92>
 800f096:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800f09a:	4663      	mov	r3, ip
 800f09c:	2a00      	cmp	r2, #0
 800f09e:	d054      	beq.n	800f14a <rclc_executor_spin_some+0x292>
 800f0a0:	46a8      	mov	r8, r5
 800f0a2:	f240 1991 	movw	r9, #401	@ 0x191
 800f0a6:	e00b      	b.n	800f0c0 <rclc_executor_spin_some+0x208>
 800f0a8:	f7ff fa84 	bl	800e5b4 <_rclc_check_for_new_data>
 800f0ac:	f108 0801 	add.w	r8, r8, #1
 800f0b0:	4605      	mov	r5, r0
 800f0b2:	b108      	cbz	r0, 800f0b8 <rclc_executor_spin_some+0x200>
 800f0b4:	4548      	cmp	r0, r9
 800f0b6:	d1ec      	bne.n	800f092 <rclc_executor_spin_some+0x1da>
 800f0b8:	68e2      	ldr	r2, [r4, #12]
 800f0ba:	4590      	cmp	r8, r2
 800f0bc:	d23c      	bcs.n	800f138 <rclc_executor_spin_some+0x280>
 800f0be:	68a3      	ldr	r3, [r4, #8]
 800f0c0:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f0c4:	469c      	mov	ip, r3
 800f0c6:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f0ca:	4639      	mov	r1, r7
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d1eb      	bne.n	800f0a8 <rclc_executor_spin_some+0x1f0>
 800f0d0:	4611      	mov	r1, r2
 800f0d2:	4660      	mov	r0, ip
 800f0d4:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800f0d8:	4798      	blx	r3
 800f0da:	2800      	cmp	r0, #0
 800f0dc:	d0d9      	beq.n	800f092 <rclc_executor_spin_some+0x1da>
 800f0de:	68e3      	ldr	r3, [r4, #12]
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d0d6      	beq.n	800f092 <rclc_executor_spin_some+0x1da>
 800f0e4:	f04f 0a00 	mov.w	sl, #0
 800f0e8:	f240 1891 	movw	r8, #401	@ 0x191
 800f0ec:	f240 2959 	movw	r9, #601	@ 0x259
 800f0f0:	e013      	b.n	800f11a <rclc_executor_spin_some+0x262>
 800f0f2:	f7ff faad 	bl	800e650 <_rclc_take_new_data>
 800f0f6:	b118      	cbz	r0, 800f100 <rclc_executor_spin_some+0x248>
 800f0f8:	4540      	cmp	r0, r8
 800f0fa:	d001      	beq.n	800f100 <rclc_executor_spin_some+0x248>
 800f0fc:	4548      	cmp	r0, r9
 800f0fe:	d122      	bne.n	800f146 <rclc_executor_spin_some+0x28e>
 800f100:	68a0      	ldr	r0, [r4, #8]
 800f102:	4458      	add	r0, fp
 800f104:	f7ff fc44 	bl	800e990 <_rclc_execute>
 800f108:	f10a 0a01 	add.w	sl, sl, #1
 800f10c:	4605      	mov	r5, r0
 800f10e:	2800      	cmp	r0, #0
 800f110:	d1bf      	bne.n	800f092 <rclc_executor_spin_some+0x1da>
 800f112:	68e3      	ldr	r3, [r4, #12]
 800f114:	459a      	cmp	sl, r3
 800f116:	f4bf af18 	bcs.w	800ef4a <rclc_executor_spin_some+0x92>
 800f11a:	68a0      	ldr	r0, [r4, #8]
 800f11c:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800f120:	4639      	mov	r1, r7
 800f122:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f126:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d1e1      	bne.n	800f0f2 <rclc_executor_spin_some+0x23a>
 800f12e:	462e      	mov	r6, r5
 800f130:	e70b      	b.n	800ef4a <rclc_executor_spin_some+0x92>
 800f132:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800f136:	e77a      	b.n	800f02e <rclc_executor_spin_some+0x176>
 800f138:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800f13c:	e7c8      	b.n	800f0d0 <rclc_executor_spin_some+0x218>
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d0a7      	beq.n	800f092 <rclc_executor_spin_some+0x1da>
 800f142:	68a3      	ldr	r3, [r4, #8]
 800f144:	e793      	b.n	800f06e <rclc_executor_spin_some+0x1b6>
 800f146:	4606      	mov	r6, r0
 800f148:	e6ff      	b.n	800ef4a <rclc_executor_spin_some+0x92>
 800f14a:	4615      	mov	r5, r2
 800f14c:	e7c0      	b.n	800f0d0 <rclc_executor_spin_some+0x218>
 800f14e:	bf00      	nop

0800f150 <rclc_executor_handle_counters_zero_init>:
 800f150:	b130      	cbz	r0, 800f160 <rclc_executor_handle_counters_zero_init+0x10>
 800f152:	b508      	push	{r3, lr}
 800f154:	2220      	movs	r2, #32
 800f156:	2100      	movs	r1, #0
 800f158:	f00d fcfa 	bl	801cb50 <memset>
 800f15c:	2000      	movs	r0, #0
 800f15e:	bd08      	pop	{r3, pc}
 800f160:	200b      	movs	r0, #11
 800f162:	4770      	bx	lr

0800f164 <rclc_executor_handle_init>:
 800f164:	b158      	cbz	r0, 800f17e <rclc_executor_handle_init+0x1a>
 800f166:	2300      	movs	r3, #0
 800f168:	220b      	movs	r2, #11
 800f16a:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800f16e:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 800f172:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800f176:	8002      	strh	r2, [r0, #0]
 800f178:	8703      	strh	r3, [r0, #56]	@ 0x38
 800f17a:	4618      	mov	r0, r3
 800f17c:	4770      	bx	lr
 800f17e:	200b      	movs	r0, #11
 800f180:	4770      	bx	lr
 800f182:	bf00      	nop

0800f184 <rclc_support_init>:
 800f184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f188:	b086      	sub	sp, #24
 800f18a:	b3b8      	cbz	r0, 800f1fc <rclc_support_init+0x78>
 800f18c:	461c      	mov	r4, r3
 800f18e:	b3ab      	cbz	r3, 800f1fc <rclc_support_init+0x78>
 800f190:	460f      	mov	r7, r1
 800f192:	4690      	mov	r8, r2
 800f194:	4606      	mov	r6, r0
 800f196:	f005 f97d 	bl	8014494 <rcl_get_zero_initialized_init_options>
 800f19a:	f104 030c 	add.w	r3, r4, #12
 800f19e:	9005      	str	r0, [sp, #20]
 800f1a0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f1a4:	e88d 0003 	stmia.w	sp, {r0, r1}
 800f1a8:	a805      	add	r0, sp, #20
 800f1aa:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800f1ae:	f005 f973 	bl	8014498 <rcl_init_options_init>
 800f1b2:	4605      	mov	r5, r0
 800f1b4:	b9e0      	cbnz	r0, 800f1f0 <rclc_support_init+0x6c>
 800f1b6:	ad02      	add	r5, sp, #8
 800f1b8:	4628      	mov	r0, r5
 800f1ba:	f004 fffd 	bl	80141b8 <rcl_get_zero_initialized_context>
 800f1be:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f1c2:	4633      	mov	r3, r6
 800f1c4:	e886 0003 	stmia.w	r6, {r0, r1}
 800f1c8:	aa05      	add	r2, sp, #20
 800f1ca:	4641      	mov	r1, r8
 800f1cc:	4638      	mov	r0, r7
 800f1ce:	f005 f85d 	bl	801428c <rcl_init>
 800f1d2:	4605      	mov	r5, r0
 800f1d4:	b9b8      	cbnz	r0, 800f206 <rclc_support_init+0x82>
 800f1d6:	60b4      	str	r4, [r6, #8]
 800f1d8:	4622      	mov	r2, r4
 800f1da:	f106 010c 	add.w	r1, r6, #12
 800f1de:	2003      	movs	r0, #3
 800f1e0:	f005 ff3a 	bl	8015058 <rcl_clock_init>
 800f1e4:	4605      	mov	r5, r0
 800f1e6:	b970      	cbnz	r0, 800f206 <rclc_support_init+0x82>
 800f1e8:	a805      	add	r0, sp, #20
 800f1ea:	f005 f9b1 	bl	8014550 <rcl_init_options_fini>
 800f1ee:	b108      	cbz	r0, 800f1f4 <rclc_support_init+0x70>
 800f1f0:	f000 f956 	bl	800f4a0 <rcutils_reset_error>
 800f1f4:	4628      	mov	r0, r5
 800f1f6:	b006      	add	sp, #24
 800f1f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1fc:	250b      	movs	r5, #11
 800f1fe:	4628      	mov	r0, r5
 800f200:	b006      	add	sp, #24
 800f202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f206:	f000 f94b 	bl	800f4a0 <rcutils_reset_error>
 800f20a:	a805      	add	r0, sp, #20
 800f20c:	f005 f9a0 	bl	8014550 <rcl_init_options_fini>
 800f210:	2800      	cmp	r0, #0
 800f212:	d0ef      	beq.n	800f1f4 <rclc_support_init+0x70>
 800f214:	e7ec      	b.n	800f1f0 <rclc_support_init+0x6c>
 800f216:	bf00      	nop

0800f218 <rclc_node_init_default>:
 800f218:	b3b8      	cbz	r0, 800f28a <rclc_node_init_default+0x72>
 800f21a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f21e:	460d      	mov	r5, r1
 800f220:	b0a1      	sub	sp, #132	@ 0x84
 800f222:	b329      	cbz	r1, 800f270 <rclc_node_init_default+0x58>
 800f224:	4616      	mov	r6, r2
 800f226:	b31a      	cbz	r2, 800f270 <rclc_node_init_default+0x58>
 800f228:	461f      	mov	r7, r3
 800f22a:	b30b      	cbz	r3, 800f270 <rclc_node_init_default+0x58>
 800f22c:	f10d 0810 	add.w	r8, sp, #16
 800f230:	4604      	mov	r4, r0
 800f232:	4640      	mov	r0, r8
 800f234:	f005 fa12 	bl	801465c <rcl_get_zero_initialized_node>
 800f238:	e898 0003 	ldmia.w	r8, {r0, r1}
 800f23c:	f10d 0918 	add.w	r9, sp, #24
 800f240:	e884 0003 	stmia.w	r4, {r0, r1}
 800f244:	4648      	mov	r0, r9
 800f246:	f005 fbb1 	bl	80149ac <rcl_node_get_default_options>
 800f24a:	4640      	mov	r0, r8
 800f24c:	f005 fa06 	bl	801465c <rcl_get_zero_initialized_node>
 800f250:	f8cd 9000 	str.w	r9, [sp]
 800f254:	e898 0003 	ldmia.w	r8, {r0, r1}
 800f258:	463b      	mov	r3, r7
 800f25a:	e884 0003 	stmia.w	r4, {r0, r1}
 800f25e:	4632      	mov	r2, r6
 800f260:	4629      	mov	r1, r5
 800f262:	4620      	mov	r0, r4
 800f264:	f005 fa04 	bl	8014670 <rcl_node_init>
 800f268:	b930      	cbnz	r0, 800f278 <rclc_node_init_default+0x60>
 800f26a:	b021      	add	sp, #132	@ 0x84
 800f26c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f270:	200b      	movs	r0, #11
 800f272:	b021      	add	sp, #132	@ 0x84
 800f274:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f278:	9003      	str	r0, [sp, #12]
 800f27a:	f000 f911 	bl	800f4a0 <rcutils_reset_error>
 800f27e:	f000 f90f 	bl	800f4a0 <rcutils_reset_error>
 800f282:	9803      	ldr	r0, [sp, #12]
 800f284:	b021      	add	sp, #132	@ 0x84
 800f286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f28a:	200b      	movs	r0, #11
 800f28c:	4770      	bx	lr
 800f28e:	bf00      	nop

0800f290 <rclc_publisher_init_default>:
 800f290:	b368      	cbz	r0, 800f2ee <rclc_publisher_init_default+0x5e>
 800f292:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f296:	460d      	mov	r5, r1
 800f298:	b0a0      	sub	sp, #128	@ 0x80
 800f29a:	b321      	cbz	r1, 800f2e6 <rclc_publisher_init_default+0x56>
 800f29c:	4616      	mov	r6, r2
 800f29e:	b312      	cbz	r2, 800f2e6 <rclc_publisher_init_default+0x56>
 800f2a0:	461f      	mov	r7, r3
 800f2a2:	b303      	cbz	r3, 800f2e6 <rclc_publisher_init_default+0x56>
 800f2a4:	4604      	mov	r4, r0
 800f2a6:	f7ff f875 	bl	800e394 <rcl_get_zero_initialized_publisher>
 800f2aa:	f10d 0810 	add.w	r8, sp, #16
 800f2ae:	6020      	str	r0, [r4, #0]
 800f2b0:	4640      	mov	r0, r8
 800f2b2:	f7ff f90d 	bl	800e4d0 <rcl_publisher_get_default_options>
 800f2b6:	490f      	ldr	r1, [pc, #60]	@ (800f2f4 <rclc_publisher_init_default+0x64>)
 800f2b8:	2250      	movs	r2, #80	@ 0x50
 800f2ba:	4640      	mov	r0, r8
 800f2bc:	f00d fd81 	bl	801cdc2 <memcpy>
 800f2c0:	f8cd 8000 	str.w	r8, [sp]
 800f2c4:	463b      	mov	r3, r7
 800f2c6:	4632      	mov	r2, r6
 800f2c8:	4629      	mov	r1, r5
 800f2ca:	4620      	mov	r0, r4
 800f2cc:	f7ff f868 	bl	800e3a0 <rcl_publisher_init>
 800f2d0:	b910      	cbnz	r0, 800f2d8 <rclc_publisher_init_default+0x48>
 800f2d2:	b020      	add	sp, #128	@ 0x80
 800f2d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2d8:	9003      	str	r0, [sp, #12]
 800f2da:	f000 f8e1 	bl	800f4a0 <rcutils_reset_error>
 800f2de:	9803      	ldr	r0, [sp, #12]
 800f2e0:	b020      	add	sp, #128	@ 0x80
 800f2e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2e6:	200b      	movs	r0, #11
 800f2e8:	b020      	add	sp, #128	@ 0x80
 800f2ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2ee:	200b      	movs	r0, #11
 800f2f0:	4770      	bx	lr
 800f2f2:	bf00      	nop
 800f2f4:	0801ffe0 	.word	0x0801ffe0

0800f2f8 <rclc_subscription_init_default>:
 800f2f8:	b368      	cbz	r0, 800f356 <rclc_subscription_init_default+0x5e>
 800f2fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2fe:	460d      	mov	r5, r1
 800f300:	b0a2      	sub	sp, #136	@ 0x88
 800f302:	b321      	cbz	r1, 800f34e <rclc_subscription_init_default+0x56>
 800f304:	4616      	mov	r6, r2
 800f306:	b312      	cbz	r2, 800f34e <rclc_subscription_init_default+0x56>
 800f308:	461f      	mov	r7, r3
 800f30a:	b303      	cbz	r3, 800f34e <rclc_subscription_init_default+0x56>
 800f30c:	4604      	mov	r4, r0
 800f30e:	f005 fd57 	bl	8014dc0 <rcl_get_zero_initialized_subscription>
 800f312:	f10d 0810 	add.w	r8, sp, #16
 800f316:	6020      	str	r0, [r4, #0]
 800f318:	4640      	mov	r0, r8
 800f31a:	f005 fdff 	bl	8014f1c <rcl_subscription_get_default_options>
 800f31e:	490f      	ldr	r1, [pc, #60]	@ (800f35c <rclc_subscription_init_default+0x64>)
 800f320:	2250      	movs	r2, #80	@ 0x50
 800f322:	4640      	mov	r0, r8
 800f324:	f00d fd4d 	bl	801cdc2 <memcpy>
 800f328:	f8cd 8000 	str.w	r8, [sp]
 800f32c:	463b      	mov	r3, r7
 800f32e:	4632      	mov	r2, r6
 800f330:	4629      	mov	r1, r5
 800f332:	4620      	mov	r0, r4
 800f334:	f005 fd4a 	bl	8014dcc <rcl_subscription_init>
 800f338:	b910      	cbnz	r0, 800f340 <rclc_subscription_init_default+0x48>
 800f33a:	b022      	add	sp, #136	@ 0x88
 800f33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f340:	9003      	str	r0, [sp, #12]
 800f342:	f000 f8ad 	bl	800f4a0 <rcutils_reset_error>
 800f346:	9803      	ldr	r0, [sp, #12]
 800f348:	b022      	add	sp, #136	@ 0x88
 800f34a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f34e:	200b      	movs	r0, #11
 800f350:	b022      	add	sp, #136	@ 0x88
 800f352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f356:	200b      	movs	r0, #11
 800f358:	4770      	bx	lr
 800f35a:	bf00      	nop
 800f35c:	08020030 	.word	0x08020030

0800f360 <rclc_timer_init_default>:
 800f360:	b370      	cbz	r0, 800f3c0 <rclc_timer_init_default+0x60>
 800f362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f366:	460e      	mov	r6, r1
 800f368:	b08c      	sub	sp, #48	@ 0x30
 800f36a:	b329      	cbz	r1, 800f3b8 <rclc_timer_init_default+0x58>
 800f36c:	4690      	mov	r8, r2
 800f36e:	461f      	mov	r7, r3
 800f370:	4605      	mov	r5, r0
 800f372:	f006 f851 	bl	8015418 <rcl_get_zero_initialized_timer>
 800f376:	2301      	movs	r3, #1
 800f378:	6028      	str	r0, [r5, #0]
 800f37a:	9308      	str	r3, [sp, #32]
 800f37c:	68b4      	ldr	r4, [r6, #8]
 800f37e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f380:	f10d 0c0c 	add.w	ip, sp, #12
 800f384:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f388:	6823      	ldr	r3, [r4, #0]
 800f38a:	f8cc 3000 	str.w	r3, [ip]
 800f38e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f390:	9302      	str	r3, [sp, #8]
 800f392:	e9cd 8700 	strd	r8, r7, [sp]
 800f396:	4628      	mov	r0, r5
 800f398:	4632      	mov	r2, r6
 800f39a:	f106 010c 	add.w	r1, r6, #12
 800f39e:	f006 f843 	bl	8015428 <rcl_timer_init2>
 800f3a2:	b910      	cbnz	r0, 800f3aa <rclc_timer_init_default+0x4a>
 800f3a4:	b00c      	add	sp, #48	@ 0x30
 800f3a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3aa:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f3ac:	f000 f878 	bl	800f4a0 <rcutils_reset_error>
 800f3b0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f3b2:	b00c      	add	sp, #48	@ 0x30
 800f3b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3b8:	200b      	movs	r0, #11
 800f3ba:	b00c      	add	sp, #48	@ 0x30
 800f3bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3c0:	200b      	movs	r0, #11
 800f3c2:	4770      	bx	lr

0800f3c4 <__default_zero_allocate>:
 800f3c4:	f00c be76 	b.w	801c0b4 <calloc>

0800f3c8 <__default_reallocate>:
 800f3c8:	f00d b814 	b.w	801c3f4 <realloc>

0800f3cc <__default_deallocate>:
 800f3cc:	f00c bef0 	b.w	801c1b0 <free>

0800f3d0 <__default_allocate>:
 800f3d0:	f00c bee6 	b.w	801c1a0 <malloc>

0800f3d4 <rcutils_get_zero_initialized_allocator>:
 800f3d4:	b510      	push	{r4, lr}
 800f3d6:	4c05      	ldr	r4, [pc, #20]	@ (800f3ec <rcutils_get_zero_initialized_allocator+0x18>)
 800f3d8:	4686      	mov	lr, r0
 800f3da:	4684      	mov	ip, r0
 800f3dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f3de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f3e2:	6823      	ldr	r3, [r4, #0]
 800f3e4:	f8cc 3000 	str.w	r3, [ip]
 800f3e8:	4670      	mov	r0, lr
 800f3ea:	bd10      	pop	{r4, pc}
 800f3ec:	08020080 	.word	0x08020080

0800f3f0 <rcutils_get_default_allocator>:
 800f3f0:	b510      	push	{r4, lr}
 800f3f2:	4c05      	ldr	r4, [pc, #20]	@ (800f408 <rcutils_get_default_allocator+0x18>)
 800f3f4:	4686      	mov	lr, r0
 800f3f6:	4684      	mov	ip, r0
 800f3f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f3fa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f3fe:	6823      	ldr	r3, [r4, #0]
 800f400:	f8cc 3000 	str.w	r3, [ip]
 800f404:	4670      	mov	r0, lr
 800f406:	bd10      	pop	{r4, pc}
 800f408:	200003f0 	.word	0x200003f0

0800f40c <rcutils_set_default_allocator>:
 800f40c:	b1a8      	cbz	r0, 800f43a <rcutils_set_default_allocator+0x2e>
 800f40e:	6802      	ldr	r2, [r0, #0]
 800f410:	b1a2      	cbz	r2, 800f43c <rcutils_set_default_allocator+0x30>
 800f412:	6841      	ldr	r1, [r0, #4]
 800f414:	b1a1      	cbz	r1, 800f440 <rcutils_set_default_allocator+0x34>
 800f416:	b410      	push	{r4}
 800f418:	68c4      	ldr	r4, [r0, #12]
 800f41a:	b164      	cbz	r4, 800f436 <rcutils_set_default_allocator+0x2a>
 800f41c:	6880      	ldr	r0, [r0, #8]
 800f41e:	b138      	cbz	r0, 800f430 <rcutils_set_default_allocator+0x24>
 800f420:	4b08      	ldr	r3, [pc, #32]	@ (800f444 <rcutils_set_default_allocator+0x38>)
 800f422:	601a      	str	r2, [r3, #0]
 800f424:	2200      	movs	r2, #0
 800f426:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800f42a:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800f42e:	2001      	movs	r0, #1
 800f430:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f434:	4770      	bx	lr
 800f436:	4620      	mov	r0, r4
 800f438:	e7fa      	b.n	800f430 <rcutils_set_default_allocator+0x24>
 800f43a:	4770      	bx	lr
 800f43c:	4610      	mov	r0, r2
 800f43e:	4770      	bx	lr
 800f440:	4608      	mov	r0, r1
 800f442:	4770      	bx	lr
 800f444:	200003f0 	.word	0x200003f0

0800f448 <rcutils_allocator_is_valid>:
 800f448:	b158      	cbz	r0, 800f462 <rcutils_allocator_is_valid+0x1a>
 800f44a:	6803      	ldr	r3, [r0, #0]
 800f44c:	b143      	cbz	r3, 800f460 <rcutils_allocator_is_valid+0x18>
 800f44e:	6843      	ldr	r3, [r0, #4]
 800f450:	b133      	cbz	r3, 800f460 <rcutils_allocator_is_valid+0x18>
 800f452:	68c3      	ldr	r3, [r0, #12]
 800f454:	b123      	cbz	r3, 800f460 <rcutils_allocator_is_valid+0x18>
 800f456:	6880      	ldr	r0, [r0, #8]
 800f458:	3800      	subs	r0, #0
 800f45a:	bf18      	it	ne
 800f45c:	2001      	movne	r0, #1
 800f45e:	4770      	bx	lr
 800f460:	4618      	mov	r0, r3
 800f462:	4770      	bx	lr

0800f464 <rcutils_error_is_set>:
 800f464:	4b01      	ldr	r3, [pc, #4]	@ (800f46c <rcutils_error_is_set+0x8>)
 800f466:	7818      	ldrb	r0, [r3, #0]
 800f468:	4770      	bx	lr
 800f46a:	bf00      	nop
 800f46c:	2000c670 	.word	0x2000c670

0800f470 <rcutils_get_error_string>:
 800f470:	4b06      	ldr	r3, [pc, #24]	@ (800f48c <rcutils_get_error_string+0x1c>)
 800f472:	781b      	ldrb	r3, [r3, #0]
 800f474:	b13b      	cbz	r3, 800f486 <rcutils_get_error_string+0x16>
 800f476:	4b06      	ldr	r3, [pc, #24]	@ (800f490 <rcutils_get_error_string+0x20>)
 800f478:	781a      	ldrb	r2, [r3, #0]
 800f47a:	b90a      	cbnz	r2, 800f480 <rcutils_get_error_string+0x10>
 800f47c:	2201      	movs	r2, #1
 800f47e:	701a      	strb	r2, [r3, #0]
 800f480:	4b04      	ldr	r3, [pc, #16]	@ (800f494 <rcutils_get_error_string+0x24>)
 800f482:	7818      	ldrb	r0, [r3, #0]
 800f484:	4770      	bx	lr
 800f486:	4b04      	ldr	r3, [pc, #16]	@ (800f498 <rcutils_get_error_string+0x28>)
 800f488:	7818      	ldrb	r0, [r3, #0]
 800f48a:	4770      	bx	lr
 800f48c:	2000c670 	.word	0x2000c670
 800f490:	2000c675 	.word	0x2000c675
 800f494:	2000c674 	.word	0x2000c674
 800f498:	0801f720 	.word	0x0801f720
 800f49c:	00000000 	.word	0x00000000

0800f4a0 <rcutils_reset_error>:
 800f4a0:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800f4c0 <rcutils_reset_error+0x20>
 800f4a4:	4a08      	ldr	r2, [pc, #32]	@ (800f4c8 <rcutils_reset_error+0x28>)
 800f4a6:	4809      	ldr	r0, [pc, #36]	@ (800f4cc <rcutils_reset_error+0x2c>)
 800f4a8:	4909      	ldr	r1, [pc, #36]	@ (800f4d0 <rcutils_reset_error+0x30>)
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	8013      	strh	r3, [r2, #0]
 800f4ae:	ed82 7b02 	vstr	d7, [r2, #8]
 800f4b2:	4a08      	ldr	r2, [pc, #32]	@ (800f4d4 <rcutils_reset_error+0x34>)
 800f4b4:	7003      	strb	r3, [r0, #0]
 800f4b6:	700b      	strb	r3, [r1, #0]
 800f4b8:	7013      	strb	r3, [r2, #0]
 800f4ba:	4770      	bx	lr
 800f4bc:	f3af 8000 	nop.w
	...
 800f4c8:	2000c678 	.word	0x2000c678
 800f4cc:	2000c675 	.word	0x2000c675
 800f4d0:	2000c674 	.word	0x2000c674
 800f4d4:	2000c670 	.word	0x2000c670

0800f4d8 <rcutils_system_time_now>:
 800f4d8:	b318      	cbz	r0, 800f522 <rcutils_system_time_now+0x4a>
 800f4da:	b570      	push	{r4, r5, r6, lr}
 800f4dc:	b084      	sub	sp, #16
 800f4de:	4604      	mov	r4, r0
 800f4e0:	4669      	mov	r1, sp
 800f4e2:	2001      	movs	r0, #1
 800f4e4:	f7f2 fdb4 	bl	8002050 <clock_gettime>
 800f4e8:	2800      	cmp	r0, #0
 800f4ea:	db17      	blt.n	800f51c <rcutils_system_time_now+0x44>
 800f4ec:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f4f0:	2900      	cmp	r1, #0
 800f4f2:	db13      	blt.n	800f51c <rcutils_system_time_now+0x44>
 800f4f4:	9d02      	ldr	r5, [sp, #8]
 800f4f6:	2d00      	cmp	r5, #0
 800f4f8:	db0d      	blt.n	800f516 <rcutils_system_time_now+0x3e>
 800f4fa:	4e0b      	ldr	r6, [pc, #44]	@ (800f528 <rcutils_system_time_now+0x50>)
 800f4fc:	fba3 3206 	umull	r3, r2, r3, r6
 800f500:	195b      	adds	r3, r3, r5
 800f502:	fb06 2201 	mla	r2, r6, r1, r2
 800f506:	f04f 0000 	mov.w	r0, #0
 800f50a:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800f50e:	e9c4 3200 	strd	r3, r2, [r4]
 800f512:	b004      	add	sp, #16
 800f514:	bd70      	pop	{r4, r5, r6, pc}
 800f516:	ea53 0201 	orrs.w	r2, r3, r1
 800f51a:	d1ee      	bne.n	800f4fa <rcutils_system_time_now+0x22>
 800f51c:	2002      	movs	r0, #2
 800f51e:	b004      	add	sp, #16
 800f520:	bd70      	pop	{r4, r5, r6, pc}
 800f522:	200b      	movs	r0, #11
 800f524:	4770      	bx	lr
 800f526:	bf00      	nop
 800f528:	3b9aca00 	.word	0x3b9aca00

0800f52c <rcutils_steady_time_now>:
 800f52c:	b318      	cbz	r0, 800f576 <rcutils_steady_time_now+0x4a>
 800f52e:	b570      	push	{r4, r5, r6, lr}
 800f530:	b084      	sub	sp, #16
 800f532:	4604      	mov	r4, r0
 800f534:	4669      	mov	r1, sp
 800f536:	2000      	movs	r0, #0
 800f538:	f7f2 fd8a 	bl	8002050 <clock_gettime>
 800f53c:	2800      	cmp	r0, #0
 800f53e:	db17      	blt.n	800f570 <rcutils_steady_time_now+0x44>
 800f540:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f544:	2900      	cmp	r1, #0
 800f546:	db13      	blt.n	800f570 <rcutils_steady_time_now+0x44>
 800f548:	9d02      	ldr	r5, [sp, #8]
 800f54a:	2d00      	cmp	r5, #0
 800f54c:	db0d      	blt.n	800f56a <rcutils_steady_time_now+0x3e>
 800f54e:	4e0b      	ldr	r6, [pc, #44]	@ (800f57c <rcutils_steady_time_now+0x50>)
 800f550:	fba3 3206 	umull	r3, r2, r3, r6
 800f554:	195b      	adds	r3, r3, r5
 800f556:	fb06 2201 	mla	r2, r6, r1, r2
 800f55a:	f04f 0000 	mov.w	r0, #0
 800f55e:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800f562:	e9c4 3200 	strd	r3, r2, [r4]
 800f566:	b004      	add	sp, #16
 800f568:	bd70      	pop	{r4, r5, r6, pc}
 800f56a:	ea53 0201 	orrs.w	r2, r3, r1
 800f56e:	d1ee      	bne.n	800f54e <rcutils_steady_time_now+0x22>
 800f570:	2002      	movs	r0, #2
 800f572:	b004      	add	sp, #16
 800f574:	bd70      	pop	{r4, r5, r6, pc}
 800f576:	200b      	movs	r0, #11
 800f578:	4770      	bx	lr
 800f57a:	bf00      	nop
 800f57c:	3b9aca00 	.word	0x3b9aca00

0800f580 <rmw_get_default_publisher_options>:
 800f580:	2200      	movs	r2, #0
 800f582:	6002      	str	r2, [r0, #0]
 800f584:	7102      	strb	r2, [r0, #4]
 800f586:	4770      	bx	lr

0800f588 <rmw_uros_set_custom_transport>:
 800f588:	b470      	push	{r4, r5, r6}
 800f58a:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800f58e:	b162      	cbz	r2, 800f5aa <rmw_uros_set_custom_transport+0x22>
 800f590:	b15b      	cbz	r3, 800f5aa <rmw_uros_set_custom_transport+0x22>
 800f592:	b155      	cbz	r5, 800f5aa <rmw_uros_set_custom_transport+0x22>
 800f594:	b14e      	cbz	r6, 800f5aa <rmw_uros_set_custom_transport+0x22>
 800f596:	4c06      	ldr	r4, [pc, #24]	@ (800f5b0 <rmw_uros_set_custom_transport+0x28>)
 800f598:	7020      	strb	r0, [r4, #0]
 800f59a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800f59e:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f5a2:	6166      	str	r6, [r4, #20]
 800f5a4:	2000      	movs	r0, #0
 800f5a6:	bc70      	pop	{r4, r5, r6}
 800f5a8:	4770      	bx	lr
 800f5aa:	200b      	movs	r0, #11
 800f5ac:	bc70      	pop	{r4, r5, r6}
 800f5ae:	4770      	bx	lr
 800f5b0:	2000c688 	.word	0x2000c688

0800f5b4 <flush_session>:
 800f5b4:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800f5b6:	f002 bc17 	b.w	8011de8 <uxr_run_session_until_confirm_delivery>
 800f5ba:	bf00      	nop

0800f5bc <rmw_publish>:
 800f5bc:	2800      	cmp	r0, #0
 800f5be:	d053      	beq.n	800f668 <rmw_publish+0xac>
 800f5c0:	b570      	push	{r4, r5, r6, lr}
 800f5c2:	460d      	mov	r5, r1
 800f5c4:	b08e      	sub	sp, #56	@ 0x38
 800f5c6:	2900      	cmp	r1, #0
 800f5c8:	d04b      	beq.n	800f662 <rmw_publish+0xa6>
 800f5ca:	4604      	mov	r4, r0
 800f5cc:	6800      	ldr	r0, [r0, #0]
 800f5ce:	f000 fd17 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 800f5d2:	2800      	cmp	r0, #0
 800f5d4:	d045      	beq.n	800f662 <rmw_publish+0xa6>
 800f5d6:	6866      	ldr	r6, [r4, #4]
 800f5d8:	2e00      	cmp	r6, #0
 800f5da:	d042      	beq.n	800f662 <rmw_publish+0xa6>
 800f5dc:	69b4      	ldr	r4, [r6, #24]
 800f5de:	4628      	mov	r0, r5
 800f5e0:	6923      	ldr	r3, [r4, #16]
 800f5e2:	4798      	blx	r3
 800f5e4:	69f3      	ldr	r3, [r6, #28]
 800f5e6:	9005      	str	r0, [sp, #20]
 800f5e8:	b113      	cbz	r3, 800f5f0 <rmw_publish+0x34>
 800f5ea:	a805      	add	r0, sp, #20
 800f5ec:	4798      	blx	r3
 800f5ee:	9805      	ldr	r0, [sp, #20]
 800f5f0:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f5f4:	691b      	ldr	r3, [r3, #16]
 800f5f6:	9000      	str	r0, [sp, #0]
 800f5f8:	6972      	ldr	r2, [r6, #20]
 800f5fa:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f5fc:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f600:	ab06      	add	r3, sp, #24
 800f602:	f003 fa21 	bl	8012a48 <uxr_prepare_output_stream>
 800f606:	b1d8      	cbz	r0, 800f640 <rmw_publish+0x84>
 800f608:	68a3      	ldr	r3, [r4, #8]
 800f60a:	a906      	add	r1, sp, #24
 800f60c:	4628      	mov	r0, r5
 800f60e:	4798      	blx	r3
 800f610:	6a33      	ldr	r3, [r6, #32]
 800f612:	4604      	mov	r4, r0
 800f614:	b10b      	cbz	r3, 800f61a <rmw_publish+0x5e>
 800f616:	a806      	add	r0, sp, #24
 800f618:	4798      	blx	r3
 800f61a:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800f61e:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 800f622:	2b01      	cmp	r3, #1
 800f624:	6910      	ldr	r0, [r2, #16]
 800f626:	d021      	beq.n	800f66c <rmw_publish+0xb0>
 800f628:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800f62a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f62e:	f002 fbdb 	bl	8011de8 <uxr_run_session_until_confirm_delivery>
 800f632:	4004      	ands	r4, r0
 800f634:	b2e4      	uxtb	r4, r4
 800f636:	f084 0001 	eor.w	r0, r4, #1
 800f63a:	b2c0      	uxtb	r0, r0
 800f63c:	b00e      	add	sp, #56	@ 0x38
 800f63e:	bd70      	pop	{r4, r5, r6, pc}
 800f640:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f644:	6918      	ldr	r0, [r3, #16]
 800f646:	4b0c      	ldr	r3, [pc, #48]	@ (800f678 <rmw_publish+0xbc>)
 800f648:	9301      	str	r3, [sp, #4]
 800f64a:	9b05      	ldr	r3, [sp, #20]
 800f64c:	9300      	str	r3, [sp, #0]
 800f64e:	9602      	str	r6, [sp, #8]
 800f650:	6972      	ldr	r2, [r6, #20]
 800f652:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f654:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f658:	ab06      	add	r3, sp, #24
 800f65a:	f003 fa25 	bl	8012aa8 <uxr_prepare_output_stream_fragmented>
 800f65e:	2800      	cmp	r0, #0
 800f660:	d1d2      	bne.n	800f608 <rmw_publish+0x4c>
 800f662:	2001      	movs	r0, #1
 800f664:	b00e      	add	sp, #56	@ 0x38
 800f666:	bd70      	pop	{r4, r5, r6, pc}
 800f668:	2001      	movs	r0, #1
 800f66a:	4770      	bx	lr
 800f66c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f670:	f002 f822 	bl	80116b8 <uxr_flash_output_streams>
 800f674:	e7df      	b.n	800f636 <rmw_publish+0x7a>
 800f676:	bf00      	nop
 800f678:	0800f5b5 	.word	0x0800f5b5

0800f67c <rmw_create_publisher>:
 800f67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f680:	b087      	sub	sp, #28
 800f682:	2800      	cmp	r0, #0
 800f684:	f000 80c9 	beq.w	800f81a <rmw_create_publisher+0x19e>
 800f688:	460f      	mov	r7, r1
 800f68a:	2900      	cmp	r1, #0
 800f68c:	f000 80c5 	beq.w	800f81a <rmw_create_publisher+0x19e>
 800f690:	4604      	mov	r4, r0
 800f692:	6800      	ldr	r0, [r0, #0]
 800f694:	4615      	mov	r5, r2
 800f696:	461e      	mov	r6, r3
 800f698:	f000 fcb2 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 800f69c:	2800      	cmp	r0, #0
 800f69e:	f000 80bc 	beq.w	800f81a <rmw_create_publisher+0x19e>
 800f6a2:	2d00      	cmp	r5, #0
 800f6a4:	f000 80b9 	beq.w	800f81a <rmw_create_publisher+0x19e>
 800f6a8:	782b      	ldrb	r3, [r5, #0]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	f000 80b5 	beq.w	800f81a <rmw_create_publisher+0x19e>
 800f6b0:	2e00      	cmp	r6, #0
 800f6b2:	f000 80b2 	beq.w	800f81a <rmw_create_publisher+0x19e>
 800f6b6:	485c      	ldr	r0, [pc, #368]	@ (800f828 <rmw_create_publisher+0x1ac>)
 800f6b8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800f6bc:	f008 f98e 	bl	80179dc <get_memory>
 800f6c0:	2800      	cmp	r0, #0
 800f6c2:	f000 80aa 	beq.w	800f81a <rmw_create_publisher+0x19e>
 800f6c6:	6884      	ldr	r4, [r0, #8]
 800f6c8:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800f6cc:	f008 fa0c 	bl	8017ae8 <rmw_get_implementation_identifier>
 800f6d0:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800f6d4:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800f6d8:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800f6dc:	4628      	mov	r0, r5
 800f6de:	f7f0 fddf 	bl	80002a0 <strlen>
 800f6e2:	3001      	adds	r0, #1
 800f6e4:	283c      	cmp	r0, #60	@ 0x3c
 800f6e6:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 800f6ea:	f200 808f 	bhi.w	800f80c <rmw_create_publisher+0x190>
 800f6ee:	4a4f      	ldr	r2, [pc, #316]	@ (800f82c <rmw_create_publisher+0x1b0>)
 800f6f0:	462b      	mov	r3, r5
 800f6f2:	213c      	movs	r1, #60	@ 0x3c
 800f6f4:	4650      	mov	r0, sl
 800f6f6:	f00d f8b7 	bl	801c868 <sniprintf>
 800f6fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f6fe:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800f700:	4631      	mov	r1, r6
 800f702:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800f706:	2250      	movs	r2, #80	@ 0x50
 800f708:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800f70c:	f00d fb59 	bl	801cdc2 <memcpy>
 800f710:	7a33      	ldrb	r3, [r6, #8]
 800f712:	4947      	ldr	r1, [pc, #284]	@ (800f830 <rmw_create_publisher+0x1b4>)
 800f714:	2b02      	cmp	r3, #2
 800f716:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f71a:	bf0c      	ite	eq
 800f71c:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800f720:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800f724:	67a3      	str	r3, [r4, #120]	@ 0x78
 800f726:	2300      	movs	r3, #0
 800f728:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800f72c:	4638      	mov	r0, r7
 800f72e:	f000 fc75 	bl	801001c <get_message_typesupport_handle>
 800f732:	2800      	cmp	r0, #0
 800f734:	d06a      	beq.n	800f80c <rmw_create_publisher+0x190>
 800f736:	6842      	ldr	r2, [r0, #4]
 800f738:	61a2      	str	r2, [r4, #24]
 800f73a:	2a00      	cmp	r2, #0
 800f73c:	d066      	beq.n	800f80c <rmw_create_publisher+0x190>
 800f73e:	4629      	mov	r1, r5
 800f740:	4633      	mov	r3, r6
 800f742:	4648      	mov	r0, r9
 800f744:	f008 fc2c 	bl	8017fa0 <create_topic>
 800f748:	6260      	str	r0, [r4, #36]	@ 0x24
 800f74a:	2800      	cmp	r0, #0
 800f74c:	d062      	beq.n	800f814 <rmw_create_publisher+0x198>
 800f74e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f752:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f756:	2103      	movs	r1, #3
 800f758:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800f75c:	1c42      	adds	r2, r0, #1
 800f75e:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800f762:	f001 fe7b 	bl	801145c <uxr_object_id>
 800f766:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800f76a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f76e:	6120      	str	r0, [r4, #16]
 800f770:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800f774:	6910      	ldr	r0, [r2, #16]
 800f776:	2506      	movs	r5, #6
 800f778:	9500      	str	r5, [sp, #0]
 800f77a:	6819      	ldr	r1, [r3, #0]
 800f77c:	6922      	ldr	r2, [r4, #16]
 800f77e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f782:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f786:	f001 fd41 	bl	801120c <uxr_buffer_create_publisher_bin>
 800f78a:	4602      	mov	r2, r0
 800f78c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f790:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f794:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f798:	f000 fbac 	bl	800fef4 <run_xrce_session>
 800f79c:	b3b0      	cbz	r0, 800f80c <rmw_create_publisher+0x190>
 800f79e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f7a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f7a6:	2105      	movs	r1, #5
 800f7a8:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800f7ac:	1c42      	adds	r2, r0, #1
 800f7ae:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800f7b2:	f001 fe53 	bl	801145c <uxr_object_id>
 800f7b6:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f7ba:	6160      	str	r0, [r4, #20]
 800f7bc:	4631      	mov	r1, r6
 800f7be:	af04      	add	r7, sp, #16
 800f7c0:	691e      	ldr	r6, [r3, #16]
 800f7c2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f7c6:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800f7ca:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 800f7ce:	4638      	mov	r0, r7
 800f7d0:	f000 fbb0 	bl	800ff34 <convert_qos_profile>
 800f7d4:	9503      	str	r5, [sp, #12]
 800f7d6:	e897 0003 	ldmia.w	r7, {r0, r1}
 800f7da:	9001      	str	r0, [sp, #4]
 800f7dc:	f8ad 1008 	strh.w	r1, [sp, #8]
 800f7e0:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f7e4:	9300      	str	r3, [sp, #0]
 800f7e6:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800f7ea:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800f7ee:	f8da 1000 	ldr.w	r1, [sl]
 800f7f2:	4630      	mov	r0, r6
 800f7f4:	f001 fd68 	bl	80112c8 <uxr_buffer_create_datawriter_bin>
 800f7f8:	4602      	mov	r2, r0
 800f7fa:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f7fe:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f802:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f806:	f000 fb75 	bl	800fef4 <run_xrce_session>
 800f80a:	b940      	cbnz	r0, 800f81e <rmw_create_publisher+0x1a2>
 800f80c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f80e:	b108      	cbz	r0, 800f814 <rmw_create_publisher+0x198>
 800f810:	f000 fa66 	bl	800fce0 <rmw_uxrce_fini_topic_memory>
 800f814:	4640      	mov	r0, r8
 800f816:	f000 fa0b 	bl	800fc30 <rmw_uxrce_fini_publisher_memory>
 800f81a:	f04f 0800 	mov.w	r8, #0
 800f81e:	4640      	mov	r0, r8
 800f820:	b007      	add	sp, #28
 800f822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f826:	bf00      	nop
 800f828:	2000f978 	.word	0x2000f978
 800f82c:	0801f650 	.word	0x0801f650
 800f830:	0801f4c0 	.word	0x0801f4c0

0800f834 <rmw_publisher_get_actual_qos>:
 800f834:	b508      	push	{r3, lr}
 800f836:	4603      	mov	r3, r0
 800f838:	b140      	cbz	r0, 800f84c <rmw_publisher_get_actual_qos+0x18>
 800f83a:	4608      	mov	r0, r1
 800f83c:	b131      	cbz	r1, 800f84c <rmw_publisher_get_actual_qos+0x18>
 800f83e:	6859      	ldr	r1, [r3, #4]
 800f840:	2250      	movs	r2, #80	@ 0x50
 800f842:	3128      	adds	r1, #40	@ 0x28
 800f844:	f00d fabd 	bl	801cdc2 <memcpy>
 800f848:	2000      	movs	r0, #0
 800f84a:	bd08      	pop	{r3, pc}
 800f84c:	200b      	movs	r0, #11
 800f84e:	bd08      	pop	{r3, pc}

0800f850 <rmw_destroy_publisher>:
 800f850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f854:	b128      	cbz	r0, 800f862 <rmw_destroy_publisher+0x12>
 800f856:	4604      	mov	r4, r0
 800f858:	6800      	ldr	r0, [r0, #0]
 800f85a:	460d      	mov	r5, r1
 800f85c:	f000 fbd0 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 800f860:	b918      	cbnz	r0, 800f86a <rmw_destroy_publisher+0x1a>
 800f862:	2401      	movs	r4, #1
 800f864:	4620      	mov	r0, r4
 800f866:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f86a:	6863      	ldr	r3, [r4, #4]
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d0f8      	beq.n	800f862 <rmw_destroy_publisher+0x12>
 800f870:	2d00      	cmp	r5, #0
 800f872:	d0f6      	beq.n	800f862 <rmw_destroy_publisher+0x12>
 800f874:	6828      	ldr	r0, [r5, #0]
 800f876:	f000 fbc3 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 800f87a:	2800      	cmp	r0, #0
 800f87c:	d0f1      	beq.n	800f862 <rmw_destroy_publisher+0x12>
 800f87e:	686c      	ldr	r4, [r5, #4]
 800f880:	2c00      	cmp	r4, #0
 800f882:	d0ee      	beq.n	800f862 <rmw_destroy_publisher+0x12>
 800f884:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f886:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800f88a:	f008 fbdd 	bl	8018048 <destroy_topic>
 800f88e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f892:	6962      	ldr	r2, [r4, #20]
 800f894:	6918      	ldr	r0, [r3, #16]
 800f896:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f89a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f89e:	6819      	ldr	r1, [r3, #0]
 800f8a0:	f001 fc04 	bl	80110ac <uxr_buffer_delete_entity>
 800f8a4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f8a8:	6922      	ldr	r2, [r4, #16]
 800f8aa:	4680      	mov	r8, r0
 800f8ac:	6918      	ldr	r0, [r3, #16]
 800f8ae:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f8b2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f8b6:	6819      	ldr	r1, [r3, #0]
 800f8b8:	f001 fbf8 	bl	80110ac <uxr_buffer_delete_entity>
 800f8bc:	4606      	mov	r6, r0
 800f8be:	6938      	ldr	r0, [r7, #16]
 800f8c0:	4642      	mov	r2, r8
 800f8c2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f8c6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f8ca:	f000 fb13 	bl	800fef4 <run_xrce_session>
 800f8ce:	4604      	mov	r4, r0
 800f8d0:	6938      	ldr	r0, [r7, #16]
 800f8d2:	4632      	mov	r2, r6
 800f8d4:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f8d8:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f8dc:	f000 fb0a 	bl	800fef4 <run_xrce_session>
 800f8e0:	4004      	ands	r4, r0
 800f8e2:	f084 0401 	eor.w	r4, r4, #1
 800f8e6:	b2e4      	uxtb	r4, r4
 800f8e8:	4628      	mov	r0, r5
 800f8ea:	0064      	lsls	r4, r4, #1
 800f8ec:	f000 f9a0 	bl	800fc30 <rmw_uxrce_fini_publisher_memory>
 800f8f0:	e7b8      	b.n	800f864 <rmw_destroy_publisher+0x14>
 800f8f2:	bf00      	nop

0800f8f4 <rmw_uros_epoch_nanos>:
 800f8f4:	4b05      	ldr	r3, [pc, #20]	@ (800f90c <rmw_uros_epoch_nanos+0x18>)
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	b123      	cbz	r3, 800f904 <rmw_uros_epoch_nanos+0x10>
 800f8fa:	6898      	ldr	r0, [r3, #8]
 800f8fc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f900:	f001 bed0 	b.w	80116a4 <uxr_epoch_nanos>
 800f904:	2000      	movs	r0, #0
 800f906:	2100      	movs	r1, #0
 800f908:	4770      	bx	lr
 800f90a:	bf00      	nop
 800f90c:	20010fe8 	.word	0x20010fe8

0800f910 <rmw_uros_sync_session>:
 800f910:	b508      	push	{r3, lr}
 800f912:	4b07      	ldr	r3, [pc, #28]	@ (800f930 <rmw_uros_sync_session+0x20>)
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	b14b      	cbz	r3, 800f92c <rmw_uros_sync_session+0x1c>
 800f918:	4601      	mov	r1, r0
 800f91a:	6898      	ldr	r0, [r3, #8]
 800f91c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f920:	f002 fade 	bl	8011ee0 <uxr_sync_session>
 800f924:	f080 0001 	eor.w	r0, r0, #1
 800f928:	b2c0      	uxtb	r0, r0
 800f92a:	bd08      	pop	{r3, pc}
 800f92c:	2001      	movs	r0, #1
 800f92e:	bd08      	pop	{r3, pc}
 800f930:	20010fe8 	.word	0x20010fe8

0800f934 <rmw_uxrce_init_service_memory>:
 800f934:	b1e2      	cbz	r2, 800f970 <rmw_uxrce_init_service_memory+0x3c>
 800f936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f93a:	7b05      	ldrb	r5, [r0, #12]
 800f93c:	4606      	mov	r6, r0
 800f93e:	b9ad      	cbnz	r5, 800f96c <rmw_uxrce_init_service_memory+0x38>
 800f940:	23c8      	movs	r3, #200	@ 0xc8
 800f942:	e9c0 5500 	strd	r5, r5, [r0]
 800f946:	6083      	str	r3, [r0, #8]
 800f948:	f240 1301 	movw	r3, #257	@ 0x101
 800f94c:	4617      	mov	r7, r2
 800f94e:	8183      	strh	r3, [r0, #12]
 800f950:	460c      	mov	r4, r1
 800f952:	46a8      	mov	r8, r5
 800f954:	4621      	mov	r1, r4
 800f956:	4630      	mov	r0, r6
 800f958:	3501      	adds	r5, #1
 800f95a:	f008 f84f 	bl	80179fc <put_memory>
 800f95e:	42af      	cmp	r7, r5
 800f960:	60a4      	str	r4, [r4, #8]
 800f962:	f884 800c 	strb.w	r8, [r4, #12]
 800f966:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f96a:	d1f3      	bne.n	800f954 <rmw_uxrce_init_service_memory+0x20>
 800f96c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f970:	4770      	bx	lr
 800f972:	bf00      	nop

0800f974 <rmw_uxrce_init_client_memory>:
 800f974:	b1e2      	cbz	r2, 800f9b0 <rmw_uxrce_init_client_memory+0x3c>
 800f976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f97a:	7b05      	ldrb	r5, [r0, #12]
 800f97c:	4606      	mov	r6, r0
 800f97e:	b9ad      	cbnz	r5, 800f9ac <rmw_uxrce_init_client_memory+0x38>
 800f980:	23c8      	movs	r3, #200	@ 0xc8
 800f982:	e9c0 5500 	strd	r5, r5, [r0]
 800f986:	6083      	str	r3, [r0, #8]
 800f988:	f240 1301 	movw	r3, #257	@ 0x101
 800f98c:	4617      	mov	r7, r2
 800f98e:	8183      	strh	r3, [r0, #12]
 800f990:	460c      	mov	r4, r1
 800f992:	46a8      	mov	r8, r5
 800f994:	4621      	mov	r1, r4
 800f996:	4630      	mov	r0, r6
 800f998:	3501      	adds	r5, #1
 800f99a:	f008 f82f 	bl	80179fc <put_memory>
 800f99e:	42af      	cmp	r7, r5
 800f9a0:	60a4      	str	r4, [r4, #8]
 800f9a2:	f884 800c 	strb.w	r8, [r4, #12]
 800f9a6:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f9aa:	d1f3      	bne.n	800f994 <rmw_uxrce_init_client_memory+0x20>
 800f9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9b0:	4770      	bx	lr
 800f9b2:	bf00      	nop

0800f9b4 <rmw_uxrce_init_publisher_memory>:
 800f9b4:	b1e2      	cbz	r2, 800f9f0 <rmw_uxrce_init_publisher_memory+0x3c>
 800f9b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9ba:	7b05      	ldrb	r5, [r0, #12]
 800f9bc:	4606      	mov	r6, r0
 800f9be:	b9ad      	cbnz	r5, 800f9ec <rmw_uxrce_init_publisher_memory+0x38>
 800f9c0:	23d8      	movs	r3, #216	@ 0xd8
 800f9c2:	e9c0 5500 	strd	r5, r5, [r0]
 800f9c6:	6083      	str	r3, [r0, #8]
 800f9c8:	f240 1301 	movw	r3, #257	@ 0x101
 800f9cc:	4617      	mov	r7, r2
 800f9ce:	8183      	strh	r3, [r0, #12]
 800f9d0:	460c      	mov	r4, r1
 800f9d2:	46a8      	mov	r8, r5
 800f9d4:	4621      	mov	r1, r4
 800f9d6:	4630      	mov	r0, r6
 800f9d8:	3501      	adds	r5, #1
 800f9da:	f008 f80f 	bl	80179fc <put_memory>
 800f9de:	42af      	cmp	r7, r5
 800f9e0:	60a4      	str	r4, [r4, #8]
 800f9e2:	f884 800c 	strb.w	r8, [r4, #12]
 800f9e6:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f9ea:	d1f3      	bne.n	800f9d4 <rmw_uxrce_init_publisher_memory+0x20>
 800f9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9f0:	4770      	bx	lr
 800f9f2:	bf00      	nop

0800f9f4 <rmw_uxrce_init_subscription_memory>:
 800f9f4:	b1e2      	cbz	r2, 800fa30 <rmw_uxrce_init_subscription_memory+0x3c>
 800f9f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9fa:	7b05      	ldrb	r5, [r0, #12]
 800f9fc:	4606      	mov	r6, r0
 800f9fe:	b9ad      	cbnz	r5, 800fa2c <rmw_uxrce_init_subscription_memory+0x38>
 800fa00:	23d8      	movs	r3, #216	@ 0xd8
 800fa02:	e9c0 5500 	strd	r5, r5, [r0]
 800fa06:	6083      	str	r3, [r0, #8]
 800fa08:	f240 1301 	movw	r3, #257	@ 0x101
 800fa0c:	4617      	mov	r7, r2
 800fa0e:	8183      	strh	r3, [r0, #12]
 800fa10:	460c      	mov	r4, r1
 800fa12:	46a8      	mov	r8, r5
 800fa14:	4621      	mov	r1, r4
 800fa16:	4630      	mov	r0, r6
 800fa18:	3501      	adds	r5, #1
 800fa1a:	f007 ffef 	bl	80179fc <put_memory>
 800fa1e:	42af      	cmp	r7, r5
 800fa20:	60a4      	str	r4, [r4, #8]
 800fa22:	f884 800c 	strb.w	r8, [r4, #12]
 800fa26:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800fa2a:	d1f3      	bne.n	800fa14 <rmw_uxrce_init_subscription_memory+0x20>
 800fa2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa30:	4770      	bx	lr
 800fa32:	bf00      	nop

0800fa34 <rmw_uxrce_init_node_memory>:
 800fa34:	b1e2      	cbz	r2, 800fa70 <rmw_uxrce_init_node_memory+0x3c>
 800fa36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa3a:	7b05      	ldrb	r5, [r0, #12]
 800fa3c:	4606      	mov	r6, r0
 800fa3e:	b9ad      	cbnz	r5, 800fa6c <rmw_uxrce_init_node_memory+0x38>
 800fa40:	23a4      	movs	r3, #164	@ 0xa4
 800fa42:	e9c0 5500 	strd	r5, r5, [r0]
 800fa46:	6083      	str	r3, [r0, #8]
 800fa48:	f240 1301 	movw	r3, #257	@ 0x101
 800fa4c:	4617      	mov	r7, r2
 800fa4e:	8183      	strh	r3, [r0, #12]
 800fa50:	460c      	mov	r4, r1
 800fa52:	46a8      	mov	r8, r5
 800fa54:	4621      	mov	r1, r4
 800fa56:	4630      	mov	r0, r6
 800fa58:	3501      	adds	r5, #1
 800fa5a:	f007 ffcf 	bl	80179fc <put_memory>
 800fa5e:	42af      	cmp	r7, r5
 800fa60:	60a4      	str	r4, [r4, #8]
 800fa62:	f884 800c 	strb.w	r8, [r4, #12]
 800fa66:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800fa6a:	d1f3      	bne.n	800fa54 <rmw_uxrce_init_node_memory+0x20>
 800fa6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa70:	4770      	bx	lr
 800fa72:	bf00      	nop

0800fa74 <rmw_uxrce_init_session_memory>:
 800fa74:	b1ea      	cbz	r2, 800fab2 <rmw_uxrce_init_session_memory+0x3e>
 800fa76:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa7a:	7b05      	ldrb	r5, [r0, #12]
 800fa7c:	4606      	mov	r6, r0
 800fa7e:	b9b5      	cbnz	r5, 800faae <rmw_uxrce_init_session_memory+0x3a>
 800fa80:	e9c0 5500 	strd	r5, r5, [r0]
 800fa84:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800fa88:	f240 1301 	movw	r3, #257	@ 0x101
 800fa8c:	4617      	mov	r7, r2
 800fa8e:	f8c0 8008 	str.w	r8, [r0, #8]
 800fa92:	460c      	mov	r4, r1
 800fa94:	8183      	strh	r3, [r0, #12]
 800fa96:	46a9      	mov	r9, r5
 800fa98:	4621      	mov	r1, r4
 800fa9a:	4630      	mov	r0, r6
 800fa9c:	3501      	adds	r5, #1
 800fa9e:	f007 ffad 	bl	80179fc <put_memory>
 800faa2:	42af      	cmp	r7, r5
 800faa4:	60a4      	str	r4, [r4, #8]
 800faa6:	f884 900c 	strb.w	r9, [r4, #12]
 800faaa:	4444      	add	r4, r8
 800faac:	d1f4      	bne.n	800fa98 <rmw_uxrce_init_session_memory+0x24>
 800faae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fab2:	4770      	bx	lr

0800fab4 <rmw_uxrce_init_topic_memory>:
 800fab4:	b1e2      	cbz	r2, 800faf0 <rmw_uxrce_init_topic_memory+0x3c>
 800fab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800faba:	7b05      	ldrb	r5, [r0, #12]
 800fabc:	4606      	mov	r6, r0
 800fabe:	b9ad      	cbnz	r5, 800faec <rmw_uxrce_init_topic_memory+0x38>
 800fac0:	231c      	movs	r3, #28
 800fac2:	e9c0 5500 	strd	r5, r5, [r0]
 800fac6:	6083      	str	r3, [r0, #8]
 800fac8:	f240 1301 	movw	r3, #257	@ 0x101
 800facc:	4617      	mov	r7, r2
 800face:	8183      	strh	r3, [r0, #12]
 800fad0:	460c      	mov	r4, r1
 800fad2:	46a8      	mov	r8, r5
 800fad4:	4621      	mov	r1, r4
 800fad6:	4630      	mov	r0, r6
 800fad8:	3501      	adds	r5, #1
 800fada:	f007 ff8f 	bl	80179fc <put_memory>
 800fade:	42af      	cmp	r7, r5
 800fae0:	60a4      	str	r4, [r4, #8]
 800fae2:	f884 800c 	strb.w	r8, [r4, #12]
 800fae6:	f104 041c 	add.w	r4, r4, #28
 800faea:	d1f3      	bne.n	800fad4 <rmw_uxrce_init_topic_memory+0x20>
 800faec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faf0:	4770      	bx	lr
 800faf2:	bf00      	nop

0800faf4 <rmw_uxrce_init_static_input_buffer_memory>:
 800faf4:	b1ea      	cbz	r2, 800fb32 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800faf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fafa:	7b05      	ldrb	r5, [r0, #12]
 800fafc:	4606      	mov	r6, r0
 800fafe:	b9b5      	cbnz	r5, 800fb2e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800fb00:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800fb04:	e9c0 5500 	strd	r5, r5, [r0]
 800fb08:	6083      	str	r3, [r0, #8]
 800fb0a:	f240 1301 	movw	r3, #257	@ 0x101
 800fb0e:	4617      	mov	r7, r2
 800fb10:	8183      	strh	r3, [r0, #12]
 800fb12:	460c      	mov	r4, r1
 800fb14:	46a8      	mov	r8, r5
 800fb16:	4621      	mov	r1, r4
 800fb18:	4630      	mov	r0, r6
 800fb1a:	3501      	adds	r5, #1
 800fb1c:	f007 ff6e 	bl	80179fc <put_memory>
 800fb20:	42af      	cmp	r7, r5
 800fb22:	60a4      	str	r4, [r4, #8]
 800fb24:	f884 800c 	strb.w	r8, [r4, #12]
 800fb28:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800fb2c:	d1f3      	bne.n	800fb16 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800fb2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb32:	4770      	bx	lr

0800fb34 <rmw_uxrce_init_init_options_impl_memory>:
 800fb34:	b1e2      	cbz	r2, 800fb70 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800fb36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb3a:	7b05      	ldrb	r5, [r0, #12]
 800fb3c:	4606      	mov	r6, r0
 800fb3e:	b9ad      	cbnz	r5, 800fb6c <rmw_uxrce_init_init_options_impl_memory+0x38>
 800fb40:	232c      	movs	r3, #44	@ 0x2c
 800fb42:	e9c0 5500 	strd	r5, r5, [r0]
 800fb46:	6083      	str	r3, [r0, #8]
 800fb48:	f240 1301 	movw	r3, #257	@ 0x101
 800fb4c:	4617      	mov	r7, r2
 800fb4e:	8183      	strh	r3, [r0, #12]
 800fb50:	460c      	mov	r4, r1
 800fb52:	46a8      	mov	r8, r5
 800fb54:	4621      	mov	r1, r4
 800fb56:	4630      	mov	r0, r6
 800fb58:	3501      	adds	r5, #1
 800fb5a:	f007 ff4f 	bl	80179fc <put_memory>
 800fb5e:	42af      	cmp	r7, r5
 800fb60:	60a4      	str	r4, [r4, #8]
 800fb62:	f884 800c 	strb.w	r8, [r4, #12]
 800fb66:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800fb6a:	d1f3      	bne.n	800fb54 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800fb6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb70:	4770      	bx	lr
 800fb72:	bf00      	nop

0800fb74 <rmw_uxrce_init_wait_set_memory>:
 800fb74:	b1e2      	cbz	r2, 800fbb0 <rmw_uxrce_init_wait_set_memory+0x3c>
 800fb76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb7a:	7b05      	ldrb	r5, [r0, #12]
 800fb7c:	4606      	mov	r6, r0
 800fb7e:	b9ad      	cbnz	r5, 800fbac <rmw_uxrce_init_wait_set_memory+0x38>
 800fb80:	231c      	movs	r3, #28
 800fb82:	e9c0 5500 	strd	r5, r5, [r0]
 800fb86:	6083      	str	r3, [r0, #8]
 800fb88:	f240 1301 	movw	r3, #257	@ 0x101
 800fb8c:	4617      	mov	r7, r2
 800fb8e:	8183      	strh	r3, [r0, #12]
 800fb90:	460c      	mov	r4, r1
 800fb92:	46a8      	mov	r8, r5
 800fb94:	4621      	mov	r1, r4
 800fb96:	4630      	mov	r0, r6
 800fb98:	3501      	adds	r5, #1
 800fb9a:	f007 ff2f 	bl	80179fc <put_memory>
 800fb9e:	42af      	cmp	r7, r5
 800fba0:	60a4      	str	r4, [r4, #8]
 800fba2:	f884 800c 	strb.w	r8, [r4, #12]
 800fba6:	f104 041c 	add.w	r4, r4, #28
 800fbaa:	d1f3      	bne.n	800fb94 <rmw_uxrce_init_wait_set_memory+0x20>
 800fbac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbb0:	4770      	bx	lr
 800fbb2:	bf00      	nop

0800fbb4 <rmw_uxrce_init_guard_condition_memory>:
 800fbb4:	b1e2      	cbz	r2, 800fbf0 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800fbb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbba:	7b05      	ldrb	r5, [r0, #12]
 800fbbc:	4606      	mov	r6, r0
 800fbbe:	b9ad      	cbnz	r5, 800fbec <rmw_uxrce_init_guard_condition_memory+0x38>
 800fbc0:	2320      	movs	r3, #32
 800fbc2:	e9c0 5500 	strd	r5, r5, [r0]
 800fbc6:	6083      	str	r3, [r0, #8]
 800fbc8:	f240 1301 	movw	r3, #257	@ 0x101
 800fbcc:	4617      	mov	r7, r2
 800fbce:	8183      	strh	r3, [r0, #12]
 800fbd0:	460c      	mov	r4, r1
 800fbd2:	46a8      	mov	r8, r5
 800fbd4:	4621      	mov	r1, r4
 800fbd6:	4630      	mov	r0, r6
 800fbd8:	3501      	adds	r5, #1
 800fbda:	f007 ff0f 	bl	80179fc <put_memory>
 800fbde:	42af      	cmp	r7, r5
 800fbe0:	60a4      	str	r4, [r4, #8]
 800fbe2:	f884 800c 	strb.w	r8, [r4, #12]
 800fbe6:	f104 0420 	add.w	r4, r4, #32
 800fbea:	d1f3      	bne.n	800fbd4 <rmw_uxrce_init_guard_condition_memory+0x20>
 800fbec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbf0:	4770      	bx	lr
 800fbf2:	bf00      	nop

0800fbf4 <rmw_uxrce_fini_session_memory>:
 800fbf4:	4601      	mov	r1, r0
 800fbf6:	4801      	ldr	r0, [pc, #4]	@ (800fbfc <rmw_uxrce_fini_session_memory+0x8>)
 800fbf8:	f007 bf00 	b.w	80179fc <put_memory>
 800fbfc:	20010fe8 	.word	0x20010fe8

0800fc00 <rmw_uxrce_fini_node_memory>:
 800fc00:	b538      	push	{r3, r4, r5, lr}
 800fc02:	4604      	mov	r4, r0
 800fc04:	6800      	ldr	r0, [r0, #0]
 800fc06:	b128      	cbz	r0, 800fc14 <rmw_uxrce_fini_node_memory+0x14>
 800fc08:	4b07      	ldr	r3, [pc, #28]	@ (800fc28 <rmw_uxrce_fini_node_memory+0x28>)
 800fc0a:	6819      	ldr	r1, [r3, #0]
 800fc0c:	f7f0 fae8 	bl	80001e0 <strcmp>
 800fc10:	b940      	cbnz	r0, 800fc24 <rmw_uxrce_fini_node_memory+0x24>
 800fc12:	6020      	str	r0, [r4, #0]
 800fc14:	6861      	ldr	r1, [r4, #4]
 800fc16:	b129      	cbz	r1, 800fc24 <rmw_uxrce_fini_node_memory+0x24>
 800fc18:	2500      	movs	r5, #0
 800fc1a:	4804      	ldr	r0, [pc, #16]	@ (800fc2c <rmw_uxrce_fini_node_memory+0x2c>)
 800fc1c:	610d      	str	r5, [r1, #16]
 800fc1e:	f007 feed 	bl	80179fc <put_memory>
 800fc22:	6065      	str	r5, [r4, #4]
 800fc24:	bd38      	pop	{r3, r4, r5, pc}
 800fc26:	bf00      	nop
 800fc28:	080204fc 	.word	0x080204fc
 800fc2c:	2000fa2c 	.word	0x2000fa2c

0800fc30 <rmw_uxrce_fini_publisher_memory>:
 800fc30:	b510      	push	{r4, lr}
 800fc32:	4604      	mov	r4, r0
 800fc34:	6800      	ldr	r0, [r0, #0]
 800fc36:	b128      	cbz	r0, 800fc44 <rmw_uxrce_fini_publisher_memory+0x14>
 800fc38:	4b06      	ldr	r3, [pc, #24]	@ (800fc54 <rmw_uxrce_fini_publisher_memory+0x24>)
 800fc3a:	6819      	ldr	r1, [r3, #0]
 800fc3c:	f7f0 fad0 	bl	80001e0 <strcmp>
 800fc40:	b938      	cbnz	r0, 800fc52 <rmw_uxrce_fini_publisher_memory+0x22>
 800fc42:	6020      	str	r0, [r4, #0]
 800fc44:	6861      	ldr	r1, [r4, #4]
 800fc46:	b121      	cbz	r1, 800fc52 <rmw_uxrce_fini_publisher_memory+0x22>
 800fc48:	4803      	ldr	r0, [pc, #12]	@ (800fc58 <rmw_uxrce_fini_publisher_memory+0x28>)
 800fc4a:	f007 fed7 	bl	80179fc <put_memory>
 800fc4e:	2300      	movs	r3, #0
 800fc50:	6063      	str	r3, [r4, #4]
 800fc52:	bd10      	pop	{r4, pc}
 800fc54:	080204fc 	.word	0x080204fc
 800fc58:	2000f978 	.word	0x2000f978

0800fc5c <rmw_uxrce_fini_subscription_memory>:
 800fc5c:	b510      	push	{r4, lr}
 800fc5e:	4604      	mov	r4, r0
 800fc60:	6800      	ldr	r0, [r0, #0]
 800fc62:	b128      	cbz	r0, 800fc70 <rmw_uxrce_fini_subscription_memory+0x14>
 800fc64:	4b06      	ldr	r3, [pc, #24]	@ (800fc80 <rmw_uxrce_fini_subscription_memory+0x24>)
 800fc66:	6819      	ldr	r1, [r3, #0]
 800fc68:	f7f0 faba 	bl	80001e0 <strcmp>
 800fc6c:	b938      	cbnz	r0, 800fc7e <rmw_uxrce_fini_subscription_memory+0x22>
 800fc6e:	6020      	str	r0, [r4, #0]
 800fc70:	6861      	ldr	r1, [r4, #4]
 800fc72:	b121      	cbz	r1, 800fc7e <rmw_uxrce_fini_subscription_memory+0x22>
 800fc74:	4803      	ldr	r0, [pc, #12]	@ (800fc84 <rmw_uxrce_fini_subscription_memory+0x28>)
 800fc76:	f007 fec1 	bl	80179fc <put_memory>
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	6063      	str	r3, [r4, #4]
 800fc7e:	bd10      	pop	{r4, pc}
 800fc80:	080204fc 	.word	0x080204fc
 800fc84:	2000f0f8 	.word	0x2000f0f8

0800fc88 <rmw_uxrce_fini_service_memory>:
 800fc88:	b510      	push	{r4, lr}
 800fc8a:	4604      	mov	r4, r0
 800fc8c:	6800      	ldr	r0, [r0, #0]
 800fc8e:	b128      	cbz	r0, 800fc9c <rmw_uxrce_fini_service_memory+0x14>
 800fc90:	4b06      	ldr	r3, [pc, #24]	@ (800fcac <rmw_uxrce_fini_service_memory+0x24>)
 800fc92:	6819      	ldr	r1, [r3, #0]
 800fc94:	f7f0 faa4 	bl	80001e0 <strcmp>
 800fc98:	b938      	cbnz	r0, 800fcaa <rmw_uxrce_fini_service_memory+0x22>
 800fc9a:	6020      	str	r0, [r4, #0]
 800fc9c:	6861      	ldr	r1, [r4, #4]
 800fc9e:	b121      	cbz	r1, 800fcaa <rmw_uxrce_fini_service_memory+0x22>
 800fca0:	4803      	ldr	r0, [pc, #12]	@ (800fcb0 <rmw_uxrce_fini_service_memory+0x28>)
 800fca2:	f007 feab 	bl	80179fc <put_memory>
 800fca6:	2300      	movs	r3, #0
 800fca8:	6063      	str	r3, [r4, #4]
 800fcaa:	bd10      	pop	{r4, pc}
 800fcac:	080204fc 	.word	0x080204fc
 800fcb0:	2000ecb0 	.word	0x2000ecb0

0800fcb4 <rmw_uxrce_fini_client_memory>:
 800fcb4:	b510      	push	{r4, lr}
 800fcb6:	4604      	mov	r4, r0
 800fcb8:	6800      	ldr	r0, [r0, #0]
 800fcba:	b128      	cbz	r0, 800fcc8 <rmw_uxrce_fini_client_memory+0x14>
 800fcbc:	4b06      	ldr	r3, [pc, #24]	@ (800fcd8 <rmw_uxrce_fini_client_memory+0x24>)
 800fcbe:	6819      	ldr	r1, [r3, #0]
 800fcc0:	f7f0 fa8e 	bl	80001e0 <strcmp>
 800fcc4:	b938      	cbnz	r0, 800fcd6 <rmw_uxrce_fini_client_memory+0x22>
 800fcc6:	6020      	str	r0, [r4, #0]
 800fcc8:	6861      	ldr	r1, [r4, #4]
 800fcca:	b121      	cbz	r1, 800fcd6 <rmw_uxrce_fini_client_memory+0x22>
 800fccc:	4803      	ldr	r0, [pc, #12]	@ (800fcdc <rmw_uxrce_fini_client_memory+0x28>)
 800fcce:	f007 fe95 	bl	80179fc <put_memory>
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	6063      	str	r3, [r4, #4]
 800fcd6:	bd10      	pop	{r4, pc}
 800fcd8:	080204fc 	.word	0x080204fc
 800fcdc:	2000ebd8 	.word	0x2000ebd8

0800fce0 <rmw_uxrce_fini_topic_memory>:
 800fce0:	b510      	push	{r4, lr}
 800fce2:	4604      	mov	r4, r0
 800fce4:	4621      	mov	r1, r4
 800fce6:	4803      	ldr	r0, [pc, #12]	@ (800fcf4 <rmw_uxrce_fini_topic_memory+0x14>)
 800fce8:	f007 fe88 	bl	80179fc <put_memory>
 800fcec:	2300      	movs	r3, #0
 800fcee:	61a3      	str	r3, [r4, #24]
 800fcf0:	bd10      	pop	{r4, pc}
 800fcf2:	bf00      	nop
 800fcf4:	2000eafc 	.word	0x2000eafc

0800fcf8 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800fcf8:	b082      	sub	sp, #8
 800fcfa:	b530      	push	{r4, r5, lr}
 800fcfc:	4929      	ldr	r1, [pc, #164]	@ (800fda4 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800fcfe:	ac03      	add	r4, sp, #12
 800fd00:	e884 000c 	stmia.w	r4, {r2, r3}
 800fd04:	680c      	ldr	r4, [r1, #0]
 800fd06:	461d      	mov	r5, r3
 800fd08:	4602      	mov	r2, r0
 800fd0a:	2c00      	cmp	r4, #0
 800fd0c:	d043      	beq.n	800fd96 <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800fd0e:	4620      	mov	r0, r4
 800fd10:	2100      	movs	r1, #0
 800fd12:	6883      	ldr	r3, [r0, #8]
 800fd14:	6840      	ldr	r0, [r0, #4]
 800fd16:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800fd1a:	429a      	cmp	r2, r3
 800fd1c:	bf08      	it	eq
 800fd1e:	3101      	addeq	r1, #1
 800fd20:	2800      	cmp	r0, #0
 800fd22:	d1f6      	bne.n	800fd12 <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800fd24:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800fd28:	2b02      	cmp	r3, #2
 800fd2a:	d027      	beq.n	800fd7c <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800fd2c:	d906      	bls.n	800fd3c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fd2e:	2b03      	cmp	r3, #3
 800fd30:	d004      	beq.n	800fd3c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fd32:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd36:	2000      	movs	r0, #0
 800fd38:	b002      	add	sp, #8
 800fd3a:	4770      	bx	lr
 800fd3c:	b1fd      	cbz	r5, 800fd7e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fd3e:	428d      	cmp	r5, r1
 800fd40:	d81d      	bhi.n	800fd7e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fd42:	2c00      	cmp	r4, #0
 800fd44:	d0f5      	beq.n	800fd32 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800fd46:	2000      	movs	r0, #0
 800fd48:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800fd4c:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800fd50:	e001      	b.n	800fd56 <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800fd52:	6864      	ldr	r4, [r4, #4]
 800fd54:	b1dc      	cbz	r4, 800fd8e <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800fd56:	68a3      	ldr	r3, [r4, #8]
 800fd58:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800fd5c:	428a      	cmp	r2, r1
 800fd5e:	d1f8      	bne.n	800fd52 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fd60:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800fd64:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800fd68:	4561      	cmp	r1, ip
 800fd6a:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800fd6e:	eb73 0e05 	sbcs.w	lr, r3, r5
 800fd72:	daee      	bge.n	800fd52 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fd74:	468c      	mov	ip, r1
 800fd76:	461d      	mov	r5, r3
 800fd78:	4620      	mov	r0, r4
 800fd7a:	e7ea      	b.n	800fd52 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fd7c:	b92d      	cbnz	r5, 800fd8a <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800fd7e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd82:	4808      	ldr	r0, [pc, #32]	@ (800fda4 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800fd84:	b002      	add	sp, #8
 800fd86:	f007 be29 	b.w	80179dc <get_memory>
 800fd8a:	428d      	cmp	r5, r1
 800fd8c:	d8f7      	bhi.n	800fd7e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fd8e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd92:	b002      	add	sp, #8
 800fd94:	4770      	bx	lr
 800fd96:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800fd9a:	2b02      	cmp	r3, #2
 800fd9c:	d0ef      	beq.n	800fd7e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fd9e:	d9ee      	bls.n	800fd7e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fda0:	4621      	mov	r1, r4
 800fda2:	e7c4      	b.n	800fd2e <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800fda4:	2000e948 	.word	0x2000e948

0800fda8 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800fda8:	4b11      	ldr	r3, [pc, #68]	@ (800fdf0 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	b1eb      	cbz	r3, 800fdea <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800fdae:	b530      	push	{r4, r5, lr}
 800fdb0:	4684      	mov	ip, r0
 800fdb2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800fdb6:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800fdba:	2000      	movs	r0, #0
 800fdbc:	e001      	b.n	800fdc2 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800fdbe:	685b      	ldr	r3, [r3, #4]
 800fdc0:	b193      	cbz	r3, 800fde8 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800fdc2:	689a      	ldr	r2, [r3, #8]
 800fdc4:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800fdc8:	458c      	cmp	ip, r1
 800fdca:	d1f8      	bne.n	800fdbe <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800fdcc:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800fdd0:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800fdd4:	42a1      	cmp	r1, r4
 800fdd6:	eb72 050e 	sbcs.w	r5, r2, lr
 800fdda:	daf0      	bge.n	800fdbe <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800fddc:	4618      	mov	r0, r3
 800fdde:	685b      	ldr	r3, [r3, #4]
 800fde0:	460c      	mov	r4, r1
 800fde2:	4696      	mov	lr, r2
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d1ec      	bne.n	800fdc2 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800fde8:	bd30      	pop	{r4, r5, pc}
 800fdea:	4618      	mov	r0, r3
 800fdec:	4770      	bx	lr
 800fdee:	bf00      	nop
 800fdf0:	2000e948 	.word	0x2000e948
 800fdf4:	00000000 	.word	0x00000000

0800fdf8 <rmw_uxrce_clean_expired_static_input_buffer>:
 800fdf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdfc:	4b3c      	ldr	r3, [pc, #240]	@ (800fef0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800fdfe:	ed2d 8b06 	vpush	{d8-d10}
 800fe02:	f8d3 8000 	ldr.w	r8, [r3]
 800fe06:	b08d      	sub	sp, #52	@ 0x34
 800fe08:	f7ff fd74 	bl	800f8f4 <rmw_uros_epoch_nanos>
 800fe0c:	f1b8 0f00 	cmp.w	r8, #0
 800fe10:	d05c      	beq.n	800fecc <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800fe12:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800fe16:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800fe1a:	2b04      	cmp	r3, #4
 800fe1c:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800fed8 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800fe20:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 800fee0 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800fe24:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 800fee8 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800fe28:	4683      	mov	fp, r0
 800fe2a:	ac04      	add	r4, sp, #16
 800fe2c:	468a      	mov	sl, r1
 800fe2e:	d03f      	beq.n	800feb0 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800fe30:	2b05      	cmp	r3, #5
 800fe32:	d044      	beq.n	800febe <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800fe34:	2b03      	cmp	r3, #3
 800fe36:	d03b      	beq.n	800feb0 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800fe38:	ed8d 8b04 	vstr	d8, [sp, #16]
 800fe3c:	ed8d ab06 	vstr	d10, [sp, #24]
 800fe40:	ed8d 8b08 	vstr	d8, [sp, #32]
 800fe44:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800fe48:	ab08      	add	r3, sp, #32
 800fe4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fe4c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800fe50:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800fe54:	f007 fbf8 	bl	8017648 <rmw_time_equal>
 800fe58:	b118      	cbz	r0, 800fe62 <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800fe5a:	ed8d 9b04 	vstr	d9, [sp, #16]
 800fe5e:	ed8d 8b06 	vstr	d8, [sp, #24]
 800fe62:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800fe66:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800fe6a:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800fe6e:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800fe72:	f007 fc3d 	bl	80176f0 <rmw_time_total_nsec>
 800fe76:	183f      	adds	r7, r7, r0
 800fe78:	eb46 0601 	adc.w	r6, r6, r1
 800fe7c:	455f      	cmp	r7, fp
 800fe7e:	eb76 060a 	sbcs.w	r6, r6, sl
 800fe82:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800fe86:	db05      	blt.n	800fe94 <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800fe88:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800fe8c:	4593      	cmp	fp, r2
 800fe8e:	eb7a 0303 	sbcs.w	r3, sl, r3
 800fe92:	da03      	bge.n	800fe9c <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800fe94:	4816      	ldr	r0, [pc, #88]	@ (800fef0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800fe96:	4641      	mov	r1, r8
 800fe98:	f007 fdb0 	bl	80179fc <put_memory>
 800fe9c:	f1b9 0f00 	cmp.w	r9, #0
 800fea0:	d014      	beq.n	800fecc <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800fea2:	46c8      	mov	r8, r9
 800fea4:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800fea8:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800feac:	2b04      	cmp	r3, #4
 800feae:	d1bf      	bne.n	800fe30 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800feb0:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800feb4:	3340      	adds	r3, #64	@ 0x40
 800feb6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800feb8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800febc:	e7c0      	b.n	800fe40 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800febe:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800fec2:	3348      	adds	r3, #72	@ 0x48
 800fec4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fec6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800feca:	e7b9      	b.n	800fe40 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800fecc:	b00d      	add	sp, #52	@ 0x34
 800fece:	ecbd 8b06 	vpop	{d8-d10}
 800fed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fed6:	bf00      	nop
	...
 800fee0:	00000001 	.word	0x00000001
 800fee4:	00000000 	.word	0x00000000
 800fee8:	0000001e 	.word	0x0000001e
 800feec:	00000000 	.word	0x00000000
 800fef0:	2000e948 	.word	0x2000e948

0800fef4 <run_xrce_session>:
 800fef4:	b500      	push	{lr}
 800fef6:	f891 c002 	ldrb.w	ip, [r1, #2]
 800fefa:	b087      	sub	sp, #28
 800fefc:	f1bc 0f01 	cmp.w	ip, #1
 800ff00:	f8ad 200e 	strh.w	r2, [sp, #14]
 800ff04:	d00f      	beq.n	800ff26 <run_xrce_session+0x32>
 800ff06:	4619      	mov	r1, r3
 800ff08:	2301      	movs	r3, #1
 800ff0a:	9300      	str	r3, [sp, #0]
 800ff0c:	f10d 020e 	add.w	r2, sp, #14
 800ff10:	f10d 0317 	add.w	r3, sp, #23
 800ff14:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ff18:	f001 ff8c 	bl	8011e34 <uxr_run_session_until_all_status>
 800ff1c:	b100      	cbz	r0, 800ff20 <run_xrce_session+0x2c>
 800ff1e:	2001      	movs	r0, #1
 800ff20:	b007      	add	sp, #28
 800ff22:	f85d fb04 	ldr.w	pc, [sp], #4
 800ff26:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ff2a:	f001 fbc5 	bl	80116b8 <uxr_flash_output_streams>
 800ff2e:	2001      	movs	r0, #1
 800ff30:	e7f6      	b.n	800ff20 <run_xrce_session+0x2c>
 800ff32:	bf00      	nop

0800ff34 <convert_qos_profile>:
 800ff34:	780a      	ldrb	r2, [r1, #0]
 800ff36:	f891 c008 	ldrb.w	ip, [r1, #8]
 800ff3a:	f1a2 0202 	sub.w	r2, r2, #2
 800ff3e:	fab2 f282 	clz	r2, r2
 800ff42:	0952      	lsrs	r2, r2, #5
 800ff44:	7082      	strb	r2, [r0, #2]
 800ff46:	7a4a      	ldrb	r2, [r1, #9]
 800ff48:	8889      	ldrh	r1, [r1, #4]
 800ff4a:	8081      	strh	r1, [r0, #4]
 800ff4c:	f1a2 0202 	sub.w	r2, r2, #2
 800ff50:	f1ac 0c02 	sub.w	ip, ip, #2
 800ff54:	fab2 f282 	clz	r2, r2
 800ff58:	fabc fc8c 	clz	ip, ip
 800ff5c:	0952      	lsrs	r2, r2, #5
 800ff5e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800ff62:	0052      	lsls	r2, r2, #1
 800ff64:	f880 c001 	strb.w	ip, [r0, #1]
 800ff68:	7002      	strb	r2, [r0, #0]
 800ff6a:	4770      	bx	lr

0800ff6c <generate_type_name>:
 800ff6c:	b530      	push	{r4, r5, lr}
 800ff6e:	2300      	movs	r3, #0
 800ff70:	700b      	strb	r3, [r1, #0]
 800ff72:	6803      	ldr	r3, [r0, #0]
 800ff74:	b087      	sub	sp, #28
 800ff76:	4614      	mov	r4, r2
 800ff78:	b1d3      	cbz	r3, 800ffb0 <generate_type_name+0x44>
 800ff7a:	4a0f      	ldr	r2, [pc, #60]	@ (800ffb8 <generate_type_name+0x4c>)
 800ff7c:	4615      	mov	r5, r2
 800ff7e:	9203      	str	r2, [sp, #12]
 800ff80:	9500      	str	r5, [sp, #0]
 800ff82:	6842      	ldr	r2, [r0, #4]
 800ff84:	480d      	ldr	r0, [pc, #52]	@ (800ffbc <generate_type_name+0x50>)
 800ff86:	9001      	str	r0, [sp, #4]
 800ff88:	4608      	mov	r0, r1
 800ff8a:	490d      	ldr	r1, [pc, #52]	@ (800ffc0 <generate_type_name+0x54>)
 800ff8c:	9204      	str	r2, [sp, #16]
 800ff8e:	9105      	str	r1, [sp, #20]
 800ff90:	9102      	str	r1, [sp, #8]
 800ff92:	4a0c      	ldr	r2, [pc, #48]	@ (800ffc4 <generate_type_name+0x58>)
 800ff94:	4621      	mov	r1, r4
 800ff96:	f00c fc67 	bl	801c868 <sniprintf>
 800ff9a:	2800      	cmp	r0, #0
 800ff9c:	db05      	blt.n	800ffaa <generate_type_name+0x3e>
 800ff9e:	4284      	cmp	r4, r0
 800ffa0:	bfd4      	ite	le
 800ffa2:	2000      	movle	r0, #0
 800ffa4:	2001      	movgt	r0, #1
 800ffa6:	b007      	add	sp, #28
 800ffa8:	bd30      	pop	{r4, r5, pc}
 800ffaa:	2000      	movs	r0, #0
 800ffac:	b007      	add	sp, #28
 800ffae:	bd30      	pop	{r4, r5, pc}
 800ffb0:	4b05      	ldr	r3, [pc, #20]	@ (800ffc8 <generate_type_name+0x5c>)
 800ffb2:	4a01      	ldr	r2, [pc, #4]	@ (800ffb8 <generate_type_name+0x4c>)
 800ffb4:	461d      	mov	r5, r3
 800ffb6:	e7e2      	b.n	800ff7e <generate_type_name+0x12>
 800ffb8:	0801f640 	.word	0x0801f640
 800ffbc:	0801f658 	.word	0x0801f658
 800ffc0:	0801f654 	.word	0x0801f654
 800ffc4:	0801f644 	.word	0x0801f644
 800ffc8:	0801fbf4 	.word	0x0801fbf4

0800ffcc <generate_topic_name>:
 800ffcc:	b510      	push	{r4, lr}
 800ffce:	b082      	sub	sp, #8
 800ffd0:	4614      	mov	r4, r2
 800ffd2:	9000      	str	r0, [sp, #0]
 800ffd4:	4b08      	ldr	r3, [pc, #32]	@ (800fff8 <generate_topic_name+0x2c>)
 800ffd6:	4a09      	ldr	r2, [pc, #36]	@ (800fffc <generate_topic_name+0x30>)
 800ffd8:	4608      	mov	r0, r1
 800ffda:	4621      	mov	r1, r4
 800ffdc:	f00c fc44 	bl	801c868 <sniprintf>
 800ffe0:	2800      	cmp	r0, #0
 800ffe2:	db05      	blt.n	800fff0 <generate_topic_name+0x24>
 800ffe4:	4284      	cmp	r4, r0
 800ffe6:	bfd4      	ite	le
 800ffe8:	2000      	movle	r0, #0
 800ffea:	2001      	movgt	r0, #1
 800ffec:	b002      	add	sp, #8
 800ffee:	bd10      	pop	{r4, pc}
 800fff0:	2000      	movs	r0, #0
 800fff2:	b002      	add	sp, #8
 800fff4:	bd10      	pop	{r4, pc}
 800fff6:	bf00      	nop
 800fff8:	08020094 	.word	0x08020094
 800fffc:	0801f65c 	.word	0x0801f65c

08010000 <is_uxrce_rmw_identifier_valid>:
 8010000:	b510      	push	{r4, lr}
 8010002:	4604      	mov	r4, r0
 8010004:	b140      	cbz	r0, 8010018 <is_uxrce_rmw_identifier_valid+0x18>
 8010006:	f007 fd6f 	bl	8017ae8 <rmw_get_implementation_identifier>
 801000a:	4601      	mov	r1, r0
 801000c:	4620      	mov	r0, r4
 801000e:	f7f0 f8e7 	bl	80001e0 <strcmp>
 8010012:	fab0 f080 	clz	r0, r0
 8010016:	0940      	lsrs	r0, r0, #5
 8010018:	bd10      	pop	{r4, pc}
 801001a:	bf00      	nop

0801001c <get_message_typesupport_handle>:
 801001c:	6883      	ldr	r3, [r0, #8]
 801001e:	4718      	bx	r3

08010020 <get_message_typesupport_handle_function>:
 8010020:	b510      	push	{r4, lr}
 8010022:	4604      	mov	r4, r0
 8010024:	6800      	ldr	r0, [r0, #0]
 8010026:	f7f0 f8db 	bl	80001e0 <strcmp>
 801002a:	2800      	cmp	r0, #0
 801002c:	bf0c      	ite	eq
 801002e:	4620      	moveq	r0, r4
 8010030:	2000      	movne	r0, #0
 8010032:	bd10      	pop	{r4, pc}

08010034 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8010034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010038:	6805      	ldr	r5, [r0, #0]
 801003a:	4604      	mov	r4, r0
 801003c:	4628      	mov	r0, r5
 801003e:	460e      	mov	r6, r1
 8010040:	f7f0 f8ce 	bl	80001e0 <strcmp>
 8010044:	b308      	cbz	r0, 801008a <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 8010046:	4b12      	ldr	r3, [pc, #72]	@ (8010090 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 8010048:	4628      	mov	r0, r5
 801004a:	6819      	ldr	r1, [r3, #0]
 801004c:	f7f0 f8c8 	bl	80001e0 <strcmp>
 8010050:	4605      	mov	r5, r0
 8010052:	b980      	cbnz	r0, 8010076 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 8010054:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8010058:	f8d8 4000 	ldr.w	r4, [r8]
 801005c:	b1ac      	cbz	r4, 801008a <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 801005e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8010062:	3f04      	subs	r7, #4
 8010064:	f857 0f04 	ldr.w	r0, [r7, #4]!
 8010068:	4631      	mov	r1, r6
 801006a:	f7f0 f8b9 	bl	80001e0 <strcmp>
 801006e:	b128      	cbz	r0, 801007c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 8010070:	3501      	adds	r5, #1
 8010072:	42a5      	cmp	r5, r4
 8010074:	d1f6      	bne.n	8010064 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 8010076:	2000      	movs	r0, #0
 8010078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801007c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8010080:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8010084:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010088:	4718      	bx	r3
 801008a:	4620      	mov	r0, r4
 801008c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010090:	20000404 	.word	0x20000404

08010094 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 8010094:	f008 be9e 	b.w	8018dd4 <std_msgs__msg__Header__init>

08010098 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 8010098:	f008 bebc 	b.w	8018e14 <std_msgs__msg__Header__fini>

0801009c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 801009c:	b508      	push	{r3, lr}
 801009e:	f000 f9bb 	bl	8010418 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80100a2:	4b06      	ldr	r3, [pc, #24]	@ (80100bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 80100a4:	4906      	ldr	r1, [pc, #24]	@ (80100c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 80100a6:	681a      	ldr	r2, [r3, #0]
 80100a8:	60c8      	str	r0, [r1, #12]
 80100aa:	b10a      	cbz	r2, 80100b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 80100ac:	4803      	ldr	r0, [pc, #12]	@ (80100bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 80100ae:	bd08      	pop	{r3, pc}
 80100b0:	4a04      	ldr	r2, [pc, #16]	@ (80100c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 80100b2:	4802      	ldr	r0, [pc, #8]	@ (80100bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 80100b4:	6812      	ldr	r2, [r2, #0]
 80100b6:	601a      	str	r2, [r3, #0]
 80100b8:	bd08      	pop	{r3, pc}
 80100ba:	bf00      	nop
 80100bc:	2000040c 	.word	0x2000040c
 80100c0:	20000424 	.word	0x20000424
 80100c4:	20000408 	.word	0x20000408

080100c8 <_Header__max_serialized_size>:
 80100c8:	b500      	push	{lr}
 80100ca:	b083      	sub	sp, #12
 80100cc:	2301      	movs	r3, #1
 80100ce:	2100      	movs	r1, #0
 80100d0:	f10d 0007 	add.w	r0, sp, #7
 80100d4:	f88d 3007 	strb.w	r3, [sp, #7]
 80100d8:	f000 f9fc 	bl	80104d4 <max_serialized_size_builtin_interfaces__msg__Time>
 80100dc:	b003      	add	sp, #12
 80100de:	f85d fb04 	ldr.w	pc, [sp], #4
 80100e2:	bf00      	nop

080100e4 <get_serialized_size_std_msgs__msg__Header>:
 80100e4:	b570      	push	{r4, r5, r6, lr}
 80100e6:	4605      	mov	r5, r0
 80100e8:	b168      	cbz	r0, 8010106 <get_serialized_size_std_msgs__msg__Header+0x22>
 80100ea:	460c      	mov	r4, r1
 80100ec:	f000 f9a2 	bl	8010434 <get_serialized_size_builtin_interfaces__msg__Time>
 80100f0:	1826      	adds	r6, r4, r0
 80100f2:	2104      	movs	r1, #4
 80100f4:	4630      	mov	r0, r6
 80100f6:	f7fd ffe3 	bl	800e0c0 <ucdr_alignment>
 80100fa:	68eb      	ldr	r3, [r5, #12]
 80100fc:	f1c4 0405 	rsb	r4, r4, #5
 8010100:	441c      	add	r4, r3
 8010102:	4404      	add	r4, r0
 8010104:	19a0      	adds	r0, r4, r6
 8010106:	bd70      	pop	{r4, r5, r6, pc}

08010108 <_Header__cdr_deserialize>:
 8010108:	b5f0      	push	{r4, r5, r6, r7, lr}
 801010a:	460c      	mov	r4, r1
 801010c:	b083      	sub	sp, #12
 801010e:	b1e1      	cbz	r1, 801014a <_Header__cdr_deserialize+0x42>
 8010110:	4606      	mov	r6, r0
 8010112:	f000 f9f3 	bl	80104fc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010116:	6843      	ldr	r3, [r0, #4]
 8010118:	4621      	mov	r1, r4
 801011a:	68db      	ldr	r3, [r3, #12]
 801011c:	4630      	mov	r0, r6
 801011e:	4798      	blx	r3
 8010120:	6927      	ldr	r7, [r4, #16]
 8010122:	68a1      	ldr	r1, [r4, #8]
 8010124:	ab01      	add	r3, sp, #4
 8010126:	463a      	mov	r2, r7
 8010128:	4630      	mov	r0, r6
 801012a:	f000 ff75 	bl	8011018 <ucdr_deserialize_sequence_char>
 801012e:	9b01      	ldr	r3, [sp, #4]
 8010130:	4605      	mov	r5, r0
 8010132:	b920      	cbnz	r0, 801013e <_Header__cdr_deserialize+0x36>
 8010134:	429f      	cmp	r7, r3
 8010136:	d30c      	bcc.n	8010152 <_Header__cdr_deserialize+0x4a>
 8010138:	4628      	mov	r0, r5
 801013a:	b003      	add	sp, #12
 801013c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801013e:	b103      	cbz	r3, 8010142 <_Header__cdr_deserialize+0x3a>
 8010140:	3b01      	subs	r3, #1
 8010142:	4628      	mov	r0, r5
 8010144:	60e3      	str	r3, [r4, #12]
 8010146:	b003      	add	sp, #12
 8010148:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801014a:	460d      	mov	r5, r1
 801014c:	4628      	mov	r0, r5
 801014e:	b003      	add	sp, #12
 8010150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010152:	2101      	movs	r1, #1
 8010154:	75b0      	strb	r0, [r6, #22]
 8010156:	7571      	strb	r1, [r6, #21]
 8010158:	60e0      	str	r0, [r4, #12]
 801015a:	4630      	mov	r0, r6
 801015c:	f7fd ffc6 	bl	800e0ec <ucdr_align_to>
 8010160:	4630      	mov	r0, r6
 8010162:	9901      	ldr	r1, [sp, #4]
 8010164:	f7fd fff8 	bl	800e158 <ucdr_advance_buffer>
 8010168:	4628      	mov	r0, r5
 801016a:	b003      	add	sp, #12
 801016c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801016e:	bf00      	nop

08010170 <_Header__cdr_serialize>:
 8010170:	b1f8      	cbz	r0, 80101b2 <_Header__cdr_serialize+0x42>
 8010172:	b570      	push	{r4, r5, r6, lr}
 8010174:	4604      	mov	r4, r0
 8010176:	460d      	mov	r5, r1
 8010178:	f000 f9c0 	bl	80104fc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801017c:	6843      	ldr	r3, [r0, #4]
 801017e:	4629      	mov	r1, r5
 8010180:	689b      	ldr	r3, [r3, #8]
 8010182:	4620      	mov	r0, r4
 8010184:	4798      	blx	r3
 8010186:	68a6      	ldr	r6, [r4, #8]
 8010188:	b156      	cbz	r6, 80101a0 <_Header__cdr_serialize+0x30>
 801018a:	4630      	mov	r0, r6
 801018c:	f7f0 f888 	bl	80002a0 <strlen>
 8010190:	4631      	mov	r1, r6
 8010192:	60e0      	str	r0, [r4, #12]
 8010194:	1c42      	adds	r2, r0, #1
 8010196:	4628      	mov	r0, r5
 8010198:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801019c:	f000 bf2a 	b.w	8010ff4 <ucdr_serialize_sequence_char>
 80101a0:	4630      	mov	r0, r6
 80101a2:	60e0      	str	r0, [r4, #12]
 80101a4:	4632      	mov	r2, r6
 80101a6:	4631      	mov	r1, r6
 80101a8:	4628      	mov	r0, r5
 80101aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80101ae:	f000 bf21 	b.w	8010ff4 <ucdr_serialize_sequence_char>
 80101b2:	4770      	bx	lr

080101b4 <_Header__get_serialized_size>:
 80101b4:	b538      	push	{r3, r4, r5, lr}
 80101b6:	4604      	mov	r4, r0
 80101b8:	b150      	cbz	r0, 80101d0 <_Header__get_serialized_size+0x1c>
 80101ba:	2100      	movs	r1, #0
 80101bc:	f000 f93a 	bl	8010434 <get_serialized_size_builtin_interfaces__msg__Time>
 80101c0:	2104      	movs	r1, #4
 80101c2:	4605      	mov	r5, r0
 80101c4:	f7fd ff7c 	bl	800e0c0 <ucdr_alignment>
 80101c8:	68e4      	ldr	r4, [r4, #12]
 80101ca:	3405      	adds	r4, #5
 80101cc:	442c      	add	r4, r5
 80101ce:	4420      	add	r0, r4
 80101d0:	bd38      	pop	{r3, r4, r5, pc}
 80101d2:	bf00      	nop

080101d4 <max_serialized_size_std_msgs__msg__Header>:
 80101d4:	b510      	push	{r4, lr}
 80101d6:	2301      	movs	r3, #1
 80101d8:	4604      	mov	r4, r0
 80101da:	7003      	strb	r3, [r0, #0]
 80101dc:	f000 f97a 	bl	80104d4 <max_serialized_size_builtin_interfaces__msg__Time>
 80101e0:	2300      	movs	r3, #0
 80101e2:	7023      	strb	r3, [r4, #0]
 80101e4:	bd10      	pop	{r4, pc}
 80101e6:	bf00      	nop

080101e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 80101e8:	4800      	ldr	r0, [pc, #0]	@ (80101ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 80101ea:	4770      	bx	lr
 80101ec:	2000049c 	.word	0x2000049c

080101f0 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 80101f0:	4b04      	ldr	r3, [pc, #16]	@ (8010204 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 80101f2:	681a      	ldr	r2, [r3, #0]
 80101f4:	b10a      	cbz	r2, 80101fa <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xa>
 80101f6:	4803      	ldr	r0, [pc, #12]	@ (8010204 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 80101f8:	4770      	bx	lr
 80101fa:	4a03      	ldr	r2, [pc, #12]	@ (8010208 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x18>)
 80101fc:	4801      	ldr	r0, [pc, #4]	@ (8010204 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 80101fe:	6812      	ldr	r2, [r2, #0]
 8010200:	601a      	str	r2, [r3, #0]
 8010202:	4770      	bx	lr
 8010204:	200004d0 	.word	0x200004d0
 8010208:	20000404 	.word	0x20000404

0801020c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 801020c:	4a02      	ldr	r2, [pc, #8]	@ (8010218 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xc>)
 801020e:	4b03      	ldr	r3, [pc, #12]	@ (801021c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x10>)
 8010210:	6812      	ldr	r2, [r2, #0]
 8010212:	601a      	str	r2, [r3, #0]
 8010214:	4770      	bx	lr
 8010216:	bf00      	nop
 8010218:	20000404 	.word	0x20000404
 801021c:	200004d0 	.word	0x200004d0

08010220 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__size_function__TFMessage__transforms>:
 8010220:	6840      	ldr	r0, [r0, #4]
 8010222:	4770      	bx	lr

08010224 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_const_function__TFMessage__transforms>:
 8010224:	6803      	ldr	r3, [r0, #0]
 8010226:	2058      	movs	r0, #88	@ 0x58
 8010228:	fb00 3001 	mla	r0, r0, r1, r3
 801022c:	4770      	bx	lr
 801022e:	bf00      	nop

08010230 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__fetch_function__TFMessage__transforms>:
 8010230:	b508      	push	{r3, lr}
 8010232:	6800      	ldr	r0, [r0, #0]
 8010234:	4613      	mov	r3, r2
 8010236:	2258      	movs	r2, #88	@ 0x58
 8010238:	fb02 0101 	mla	r1, r2, r1, r0
 801023c:	4618      	mov	r0, r3
 801023e:	f00c fdc0 	bl	801cdc2 <memcpy>
 8010242:	bd08      	pop	{r3, pc}

08010244 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__assign_function__TFMessage__transforms>:
 8010244:	b508      	push	{r3, lr}
 8010246:	6800      	ldr	r0, [r0, #0]
 8010248:	468c      	mov	ip, r1
 801024a:	4611      	mov	r1, r2
 801024c:	2258      	movs	r2, #88	@ 0x58
 801024e:	fb02 000c 	mla	r0, r2, ip, r0
 8010252:	f00c fdb6 	bl	801cdc2 <memcpy>
 8010256:	bd08      	pop	{r3, pc}

08010258 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_init_function>:
 8010258:	f008 bea4 	b.w	8018fa4 <tf2_msgs__msg__TFMessage__init>

0801025c <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_fini_function>:
 801025c:	f008 beb2 	b.w	8018fc4 <tf2_msgs__msg__TFMessage__fini>

08010260 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__resize_function__TFMessage__transforms>:
 8010260:	b538      	push	{r3, r4, r5, lr}
 8010262:	4604      	mov	r4, r0
 8010264:	460d      	mov	r5, r1
 8010266:	f000 fa0d 	bl	8010684 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 801026a:	4629      	mov	r1, r5
 801026c:	4620      	mov	r0, r4
 801026e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010272:	f000 b98f 	b.w	8010594 <geometry_msgs__msg__TransformStamped__Sequence__init>
 8010276:	bf00      	nop

08010278 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_function__TFMessage__transforms>:
 8010278:	6803      	ldr	r3, [r0, #0]
 801027a:	2058      	movs	r0, #88	@ 0x58
 801027c:	fb00 3001 	mla	r0, r0, r1, r3
 8010280:	4770      	bx	lr
 8010282:	bf00      	nop

08010284 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 8010284:	b508      	push	{r3, lr}
 8010286:	f000 fb0f 	bl	80108a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 801028a:	4b06      	ldr	r3, [pc, #24]	@ (80102a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 801028c:	4906      	ldr	r1, [pc, #24]	@ (80102a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x24>)
 801028e:	681a      	ldr	r2, [r3, #0]
 8010290:	60c8      	str	r0, [r1, #12]
 8010292:	b10a      	cbz	r2, 8010298 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>
 8010294:	4803      	ldr	r0, [pc, #12]	@ (80102a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 8010296:	bd08      	pop	{r3, pc}
 8010298:	4a04      	ldr	r2, [pc, #16]	@ (80102ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x28>)
 801029a:	4802      	ldr	r0, [pc, #8]	@ (80102a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 801029c:	6812      	ldr	r2, [r2, #0]
 801029e:	601a      	str	r2, [r3, #0]
 80102a0:	bd08      	pop	{r3, pc}
 80102a2:	bf00      	nop
 80102a4:	200004f0 	.word	0x200004f0
 80102a8:	20000508 	.word	0x20000508
 80102ac:	20000408 	.word	0x20000408

080102b0 <_TFMessage__max_serialized_size>:
 80102b0:	2000      	movs	r0, #0
 80102b2:	4770      	bx	lr

080102b4 <_TFMessage__cdr_deserialize>:
 80102b4:	b319      	cbz	r1, 80102fe <_TFMessage__cdr_deserialize+0x4a>
 80102b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80102b8:	460e      	mov	r6, r1
 80102ba:	b083      	sub	sp, #12
 80102bc:	a901      	add	r1, sp, #4
 80102be:	4607      	mov	r7, r0
 80102c0:	f7fc ff80 	bl	800d1c4 <ucdr_deserialize_uint32_t>
 80102c4:	9b01      	ldr	r3, [sp, #4]
 80102c6:	68b2      	ldr	r2, [r6, #8]
 80102c8:	429a      	cmp	r2, r3
 80102ca:	d315      	bcc.n	80102f8 <_TFMessage__cdr_deserialize+0x44>
 80102cc:	6073      	str	r3, [r6, #4]
 80102ce:	b18b      	cbz	r3, 80102f4 <_TFMessage__cdr_deserialize+0x40>
 80102d0:	2400      	movs	r4, #0
 80102d2:	4625      	mov	r5, r4
 80102d4:	e002      	b.n	80102dc <_TFMessage__cdr_deserialize+0x28>
 80102d6:	9b01      	ldr	r3, [sp, #4]
 80102d8:	42ab      	cmp	r3, r5
 80102da:	d90b      	bls.n	80102f4 <_TFMessage__cdr_deserialize+0x40>
 80102dc:	f000 fc40 	bl	8010b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 80102e0:	6831      	ldr	r1, [r6, #0]
 80102e2:	6843      	ldr	r3, [r0, #4]
 80102e4:	4421      	add	r1, r4
 80102e6:	68db      	ldr	r3, [r3, #12]
 80102e8:	4638      	mov	r0, r7
 80102ea:	4798      	blx	r3
 80102ec:	3501      	adds	r5, #1
 80102ee:	3458      	adds	r4, #88	@ 0x58
 80102f0:	2800      	cmp	r0, #0
 80102f2:	d1f0      	bne.n	80102d6 <_TFMessage__cdr_deserialize+0x22>
 80102f4:	b003      	add	sp, #12
 80102f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102f8:	2000      	movs	r0, #0
 80102fa:	b003      	add	sp, #12
 80102fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102fe:	2000      	movs	r0, #0
 8010300:	4770      	bx	lr
 8010302:	bf00      	nop

08010304 <_TFMessage__cdr_serialize>:
 8010304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010308:	b1d8      	cbz	r0, 8010342 <_TFMessage__cdr_serialize+0x3e>
 801030a:	6847      	ldr	r7, [r0, #4]
 801030c:	460e      	mov	r6, r1
 801030e:	4605      	mov	r5, r0
 8010310:	4608      	mov	r0, r1
 8010312:	4639      	mov	r1, r7
 8010314:	f7fc fe2c 	bl	800cf70 <ucdr_serialize_uint32_t>
 8010318:	4680      	mov	r8, r0
 801031a:	b190      	cbz	r0, 8010342 <_TFMessage__cdr_serialize+0x3e>
 801031c:	b19f      	cbz	r7, 8010346 <_TFMessage__cdr_serialize+0x42>
 801031e:	2400      	movs	r4, #0
 8010320:	f04f 0958 	mov.w	r9, #88	@ 0x58
 8010324:	e002      	b.n	801032c <_TFMessage__cdr_serialize+0x28>
 8010326:	3401      	adds	r4, #1
 8010328:	42a7      	cmp	r7, r4
 801032a:	d00c      	beq.n	8010346 <_TFMessage__cdr_serialize+0x42>
 801032c:	f000 fc18 	bl	8010b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 8010330:	682a      	ldr	r2, [r5, #0]
 8010332:	6843      	ldr	r3, [r0, #4]
 8010334:	4631      	mov	r1, r6
 8010336:	689b      	ldr	r3, [r3, #8]
 8010338:	fb09 2004 	mla	r0, r9, r4, r2
 801033c:	4798      	blx	r3
 801033e:	2800      	cmp	r0, #0
 8010340:	d1f1      	bne.n	8010326 <_TFMessage__cdr_serialize+0x22>
 8010342:	f04f 0800 	mov.w	r8, #0
 8010346:	4640      	mov	r0, r8
 8010348:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801034c <get_serialized_size_tf2_msgs__msg__TFMessage>:
 801034c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010350:	4606      	mov	r6, r0
 8010352:	b338      	cbz	r0, 80103a4 <get_serialized_size_tf2_msgs__msg__TFMessage+0x58>
 8010354:	4689      	mov	r9, r1
 8010356:	4648      	mov	r0, r9
 8010358:	2104      	movs	r1, #4
 801035a:	6877      	ldr	r7, [r6, #4]
 801035c:	f7fd feb0 	bl	800e0c0 <ucdr_alignment>
 8010360:	f109 0504 	add.w	r5, r9, #4
 8010364:	4405      	add	r5, r0
 8010366:	b1df      	cbz	r7, 80103a0 <get_serialized_size_tf2_msgs__msg__TFMessage+0x54>
 8010368:	f04f 0a00 	mov.w	sl, #0
 801036c:	f04f 0858 	mov.w	r8, #88	@ 0x58
 8010370:	f000 fbf6 	bl	8010b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 8010374:	6832      	ldr	r2, [r6, #0]
 8010376:	6843      	ldr	r3, [r0, #4]
 8010378:	4629      	mov	r1, r5
 801037a:	fb08 200a 	mla	r0, r8, sl, r2
 801037e:	695b      	ldr	r3, [r3, #20]
 8010380:	4798      	blx	r3
 8010382:	2804      	cmp	r0, #4
 8010384:	4601      	mov	r1, r0
 8010386:	4604      	mov	r4, r0
 8010388:	bf28      	it	cs
 801038a:	2104      	movcs	r1, #4
 801038c:	4628      	mov	r0, r5
 801038e:	f7fd fe97 	bl	800e0c0 <ucdr_alignment>
 8010392:	f10a 0a01 	add.w	sl, sl, #1
 8010396:	442c      	add	r4, r5
 8010398:	4557      	cmp	r7, sl
 801039a:	eb00 0504 	add.w	r5, r0, r4
 801039e:	d1e7      	bne.n	8010370 <get_serialized_size_tf2_msgs__msg__TFMessage+0x24>
 80103a0:	eba5 0009 	sub.w	r0, r5, r9
 80103a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080103a8 <_TFMessage__get_serialized_size>:
 80103a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103ac:	4607      	mov	r7, r0
 80103ae:	b330      	cbz	r0, 80103fe <_TFMessage__get_serialized_size+0x56>
 80103b0:	2104      	movs	r1, #4
 80103b2:	2000      	movs	r0, #0
 80103b4:	f8d7 8004 	ldr.w	r8, [r7, #4]
 80103b8:	f7fd fe82 	bl	800e0c0 <ucdr_alignment>
 80103bc:	1d05      	adds	r5, r0, #4
 80103be:	f1b8 0f00 	cmp.w	r8, #0
 80103c2:	d019      	beq.n	80103f8 <_TFMessage__get_serialized_size+0x50>
 80103c4:	2600      	movs	r6, #0
 80103c6:	f04f 0958 	mov.w	r9, #88	@ 0x58
 80103ca:	f000 fbc9 	bl	8010b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 80103ce:	683a      	ldr	r2, [r7, #0]
 80103d0:	6843      	ldr	r3, [r0, #4]
 80103d2:	4629      	mov	r1, r5
 80103d4:	fb09 2006 	mla	r0, r9, r6, r2
 80103d8:	695b      	ldr	r3, [r3, #20]
 80103da:	4798      	blx	r3
 80103dc:	2804      	cmp	r0, #4
 80103de:	4601      	mov	r1, r0
 80103e0:	4604      	mov	r4, r0
 80103e2:	bf28      	it	cs
 80103e4:	2104      	movcs	r1, #4
 80103e6:	4628      	mov	r0, r5
 80103e8:	f7fd fe6a 	bl	800e0c0 <ucdr_alignment>
 80103ec:	3601      	adds	r6, #1
 80103ee:	442c      	add	r4, r5
 80103f0:	45b0      	cmp	r8, r6
 80103f2:	eb00 0504 	add.w	r5, r0, r4
 80103f6:	d1e8      	bne.n	80103ca <_TFMessage__get_serialized_size+0x22>
 80103f8:	4628      	mov	r0, r5
 80103fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80103fe:	4605      	mov	r5, r0
 8010400:	4628      	mov	r0, r5
 8010402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010406:	bf00      	nop

08010408 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 8010408:	4800      	ldr	r0, [pc, #0]	@ (801040c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x4>)
 801040a:	4770      	bx	lr
 801040c:	20000544 	.word	0x20000544

08010410 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 8010410:	f008 be0c 	b.w	801902c <builtin_interfaces__msg__Time__init>

08010414 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 8010414:	f008 be0e 	b.w	8019034 <builtin_interfaces__msg__Time__fini>

08010418 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8010418:	4b04      	ldr	r3, [pc, #16]	@ (801042c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 801041a:	681a      	ldr	r2, [r3, #0]
 801041c:	b10a      	cbz	r2, 8010422 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 801041e:	4803      	ldr	r0, [pc, #12]	@ (801042c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8010420:	4770      	bx	lr
 8010422:	4a03      	ldr	r2, [pc, #12]	@ (8010430 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 8010424:	4801      	ldr	r0, [pc, #4]	@ (801042c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8010426:	6812      	ldr	r2, [r2, #0]
 8010428:	601a      	str	r2, [r3, #0]
 801042a:	4770      	bx	lr
 801042c:	20000578 	.word	0x20000578
 8010430:	20000408 	.word	0x20000408

08010434 <get_serialized_size_builtin_interfaces__msg__Time>:
 8010434:	b180      	cbz	r0, 8010458 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8010436:	b538      	push	{r3, r4, r5, lr}
 8010438:	460d      	mov	r5, r1
 801043a:	4628      	mov	r0, r5
 801043c:	2104      	movs	r1, #4
 801043e:	f7fd fe3f 	bl	800e0c0 <ucdr_alignment>
 8010442:	2104      	movs	r1, #4
 8010444:	186c      	adds	r4, r5, r1
 8010446:	4404      	add	r4, r0
 8010448:	4620      	mov	r0, r4
 801044a:	f7fd fe39 	bl	800e0c0 <ucdr_alignment>
 801044e:	f1c5 0504 	rsb	r5, r5, #4
 8010452:	4405      	add	r5, r0
 8010454:	1928      	adds	r0, r5, r4
 8010456:	bd38      	pop	{r3, r4, r5, pc}
 8010458:	4770      	bx	lr
 801045a:	bf00      	nop

0801045c <_Time__cdr_deserialize>:
 801045c:	b538      	push	{r3, r4, r5, lr}
 801045e:	460c      	mov	r4, r1
 8010460:	b141      	cbz	r1, 8010474 <_Time__cdr_deserialize+0x18>
 8010462:	4605      	mov	r5, r0
 8010464:	f7fd fa30 	bl	800d8c8 <ucdr_deserialize_int32_t>
 8010468:	1d21      	adds	r1, r4, #4
 801046a:	4628      	mov	r0, r5
 801046c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010470:	f7fc bea8 	b.w	800d1c4 <ucdr_deserialize_uint32_t>
 8010474:	4608      	mov	r0, r1
 8010476:	bd38      	pop	{r3, r4, r5, pc}

08010478 <_Time__cdr_serialize>:
 8010478:	b160      	cbz	r0, 8010494 <_Time__cdr_serialize+0x1c>
 801047a:	b538      	push	{r3, r4, r5, lr}
 801047c:	460d      	mov	r5, r1
 801047e:	4604      	mov	r4, r0
 8010480:	6801      	ldr	r1, [r0, #0]
 8010482:	4628      	mov	r0, r5
 8010484:	f7fd f986 	bl	800d794 <ucdr_serialize_int32_t>
 8010488:	6861      	ldr	r1, [r4, #4]
 801048a:	4628      	mov	r0, r5
 801048c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010490:	f7fc bd6e 	b.w	800cf70 <ucdr_serialize_uint32_t>
 8010494:	4770      	bx	lr
 8010496:	bf00      	nop

08010498 <_Time__get_serialized_size>:
 8010498:	b160      	cbz	r0, 80104b4 <_Time__get_serialized_size+0x1c>
 801049a:	b510      	push	{r4, lr}
 801049c:	2104      	movs	r1, #4
 801049e:	2000      	movs	r0, #0
 80104a0:	f7fd fe0e 	bl	800e0c0 <ucdr_alignment>
 80104a4:	1d04      	adds	r4, r0, #4
 80104a6:	2104      	movs	r1, #4
 80104a8:	4620      	mov	r0, r4
 80104aa:	f7fd fe09 	bl	800e0c0 <ucdr_alignment>
 80104ae:	3004      	adds	r0, #4
 80104b0:	4420      	add	r0, r4
 80104b2:	bd10      	pop	{r4, pc}
 80104b4:	4770      	bx	lr
 80104b6:	bf00      	nop

080104b8 <_Time__max_serialized_size>:
 80104b8:	b510      	push	{r4, lr}
 80104ba:	2104      	movs	r1, #4
 80104bc:	2000      	movs	r0, #0
 80104be:	f7fd fdff 	bl	800e0c0 <ucdr_alignment>
 80104c2:	1d04      	adds	r4, r0, #4
 80104c4:	2104      	movs	r1, #4
 80104c6:	4620      	mov	r0, r4
 80104c8:	f7fd fdfa 	bl	800e0c0 <ucdr_alignment>
 80104cc:	3004      	adds	r0, #4
 80104ce:	4420      	add	r0, r4
 80104d0:	bd10      	pop	{r4, pc}
 80104d2:	bf00      	nop

080104d4 <max_serialized_size_builtin_interfaces__msg__Time>:
 80104d4:	b538      	push	{r3, r4, r5, lr}
 80104d6:	460c      	mov	r4, r1
 80104d8:	2301      	movs	r3, #1
 80104da:	7003      	strb	r3, [r0, #0]
 80104dc:	2104      	movs	r1, #4
 80104de:	4620      	mov	r0, r4
 80104e0:	f7fd fdee 	bl	800e0c0 <ucdr_alignment>
 80104e4:	2104      	movs	r1, #4
 80104e6:	1863      	adds	r3, r4, r1
 80104e8:	18c5      	adds	r5, r0, r3
 80104ea:	4628      	mov	r0, r5
 80104ec:	f7fd fde8 	bl	800e0c0 <ucdr_alignment>
 80104f0:	f1c4 0404 	rsb	r4, r4, #4
 80104f4:	4420      	add	r0, r4
 80104f6:	4428      	add	r0, r5
 80104f8:	bd38      	pop	{r3, r4, r5, pc}
 80104fa:	bf00      	nop

080104fc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80104fc:	4800      	ldr	r0, [pc, #0]	@ (8010500 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 80104fe:	4770      	bx	lr
 8010500:	20000608 	.word	0x20000608

08010504 <geometry_msgs__msg__TransformStamped__init>:
 8010504:	b398      	cbz	r0, 801056e <geometry_msgs__msg__TransformStamped__init+0x6a>
 8010506:	b570      	push	{r4, r5, r6, lr}
 8010508:	4604      	mov	r4, r0
 801050a:	f008 fc63 	bl	8018dd4 <std_msgs__msg__Header__init>
 801050e:	b160      	cbz	r0, 801052a <geometry_msgs__msg__TransformStamped__init+0x26>
 8010510:	f104 0514 	add.w	r5, r4, #20
 8010514:	4628      	mov	r0, r5
 8010516:	f008 fbb3 	bl	8018c80 <rosidl_runtime_c__String__init>
 801051a:	b1e8      	cbz	r0, 8010558 <geometry_msgs__msg__TransformStamped__init+0x54>
 801051c:	f104 0620 	add.w	r6, r4, #32
 8010520:	4630      	mov	r0, r6
 8010522:	f008 ff33 	bl	801938c <geometry_msgs__msg__Transform__init>
 8010526:	b168      	cbz	r0, 8010544 <geometry_msgs__msg__TransformStamped__init+0x40>
 8010528:	bd70      	pop	{r4, r5, r6, pc}
 801052a:	4620      	mov	r0, r4
 801052c:	f008 fc72 	bl	8018e14 <std_msgs__msg__Header__fini>
 8010530:	f104 0014 	add.w	r0, r4, #20
 8010534:	f008 fbbe 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8010538:	f104 0020 	add.w	r0, r4, #32
 801053c:	f008 ff46 	bl	80193cc <geometry_msgs__msg__Transform__fini>
 8010540:	2000      	movs	r0, #0
 8010542:	bd70      	pop	{r4, r5, r6, pc}
 8010544:	4620      	mov	r0, r4
 8010546:	f008 fc65 	bl	8018e14 <std_msgs__msg__Header__fini>
 801054a:	4628      	mov	r0, r5
 801054c:	f008 fbb2 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8010550:	4630      	mov	r0, r6
 8010552:	f008 ff3b 	bl	80193cc <geometry_msgs__msg__Transform__fini>
 8010556:	e7f3      	b.n	8010540 <geometry_msgs__msg__TransformStamped__init+0x3c>
 8010558:	4620      	mov	r0, r4
 801055a:	f008 fc5b 	bl	8018e14 <std_msgs__msg__Header__fini>
 801055e:	4628      	mov	r0, r5
 8010560:	f008 fba8 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8010564:	f104 0020 	add.w	r0, r4, #32
 8010568:	f008 ff30 	bl	80193cc <geometry_msgs__msg__Transform__fini>
 801056c:	e7e8      	b.n	8010540 <geometry_msgs__msg__TransformStamped__init+0x3c>
 801056e:	2000      	movs	r0, #0
 8010570:	4770      	bx	lr
 8010572:	bf00      	nop

08010574 <geometry_msgs__msg__TransformStamped__fini>:
 8010574:	b168      	cbz	r0, 8010592 <geometry_msgs__msg__TransformStamped__fini+0x1e>
 8010576:	b510      	push	{r4, lr}
 8010578:	4604      	mov	r4, r0
 801057a:	f008 fc4b 	bl	8018e14 <std_msgs__msg__Header__fini>
 801057e:	f104 0014 	add.w	r0, r4, #20
 8010582:	f008 fb97 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8010586:	f104 0020 	add.w	r0, r4, #32
 801058a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801058e:	f008 bf1d 	b.w	80193cc <geometry_msgs__msg__Transform__fini>
 8010592:	4770      	bx	lr

08010594 <geometry_msgs__msg__TransformStamped__Sequence__init>:
 8010594:	2800      	cmp	r0, #0
 8010596:	d072      	beq.n	801067e <geometry_msgs__msg__TransformStamped__Sequence__init+0xea>
 8010598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801059c:	b087      	sub	sp, #28
 801059e:	460e      	mov	r6, r1
 80105a0:	4607      	mov	r7, r0
 80105a2:	a801      	add	r0, sp, #4
 80105a4:	f7fe ff24 	bl	800f3f0 <rcutils_get_default_allocator>
 80105a8:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80105ac:	2e00      	cmp	r6, #0
 80105ae:	d049      	beq.n	8010644 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb0>
 80105b0:	9b04      	ldr	r3, [sp, #16]
 80105b2:	464a      	mov	r2, r9
 80105b4:	2158      	movs	r1, #88	@ 0x58
 80105b6:	4630      	mov	r0, r6
 80105b8:	4798      	blx	r3
 80105ba:	4680      	mov	r8, r0
 80105bc:	2800      	cmp	r0, #0
 80105be:	d03f      	beq.n	8010640 <geometry_msgs__msg__TransformStamped__Sequence__init+0xac>
 80105c0:	4605      	mov	r5, r0
 80105c2:	2400      	movs	r4, #0
 80105c4:	e012      	b.n	80105ec <geometry_msgs__msg__TransformStamped__Sequence__init+0x58>
 80105c6:	f105 0a14 	add.w	sl, r5, #20
 80105ca:	4650      	mov	r0, sl
 80105cc:	f008 fb58 	bl	8018c80 <rosidl_runtime_c__String__init>
 80105d0:	2800      	cmp	r0, #0
 80105d2:	d03f      	beq.n	8010654 <geometry_msgs__msg__TransformStamped__Sequence__init+0xc0>
 80105d4:	f105 0b20 	add.w	fp, r5, #32
 80105d8:	4658      	mov	r0, fp
 80105da:	f008 fed7 	bl	801938c <geometry_msgs__msg__Transform__init>
 80105de:	2800      	cmp	r0, #0
 80105e0:	d043      	beq.n	801066a <geometry_msgs__msg__TransformStamped__Sequence__init+0xd6>
 80105e2:	3401      	adds	r4, #1
 80105e4:	42a6      	cmp	r6, r4
 80105e6:	f105 0558 	add.w	r5, r5, #88	@ 0x58
 80105ea:	d02c      	beq.n	8010646 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 80105ec:	4628      	mov	r0, r5
 80105ee:	f008 fbf1 	bl	8018dd4 <std_msgs__msg__Header__init>
 80105f2:	2800      	cmp	r0, #0
 80105f4:	d1e7      	bne.n	80105c6 <geometry_msgs__msg__TransformStamped__Sequence__init+0x32>
 80105f6:	4628      	mov	r0, r5
 80105f8:	f008 fc0c 	bl	8018e14 <std_msgs__msg__Header__fini>
 80105fc:	f105 0014 	add.w	r0, r5, #20
 8010600:	f008 fb58 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8010604:	f105 0020 	add.w	r0, r5, #32
 8010608:	f008 fee0 	bl	80193cc <geometry_msgs__msg__Transform__fini>
 801060c:	42a6      	cmp	r6, r4
 801060e:	d91a      	bls.n	8010646 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 8010610:	b194      	cbz	r4, 8010638 <geometry_msgs__msg__TransformStamped__Sequence__init+0xa4>
 8010612:	2358      	movs	r3, #88	@ 0x58
 8010614:	fb03 8404 	mla	r4, r3, r4, r8
 8010618:	3c58      	subs	r4, #88	@ 0x58
 801061a:	4620      	mov	r0, r4
 801061c:	f008 fbfa 	bl	8018e14 <std_msgs__msg__Header__fini>
 8010620:	f104 0014 	add.w	r0, r4, #20
 8010624:	f008 fb46 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8010628:	f104 0020 	add.w	r0, r4, #32
 801062c:	f008 fece 	bl	80193cc <geometry_msgs__msg__Transform__fini>
 8010630:	4544      	cmp	r4, r8
 8010632:	f1a4 0458 	sub.w	r4, r4, #88	@ 0x58
 8010636:	d1f0      	bne.n	801061a <geometry_msgs__msg__TransformStamped__Sequence__init+0x86>
 8010638:	9b02      	ldr	r3, [sp, #8]
 801063a:	4649      	mov	r1, r9
 801063c:	4640      	mov	r0, r8
 801063e:	4798      	blx	r3
 8010640:	2000      	movs	r0, #0
 8010642:	e004      	b.n	801064e <geometry_msgs__msg__TransformStamped__Sequence__init+0xba>
 8010644:	46b0      	mov	r8, r6
 8010646:	e9c7 8600 	strd	r8, r6, [r7]
 801064a:	60be      	str	r6, [r7, #8]
 801064c:	2001      	movs	r0, #1
 801064e:	b007      	add	sp, #28
 8010650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010654:	4628      	mov	r0, r5
 8010656:	f008 fbdd 	bl	8018e14 <std_msgs__msg__Header__fini>
 801065a:	4650      	mov	r0, sl
 801065c:	f008 fb2a 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8010660:	f105 0020 	add.w	r0, r5, #32
 8010664:	f008 feb2 	bl	80193cc <geometry_msgs__msg__Transform__fini>
 8010668:	e7d0      	b.n	801060c <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 801066a:	4628      	mov	r0, r5
 801066c:	f008 fbd2 	bl	8018e14 <std_msgs__msg__Header__fini>
 8010670:	4650      	mov	r0, sl
 8010672:	f008 fb1f 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8010676:	4658      	mov	r0, fp
 8010678:	f008 fea8 	bl	80193cc <geometry_msgs__msg__Transform__fini>
 801067c:	e7c6      	b.n	801060c <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 801067e:	2000      	movs	r0, #0
 8010680:	4770      	bx	lr
 8010682:	bf00      	nop

08010684 <geometry_msgs__msg__TransformStamped__Sequence__fini>:
 8010684:	b360      	cbz	r0, 80106e0 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x5c>
 8010686:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010688:	4606      	mov	r6, r0
 801068a:	b087      	sub	sp, #28
 801068c:	a801      	add	r0, sp, #4
 801068e:	f7fe feaf 	bl	800f3f0 <rcutils_get_default_allocator>
 8010692:	6833      	ldr	r3, [r6, #0]
 8010694:	b1f3      	cbz	r3, 80106d4 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x50>
 8010696:	68b2      	ldr	r2, [r6, #8]
 8010698:	b1a2      	cbz	r2, 80106c4 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 801069a:	2500      	movs	r5, #0
 801069c:	2758      	movs	r7, #88	@ 0x58
 801069e:	fb07 3405 	mla	r4, r7, r5, r3
 80106a2:	4620      	mov	r0, r4
 80106a4:	b1c4      	cbz	r4, 80106d8 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x54>
 80106a6:	f008 fbb5 	bl	8018e14 <std_msgs__msg__Header__fini>
 80106aa:	f104 0014 	add.w	r0, r4, #20
 80106ae:	f008 fb01 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 80106b2:	f104 0020 	add.w	r0, r4, #32
 80106b6:	f008 fe89 	bl	80193cc <geometry_msgs__msg__Transform__fini>
 80106ba:	68b2      	ldr	r2, [r6, #8]
 80106bc:	6833      	ldr	r3, [r6, #0]
 80106be:	3501      	adds	r5, #1
 80106c0:	4295      	cmp	r5, r2
 80106c2:	d3ec      	bcc.n	801069e <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 80106c4:	4618      	mov	r0, r3
 80106c6:	9a02      	ldr	r2, [sp, #8]
 80106c8:	9905      	ldr	r1, [sp, #20]
 80106ca:	4790      	blx	r2
 80106cc:	2300      	movs	r3, #0
 80106ce:	e9c6 3300 	strd	r3, r3, [r6]
 80106d2:	60b3      	str	r3, [r6, #8]
 80106d4:	b007      	add	sp, #28
 80106d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106d8:	3501      	adds	r5, #1
 80106da:	4295      	cmp	r5, r2
 80106dc:	d3df      	bcc.n	801069e <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 80106de:	e7f1      	b.n	80106c4 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 80106e0:	4770      	bx	lr
 80106e2:	bf00      	nop

080106e4 <geometry_msgs__msg__Twist__get_type_hash>:
 80106e4:	4800      	ldr	r0, [pc, #0]	@ (80106e8 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 80106e6:	4770      	bx	lr
 80106e8:	2000063c 	.word	0x2000063c

080106ec <geometry_msgs__msg__Twist__get_type_description>:
 80106ec:	b510      	push	{r4, lr}
 80106ee:	4c08      	ldr	r4, [pc, #32]	@ (8010710 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 80106f0:	7820      	ldrb	r0, [r4, #0]
 80106f2:	b108      	cbz	r0, 80106f8 <geometry_msgs__msg__Twist__get_type_description+0xc>
 80106f4:	4807      	ldr	r0, [pc, #28]	@ (8010714 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 80106f6:	bd10      	pop	{r4, pc}
 80106f8:	f000 f86c 	bl	80107d4 <geometry_msgs__msg__Vector3__get_type_description>
 80106fc:	300c      	adds	r0, #12
 80106fe:	c807      	ldmia	r0, {r0, r1, r2}
 8010700:	4b05      	ldr	r3, [pc, #20]	@ (8010718 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 8010702:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010706:	2301      	movs	r3, #1
 8010708:	4802      	ldr	r0, [pc, #8]	@ (8010714 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 801070a:	7023      	strb	r3, [r4, #0]
 801070c:	bd10      	pop	{r4, pc}
 801070e:	bf00      	nop
 8010710:	20011041 	.word	0x20011041
 8010714:	0802014c 	.word	0x0802014c
 8010718:	200006e4 	.word	0x200006e4

0801071c <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 801071c:	4800      	ldr	r0, [pc, #0]	@ (8010720 <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 801071e:	4770      	bx	lr
 8010720:	08020128 	.word	0x08020128

08010724 <geometry_msgs__msg__Twist__get_type_description_sources>:
 8010724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010726:	4e0f      	ldr	r6, [pc, #60]	@ (8010764 <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 8010728:	7837      	ldrb	r7, [r6, #0]
 801072a:	b10f      	cbz	r7, 8010730 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 801072c:	480e      	ldr	r0, [pc, #56]	@ (8010768 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 801072e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010730:	4d0e      	ldr	r5, [pc, #56]	@ (801076c <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 8010732:	4c0f      	ldr	r4, [pc, #60]	@ (8010770 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 8010734:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010736:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010738:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801073a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801073c:	682b      	ldr	r3, [r5, #0]
 801073e:	f844 3b04 	str.w	r3, [r4], #4
 8010742:	4638      	mov	r0, r7
 8010744:	f000 f852 	bl	80107ec <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8010748:	2301      	movs	r3, #1
 801074a:	4684      	mov	ip, r0
 801074c:	7033      	strb	r3, [r6, #0]
 801074e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010752:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010754:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010758:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801075a:	f8dc 3000 	ldr.w	r3, [ip]
 801075e:	4802      	ldr	r0, [pc, #8]	@ (8010768 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8010760:	6023      	str	r3, [r4, #0]
 8010762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010764:	20011040 	.word	0x20011040
 8010768:	0802011c 	.word	0x0802011c
 801076c:	08020128 	.word	0x08020128
 8010770:	20010ff8 	.word	0x20010ff8

08010774 <geometry_msgs__msg__Twist__init>:
 8010774:	b1d8      	cbz	r0, 80107ae <geometry_msgs__msg__Twist__init+0x3a>
 8010776:	b538      	push	{r3, r4, r5, lr}
 8010778:	4604      	mov	r4, r0
 801077a:	f000 f857 	bl	801082c <geometry_msgs__msg__Vector3__init>
 801077e:	b130      	cbz	r0, 801078e <geometry_msgs__msg__Twist__init+0x1a>
 8010780:	f104 0518 	add.w	r5, r4, #24
 8010784:	4628      	mov	r0, r5
 8010786:	f000 f851 	bl	801082c <geometry_msgs__msg__Vector3__init>
 801078a:	b148      	cbz	r0, 80107a0 <geometry_msgs__msg__Twist__init+0x2c>
 801078c:	bd38      	pop	{r3, r4, r5, pc}
 801078e:	4620      	mov	r0, r4
 8010790:	f000 f850 	bl	8010834 <geometry_msgs__msg__Vector3__fini>
 8010794:	f104 0018 	add.w	r0, r4, #24
 8010798:	f000 f84c 	bl	8010834 <geometry_msgs__msg__Vector3__fini>
 801079c:	2000      	movs	r0, #0
 801079e:	bd38      	pop	{r3, r4, r5, pc}
 80107a0:	4620      	mov	r0, r4
 80107a2:	f000 f847 	bl	8010834 <geometry_msgs__msg__Vector3__fini>
 80107a6:	4628      	mov	r0, r5
 80107a8:	f000 f844 	bl	8010834 <geometry_msgs__msg__Vector3__fini>
 80107ac:	e7f6      	b.n	801079c <geometry_msgs__msg__Twist__init+0x28>
 80107ae:	2000      	movs	r0, #0
 80107b0:	4770      	bx	lr
 80107b2:	bf00      	nop

080107b4 <geometry_msgs__msg__Twist__fini>:
 80107b4:	b148      	cbz	r0, 80107ca <geometry_msgs__msg__Twist__fini+0x16>
 80107b6:	b510      	push	{r4, lr}
 80107b8:	4604      	mov	r4, r0
 80107ba:	f000 f83b 	bl	8010834 <geometry_msgs__msg__Vector3__fini>
 80107be:	f104 0018 	add.w	r0, r4, #24
 80107c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80107c6:	f000 b835 	b.w	8010834 <geometry_msgs__msg__Vector3__fini>
 80107ca:	4770      	bx	lr

080107cc <geometry_msgs__msg__Vector3__get_type_hash>:
 80107cc:	4800      	ldr	r0, [pc, #0]	@ (80107d0 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 80107ce:	4770      	bx	lr
 80107d0:	200007c4 	.word	0x200007c4

080107d4 <geometry_msgs__msg__Vector3__get_type_description>:
 80107d4:	4b03      	ldr	r3, [pc, #12]	@ (80107e4 <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 80107d6:	781a      	ldrb	r2, [r3, #0]
 80107d8:	b90a      	cbnz	r2, 80107de <geometry_msgs__msg__Vector3__get_type_description+0xa>
 80107da:	2201      	movs	r2, #1
 80107dc:	701a      	strb	r2, [r3, #0]
 80107de:	4802      	ldr	r0, [pc, #8]	@ (80107e8 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 80107e0:	4770      	bx	lr
 80107e2:	bf00      	nop
 80107e4:	20011069 	.word	0x20011069
 80107e8:	080201a0 	.word	0x080201a0

080107ec <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 80107ec:	4800      	ldr	r0, [pc, #0]	@ (80107f0 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 80107ee:	4770      	bx	lr
 80107f0:	0802017c 	.word	0x0802017c

080107f4 <geometry_msgs__msg__Vector3__get_type_description_sources>:
 80107f4:	4b09      	ldr	r3, [pc, #36]	@ (801081c <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 80107f6:	781a      	ldrb	r2, [r3, #0]
 80107f8:	b96a      	cbnz	r2, 8010816 <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 80107fa:	b430      	push	{r4, r5}
 80107fc:	4d08      	ldr	r5, [pc, #32]	@ (8010820 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 80107fe:	4c09      	ldr	r4, [pc, #36]	@ (8010824 <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 8010800:	2201      	movs	r2, #1
 8010802:	701a      	strb	r2, [r3, #0]
 8010804:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010806:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010808:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801080a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801080c:	682b      	ldr	r3, [r5, #0]
 801080e:	4806      	ldr	r0, [pc, #24]	@ (8010828 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8010810:	6023      	str	r3, [r4, #0]
 8010812:	bc30      	pop	{r4, r5}
 8010814:	4770      	bx	lr
 8010816:	4804      	ldr	r0, [pc, #16]	@ (8010828 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8010818:	4770      	bx	lr
 801081a:	bf00      	nop
 801081c:	20011068 	.word	0x20011068
 8010820:	0802017c 	.word	0x0802017c
 8010824:	20011044 	.word	0x20011044
 8010828:	08020170 	.word	0x08020170

0801082c <geometry_msgs__msg__Vector3__init>:
 801082c:	3800      	subs	r0, #0
 801082e:	bf18      	it	ne
 8010830:	2001      	movne	r0, #1
 8010832:	4770      	bx	lr

08010834 <geometry_msgs__msg__Vector3__fini>:
 8010834:	4770      	bx	lr
 8010836:	bf00      	nop

08010838 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 8010838:	2024      	movs	r0, #36	@ 0x24
 801083a:	4770      	bx	lr

0801083c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 801083c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010840:	4770      	bx	lr
 8010842:	bf00      	nop

08010844 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 8010844:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010848:	e9d0 0100 	ldrd	r0, r1, [r0]
 801084c:	e9c2 0100 	strd	r0, r1, [r2]
 8010850:	4770      	bx	lr
 8010852:	bf00      	nop

08010854 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 8010854:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010858:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 801085c:	e9c0 2300 	strd	r2, r3, [r0]
 8010860:	4770      	bx	lr
 8010862:	bf00      	nop

08010864 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 8010864:	f008 bcf0 	b.w	8019248 <geometry_msgs__msg__PoseWithCovariance__init>

08010868 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8010868:	f008 bcfc 	b.w	8019264 <geometry_msgs__msg__PoseWithCovariance__fini>

0801086c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 801086c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010870:	4770      	bx	lr
 8010872:	bf00      	nop

08010874 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8010874:	b508      	push	{r3, lr}
 8010876:	f008 fed3 	bl	8019620 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 801087a:	4b06      	ldr	r3, [pc, #24]	@ (8010894 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801087c:	4906      	ldr	r1, [pc, #24]	@ (8010898 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 801087e:	681a      	ldr	r2, [r3, #0]
 8010880:	60c8      	str	r0, [r1, #12]
 8010882:	b10a      	cbz	r2, 8010888 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 8010884:	4803      	ldr	r0, [pc, #12]	@ (8010894 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8010886:	bd08      	pop	{r3, pc}
 8010888:	4a04      	ldr	r2, [pc, #16]	@ (801089c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 801088a:	4802      	ldr	r0, [pc, #8]	@ (8010894 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801088c:	6812      	ldr	r2, [r2, #0]
 801088e:	601a      	str	r2, [r3, #0]
 8010890:	bd08      	pop	{r3, pc}
 8010892:	bf00      	nop
 8010894:	200009e8 	.word	0x200009e8
 8010898:	20000a00 	.word	0x20000a00
 801089c:	20000408 	.word	0x20000408

080108a0 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_init_function>:
 80108a0:	f7ff be30 	b.w	8010504 <geometry_msgs__msg__TransformStamped__init>

080108a4 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_fini_function>:
 80108a4:	f7ff be66 	b.w	8010574 <geometry_msgs__msg__TransformStamped__fini>

080108a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 80108a8:	b510      	push	{r4, lr}
 80108aa:	f7ff fbf7 	bl	801009c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 80108ae:	4c08      	ldr	r4, [pc, #32]	@ (80108d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x28>)
 80108b0:	60e0      	str	r0, [r4, #12]
 80108b2:	f008 fee3 	bl	801967c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 80108b6:	4b07      	ldr	r3, [pc, #28]	@ (80108d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80108b8:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 80108bc:	681a      	ldr	r2, [r3, #0]
 80108be:	b10a      	cbz	r2, 80108c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x1c>
 80108c0:	4804      	ldr	r0, [pc, #16]	@ (80108d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80108c2:	bd10      	pop	{r4, pc}
 80108c4:	4a04      	ldr	r2, [pc, #16]	@ (80108d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x30>)
 80108c6:	4803      	ldr	r0, [pc, #12]	@ (80108d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80108c8:	6812      	ldr	r2, [r2, #0]
 80108ca:	601a      	str	r2, [r3, #0]
 80108cc:	bd10      	pop	{r4, pc}
 80108ce:	bf00      	nop
 80108d0:	20000a90 	.word	0x20000a90
 80108d4:	20000a78 	.word	0x20000a78
 80108d8:	20000408 	.word	0x20000408

080108dc <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 80108dc:	2024      	movs	r0, #36	@ 0x24
 80108de:	4770      	bx	lr

080108e0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 80108e0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80108e4:	4770      	bx	lr
 80108e6:	bf00      	nop

080108e8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 80108e8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80108ec:	e9d0 0100 	ldrd	r0, r1, [r0]
 80108f0:	e9c2 0100 	strd	r0, r1, [r2]
 80108f4:	4770      	bx	lr
 80108f6:	bf00      	nop

080108f8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 80108f8:	e9d2 2300 	ldrd	r2, r3, [r2]
 80108fc:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010900:	e9c0 2300 	strd	r2, r3, [r0]
 8010904:	4770      	bx	lr
 8010906:	bf00      	nop

08010908 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 8010908:	f008 be74 	b.w	80195f4 <geometry_msgs__msg__TwistWithCovariance__init>

0801090c <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 801090c:	f008 be80 	b.w	8019610 <geometry_msgs__msg__TwistWithCovariance__fini>

08010910 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 8010910:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010914:	4770      	bx	lr
 8010916:	bf00      	nop

08010918 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8010918:	b508      	push	{r3, lr}
 801091a:	f7fb ffb5 	bl	800c888 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 801091e:	4b06      	ldr	r3, [pc, #24]	@ (8010938 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8010920:	4906      	ldr	r1, [pc, #24]	@ (801093c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 8010922:	681a      	ldr	r2, [r3, #0]
 8010924:	60c8      	str	r0, [r1, #12]
 8010926:	b10a      	cbz	r2, 801092c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 8010928:	4803      	ldr	r0, [pc, #12]	@ (8010938 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 801092a:	bd08      	pop	{r3, pc}
 801092c:	4a04      	ldr	r2, [pc, #16]	@ (8010940 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 801092e:	4802      	ldr	r0, [pc, #8]	@ (8010938 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8010930:	6812      	ldr	r2, [r2, #0]
 8010932:	601a      	str	r2, [r3, #0]
 8010934:	bd08      	pop	{r3, pc}
 8010936:	bf00      	nop
 8010938:	20000b44 	.word	0x20000b44
 801093c:	20000b5c 	.word	0x20000b5c
 8010940:	20000408 	.word	0x20000408

08010944 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8010944:	b538      	push	{r3, r4, r5, lr}
 8010946:	b158      	cbz	r0, 8010960 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 8010948:	460d      	mov	r5, r1
 801094a:	f008 feaf 	bl	80196ac <get_serialized_size_geometry_msgs__msg__Pose>
 801094e:	182c      	adds	r4, r5, r0
 8010950:	2108      	movs	r1, #8
 8010952:	4620      	mov	r0, r4
 8010954:	f7fd fbb4 	bl	800e0c0 <ucdr_alignment>
 8010958:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 801095c:	4405      	add	r5, r0
 801095e:	1928      	adds	r0, r5, r4
 8010960:	bd38      	pop	{r3, r4, r5, pc}
 8010962:	bf00      	nop

08010964 <_PoseWithCovariance__cdr_deserialize>:
 8010964:	b538      	push	{r3, r4, r5, lr}
 8010966:	460c      	mov	r4, r1
 8010968:	b179      	cbz	r1, 801098a <_PoseWithCovariance__cdr_deserialize+0x26>
 801096a:	4605      	mov	r5, r0
 801096c:	f008 ff0a 	bl	8019784 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010970:	6843      	ldr	r3, [r0, #4]
 8010972:	4621      	mov	r1, r4
 8010974:	68db      	ldr	r3, [r3, #12]
 8010976:	4628      	mov	r0, r5
 8010978:	4798      	blx	r3
 801097a:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 801097e:	4628      	mov	r0, r5
 8010980:	2224      	movs	r2, #36	@ 0x24
 8010982:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010986:	f000 badf 	b.w	8010f48 <ucdr_deserialize_array_double>
 801098a:	4608      	mov	r0, r1
 801098c:	bd38      	pop	{r3, r4, r5, pc}
 801098e:	bf00      	nop

08010990 <_PoseWithCovariance__cdr_serialize>:
 8010990:	b188      	cbz	r0, 80109b6 <_PoseWithCovariance__cdr_serialize+0x26>
 8010992:	b538      	push	{r3, r4, r5, lr}
 8010994:	460d      	mov	r5, r1
 8010996:	4604      	mov	r4, r0
 8010998:	f008 fef4 	bl	8019784 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 801099c:	6843      	ldr	r3, [r0, #4]
 801099e:	4629      	mov	r1, r5
 80109a0:	689b      	ldr	r3, [r3, #8]
 80109a2:	4620      	mov	r0, r4
 80109a4:	4798      	blx	r3
 80109a6:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 80109aa:	4628      	mov	r0, r5
 80109ac:	2224      	movs	r2, #36	@ 0x24
 80109ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80109b2:	f000 ba75 	b.w	8010ea0 <ucdr_serialize_array_double>
 80109b6:	4770      	bx	lr

080109b8 <_PoseWithCovariance__get_serialized_size>:
 80109b8:	b158      	cbz	r0, 80109d2 <_PoseWithCovariance__get_serialized_size+0x1a>
 80109ba:	b510      	push	{r4, lr}
 80109bc:	2100      	movs	r1, #0
 80109be:	f008 fe75 	bl	80196ac <get_serialized_size_geometry_msgs__msg__Pose>
 80109c2:	2108      	movs	r1, #8
 80109c4:	4604      	mov	r4, r0
 80109c6:	f7fd fb7b 	bl	800e0c0 <ucdr_alignment>
 80109ca:	4420      	add	r0, r4
 80109cc:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80109d0:	bd10      	pop	{r4, pc}
 80109d2:	4770      	bx	lr

080109d4 <_PoseWithCovariance__max_serialized_size>:
 80109d4:	b510      	push	{r4, lr}
 80109d6:	b082      	sub	sp, #8
 80109d8:	2301      	movs	r3, #1
 80109da:	2100      	movs	r1, #0
 80109dc:	f10d 0007 	add.w	r0, sp, #7
 80109e0:	f88d 3007 	strb.w	r3, [sp, #7]
 80109e4:	f008 fec0 	bl	8019768 <max_serialized_size_geometry_msgs__msg__Pose>
 80109e8:	2108      	movs	r1, #8
 80109ea:	4604      	mov	r4, r0
 80109ec:	f7fd fb68 	bl	800e0c0 <ucdr_alignment>
 80109f0:	4420      	add	r0, r4
 80109f2:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80109f6:	b002      	add	sp, #8
 80109f8:	bd10      	pop	{r4, pc}
 80109fa:	bf00      	nop

080109fc <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 80109fc:	b538      	push	{r3, r4, r5, lr}
 80109fe:	2301      	movs	r3, #1
 8010a00:	7003      	strb	r3, [r0, #0]
 8010a02:	460c      	mov	r4, r1
 8010a04:	f008 feb0 	bl	8019768 <max_serialized_size_geometry_msgs__msg__Pose>
 8010a08:	1825      	adds	r5, r4, r0
 8010a0a:	2108      	movs	r1, #8
 8010a0c:	4628      	mov	r0, r5
 8010a0e:	f7fd fb57 	bl	800e0c0 <ucdr_alignment>
 8010a12:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8010a16:	4420      	add	r0, r4
 8010a18:	4428      	add	r0, r5
 8010a1a:	bd38      	pop	{r3, r4, r5, pc}

08010a1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8010a1c:	4800      	ldr	r0, [pc, #0]	@ (8010a20 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 8010a1e:	4770      	bx	lr
 8010a20:	20000bd4 	.word	0x20000bd4

08010a24 <get_serialized_size_geometry_msgs__msg__TransformStamped>:
 8010a24:	b570      	push	{r4, r5, r6, lr}
 8010a26:	4604      	mov	r4, r0
 8010a28:	b198      	cbz	r0, 8010a52 <get_serialized_size_geometry_msgs__msg__TransformStamped+0x2e>
 8010a2a:	460d      	mov	r5, r1
 8010a2c:	f7ff fb5a 	bl	80100e4 <get_serialized_size_std_msgs__msg__Header>
 8010a30:	182e      	adds	r6, r5, r0
 8010a32:	2104      	movs	r1, #4
 8010a34:	4630      	mov	r0, r6
 8010a36:	f7fd fb43 	bl	800e0c0 <ucdr_alignment>
 8010a3a:	69a3      	ldr	r3, [r4, #24]
 8010a3c:	4602      	mov	r2, r0
 8010a3e:	f104 0020 	add.w	r0, r4, #32
 8010a42:	1d5c      	adds	r4, r3, #5
 8010a44:	4414      	add	r4, r2
 8010a46:	4434      	add	r4, r6
 8010a48:	4621      	mov	r1, r4
 8010a4a:	f008 ff57 	bl	80198fc <get_serialized_size_geometry_msgs__msg__Transform>
 8010a4e:	1b40      	subs	r0, r0, r5
 8010a50:	4420      	add	r0, r4
 8010a52:	bd70      	pop	{r4, r5, r6, pc}

08010a54 <_TransformStamped__cdr_deserialize>:
 8010a54:	b570      	push	{r4, r5, r6, lr}
 8010a56:	460c      	mov	r4, r1
 8010a58:	b082      	sub	sp, #8
 8010a5a:	b309      	cbz	r1, 8010aa0 <_TransformStamped__cdr_deserialize+0x4c>
 8010a5c:	4605      	mov	r5, r0
 8010a5e:	f7ff fbc3 	bl	80101e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010a62:	6843      	ldr	r3, [r0, #4]
 8010a64:	4621      	mov	r1, r4
 8010a66:	68db      	ldr	r3, [r3, #12]
 8010a68:	4628      	mov	r0, r5
 8010a6a:	4798      	blx	r3
 8010a6c:	69e6      	ldr	r6, [r4, #28]
 8010a6e:	6961      	ldr	r1, [r4, #20]
 8010a70:	ab01      	add	r3, sp, #4
 8010a72:	4632      	mov	r2, r6
 8010a74:	4628      	mov	r0, r5
 8010a76:	f000 facf 	bl	8011018 <ucdr_deserialize_sequence_char>
 8010a7a:	9b01      	ldr	r3, [sp, #4]
 8010a7c:	b960      	cbnz	r0, 8010a98 <_TransformStamped__cdr_deserialize+0x44>
 8010a7e:	429e      	cmp	r6, r3
 8010a80:	d311      	bcc.n	8010aa6 <_TransformStamped__cdr_deserialize+0x52>
 8010a82:	f008 ffa7 	bl	80199d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 8010a86:	6843      	ldr	r3, [r0, #4]
 8010a88:	68db      	ldr	r3, [r3, #12]
 8010a8a:	f104 0120 	add.w	r1, r4, #32
 8010a8e:	4628      	mov	r0, r5
 8010a90:	b002      	add	sp, #8
 8010a92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010a96:	4718      	bx	r3
 8010a98:	b103      	cbz	r3, 8010a9c <_TransformStamped__cdr_deserialize+0x48>
 8010a9a:	3b01      	subs	r3, #1
 8010a9c:	61a3      	str	r3, [r4, #24]
 8010a9e:	e7f0      	b.n	8010a82 <_TransformStamped__cdr_deserialize+0x2e>
 8010aa0:	4608      	mov	r0, r1
 8010aa2:	b002      	add	sp, #8
 8010aa4:	bd70      	pop	{r4, r5, r6, pc}
 8010aa6:	2101      	movs	r1, #1
 8010aa8:	75a8      	strb	r0, [r5, #22]
 8010aaa:	7569      	strb	r1, [r5, #21]
 8010aac:	61a0      	str	r0, [r4, #24]
 8010aae:	4628      	mov	r0, r5
 8010ab0:	f7fd fb1c 	bl	800e0ec <ucdr_align_to>
 8010ab4:	9901      	ldr	r1, [sp, #4]
 8010ab6:	4628      	mov	r0, r5
 8010ab8:	f7fd fb4e 	bl	800e158 <ucdr_advance_buffer>
 8010abc:	e7e1      	b.n	8010a82 <_TransformStamped__cdr_deserialize+0x2e>
 8010abe:	bf00      	nop

08010ac0 <_TransformStamped__cdr_serialize>:
 8010ac0:	b308      	cbz	r0, 8010b06 <_TransformStamped__cdr_serialize+0x46>
 8010ac2:	b570      	push	{r4, r5, r6, lr}
 8010ac4:	4604      	mov	r4, r0
 8010ac6:	460e      	mov	r6, r1
 8010ac8:	f7ff fb8e 	bl	80101e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010acc:	6843      	ldr	r3, [r0, #4]
 8010ace:	4631      	mov	r1, r6
 8010ad0:	689b      	ldr	r3, [r3, #8]
 8010ad2:	4620      	mov	r0, r4
 8010ad4:	4798      	blx	r3
 8010ad6:	6965      	ldr	r5, [r4, #20]
 8010ad8:	b195      	cbz	r5, 8010b00 <_TransformStamped__cdr_serialize+0x40>
 8010ada:	4628      	mov	r0, r5
 8010adc:	f7ef fbe0 	bl	80002a0 <strlen>
 8010ae0:	1c42      	adds	r2, r0, #1
 8010ae2:	4629      	mov	r1, r5
 8010ae4:	61a0      	str	r0, [r4, #24]
 8010ae6:	4630      	mov	r0, r6
 8010ae8:	f000 fa84 	bl	8010ff4 <ucdr_serialize_sequence_char>
 8010aec:	f008 ff72 	bl	80199d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 8010af0:	6843      	ldr	r3, [r0, #4]
 8010af2:	4631      	mov	r1, r6
 8010af4:	f104 0020 	add.w	r0, r4, #32
 8010af8:	689b      	ldr	r3, [r3, #8]
 8010afa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010afe:	4718      	bx	r3
 8010b00:	462a      	mov	r2, r5
 8010b02:	4628      	mov	r0, r5
 8010b04:	e7ed      	b.n	8010ae2 <_TransformStamped__cdr_serialize+0x22>
 8010b06:	4770      	bx	lr

08010b08 <_TransformStamped__max_serialized_size>:
 8010b08:	b510      	push	{r4, lr}
 8010b0a:	b082      	sub	sp, #8
 8010b0c:	2301      	movs	r3, #1
 8010b0e:	2100      	movs	r1, #0
 8010b10:	f10d 0007 	add.w	r0, sp, #7
 8010b14:	f88d 3007 	strb.w	r3, [sp, #7]
 8010b18:	f7ff fb5c 	bl	80101d4 <max_serialized_size_std_msgs__msg__Header>
 8010b1c:	2300      	movs	r3, #0
 8010b1e:	4604      	mov	r4, r0
 8010b20:	4601      	mov	r1, r0
 8010b22:	f10d 0007 	add.w	r0, sp, #7
 8010b26:	f88d 3007 	strb.w	r3, [sp, #7]
 8010b2a:	f008 ff45 	bl	80199b8 <max_serialized_size_geometry_msgs__msg__Transform>
 8010b2e:	4420      	add	r0, r4
 8010b30:	b002      	add	sp, #8
 8010b32:	bd10      	pop	{r4, pc}

08010b34 <_TransformStamped__get_serialized_size>:
 8010b34:	b538      	push	{r3, r4, r5, lr}
 8010b36:	4604      	mov	r4, r0
 8010b38:	b188      	cbz	r0, 8010b5e <_TransformStamped__get_serialized_size+0x2a>
 8010b3a:	2100      	movs	r1, #0
 8010b3c:	f7ff fad2 	bl	80100e4 <get_serialized_size_std_msgs__msg__Header>
 8010b40:	2104      	movs	r1, #4
 8010b42:	4605      	mov	r5, r0
 8010b44:	f7fd fabc 	bl	800e0c0 <ucdr_alignment>
 8010b48:	69a1      	ldr	r1, [r4, #24]
 8010b4a:	4603      	mov	r3, r0
 8010b4c:	f104 0020 	add.w	r0, r4, #32
 8010b50:	1d4c      	adds	r4, r1, #5
 8010b52:	442c      	add	r4, r5
 8010b54:	441c      	add	r4, r3
 8010b56:	4621      	mov	r1, r4
 8010b58:	f008 fed0 	bl	80198fc <get_serialized_size_geometry_msgs__msg__Transform>
 8010b5c:	4420      	add	r0, r4
 8010b5e:	bd38      	pop	{r3, r4, r5, pc}

08010b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 8010b60:	4800      	ldr	r0, [pc, #0]	@ (8010b64 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x4>)
 8010b62:	4770      	bx	lr
 8010b64:	20000c08 	.word	0x20000c08

08010b68 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010b68:	b538      	push	{r3, r4, r5, lr}
 8010b6a:	b158      	cbz	r0, 8010b84 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 8010b6c:	460d      	mov	r5, r1
 8010b6e:	f7fb feb5 	bl	800c8dc <get_serialized_size_geometry_msgs__msg__Twist>
 8010b72:	182c      	adds	r4, r5, r0
 8010b74:	2108      	movs	r1, #8
 8010b76:	4620      	mov	r0, r4
 8010b78:	f7fd faa2 	bl	800e0c0 <ucdr_alignment>
 8010b7c:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8010b80:	4405      	add	r5, r0
 8010b82:	1928      	adds	r0, r5, r4
 8010b84:	bd38      	pop	{r3, r4, r5, pc}
 8010b86:	bf00      	nop

08010b88 <_TwistWithCovariance__cdr_deserialize>:
 8010b88:	b538      	push	{r3, r4, r5, lr}
 8010b8a:	460c      	mov	r4, r1
 8010b8c:	b179      	cbz	r1, 8010bae <_TwistWithCovariance__cdr_deserialize+0x26>
 8010b8e:	4605      	mov	r5, r0
 8010b90:	f7fb ff10 	bl	800c9b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010b94:	6843      	ldr	r3, [r0, #4]
 8010b96:	4621      	mov	r1, r4
 8010b98:	68db      	ldr	r3, [r3, #12]
 8010b9a:	4628      	mov	r0, r5
 8010b9c:	4798      	blx	r3
 8010b9e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010ba2:	4628      	mov	r0, r5
 8010ba4:	2224      	movs	r2, #36	@ 0x24
 8010ba6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010baa:	f000 b9cd 	b.w	8010f48 <ucdr_deserialize_array_double>
 8010bae:	4608      	mov	r0, r1
 8010bb0:	bd38      	pop	{r3, r4, r5, pc}
 8010bb2:	bf00      	nop

08010bb4 <_TwistWithCovariance__cdr_serialize>:
 8010bb4:	b188      	cbz	r0, 8010bda <_TwistWithCovariance__cdr_serialize+0x26>
 8010bb6:	b538      	push	{r3, r4, r5, lr}
 8010bb8:	460d      	mov	r5, r1
 8010bba:	4604      	mov	r4, r0
 8010bbc:	f7fb fefa 	bl	800c9b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010bc0:	6843      	ldr	r3, [r0, #4]
 8010bc2:	4629      	mov	r1, r5
 8010bc4:	689b      	ldr	r3, [r3, #8]
 8010bc6:	4620      	mov	r0, r4
 8010bc8:	4798      	blx	r3
 8010bca:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010bce:	4628      	mov	r0, r5
 8010bd0:	2224      	movs	r2, #36	@ 0x24
 8010bd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010bd6:	f000 b963 	b.w	8010ea0 <ucdr_serialize_array_double>
 8010bda:	4770      	bx	lr

08010bdc <_TwistWithCovariance__get_serialized_size>:
 8010bdc:	b158      	cbz	r0, 8010bf6 <_TwistWithCovariance__get_serialized_size+0x1a>
 8010bde:	b510      	push	{r4, lr}
 8010be0:	2100      	movs	r1, #0
 8010be2:	f7fb fe7b 	bl	800c8dc <get_serialized_size_geometry_msgs__msg__Twist>
 8010be6:	2108      	movs	r1, #8
 8010be8:	4604      	mov	r4, r0
 8010bea:	f7fd fa69 	bl	800e0c0 <ucdr_alignment>
 8010bee:	4420      	add	r0, r4
 8010bf0:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010bf4:	bd10      	pop	{r4, pc}
 8010bf6:	4770      	bx	lr

08010bf8 <_TwistWithCovariance__max_serialized_size>:
 8010bf8:	b510      	push	{r4, lr}
 8010bfa:	b082      	sub	sp, #8
 8010bfc:	2301      	movs	r3, #1
 8010bfe:	2100      	movs	r1, #0
 8010c00:	f10d 0007 	add.w	r0, sp, #7
 8010c04:	f88d 3007 	strb.w	r3, [sp, #7]
 8010c08:	f7fb fec6 	bl	800c998 <max_serialized_size_geometry_msgs__msg__Twist>
 8010c0c:	2108      	movs	r1, #8
 8010c0e:	4604      	mov	r4, r0
 8010c10:	f7fd fa56 	bl	800e0c0 <ucdr_alignment>
 8010c14:	4420      	add	r0, r4
 8010c16:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010c1a:	b002      	add	sp, #8
 8010c1c:	bd10      	pop	{r4, pc}
 8010c1e:	bf00      	nop

08010c20 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010c20:	b538      	push	{r3, r4, r5, lr}
 8010c22:	2301      	movs	r3, #1
 8010c24:	7003      	strb	r3, [r0, #0]
 8010c26:	460c      	mov	r4, r1
 8010c28:	f7fb feb6 	bl	800c998 <max_serialized_size_geometry_msgs__msg__Twist>
 8010c2c:	1825      	adds	r5, r4, r0
 8010c2e:	2108      	movs	r1, #8
 8010c30:	4628      	mov	r0, r5
 8010c32:	f7fd fa45 	bl	800e0c0 <ucdr_alignment>
 8010c36:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8010c3a:	4420      	add	r0, r4
 8010c3c:	4428      	add	r0, r5
 8010c3e:	bd38      	pop	{r3, r4, r5, pc}

08010c40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8010c40:	4800      	ldr	r0, [pc, #0]	@ (8010c44 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 8010c42:	4770      	bx	lr
 8010c44:	20000c3c 	.word	0x20000c3c

08010c48 <ucdr_serialize_endian_array_char>:
 8010c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c4c:	4619      	mov	r1, r3
 8010c4e:	461f      	mov	r7, r3
 8010c50:	4605      	mov	r5, r0
 8010c52:	4690      	mov	r8, r2
 8010c54:	f7fd f9dc 	bl	800e010 <ucdr_check_buffer_available_for>
 8010c58:	b9e0      	cbnz	r0, 8010c94 <ucdr_serialize_endian_array_char+0x4c>
 8010c5a:	463e      	mov	r6, r7
 8010c5c:	e009      	b.n	8010c72 <ucdr_serialize_endian_array_char+0x2a>
 8010c5e:	68a8      	ldr	r0, [r5, #8]
 8010c60:	f00c f8af 	bl	801cdc2 <memcpy>
 8010c64:	68ab      	ldr	r3, [r5, #8]
 8010c66:	6928      	ldr	r0, [r5, #16]
 8010c68:	4423      	add	r3, r4
 8010c6a:	4420      	add	r0, r4
 8010c6c:	1b36      	subs	r6, r6, r4
 8010c6e:	60ab      	str	r3, [r5, #8]
 8010c70:	6128      	str	r0, [r5, #16]
 8010c72:	2201      	movs	r2, #1
 8010c74:	4631      	mov	r1, r6
 8010c76:	4628      	mov	r0, r5
 8010c78:	f7fd fa52 	bl	800e120 <ucdr_check_final_buffer_behavior_array>
 8010c7c:	1bb9      	subs	r1, r7, r6
 8010c7e:	4604      	mov	r4, r0
 8010c80:	4602      	mov	r2, r0
 8010c82:	4441      	add	r1, r8
 8010c84:	2800      	cmp	r0, #0
 8010c86:	d1ea      	bne.n	8010c5e <ucdr_serialize_endian_array_char+0x16>
 8010c88:	2301      	movs	r3, #1
 8010c8a:	7da8      	ldrb	r0, [r5, #22]
 8010c8c:	756b      	strb	r3, [r5, #21]
 8010c8e:	4058      	eors	r0, r3
 8010c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c94:	463a      	mov	r2, r7
 8010c96:	68a8      	ldr	r0, [r5, #8]
 8010c98:	4641      	mov	r1, r8
 8010c9a:	f00c f892 	bl	801cdc2 <memcpy>
 8010c9e:	68aa      	ldr	r2, [r5, #8]
 8010ca0:	692b      	ldr	r3, [r5, #16]
 8010ca2:	443a      	add	r2, r7
 8010ca4:	443b      	add	r3, r7
 8010ca6:	60aa      	str	r2, [r5, #8]
 8010ca8:	612b      	str	r3, [r5, #16]
 8010caa:	e7ed      	b.n	8010c88 <ucdr_serialize_endian_array_char+0x40>

08010cac <ucdr_deserialize_endian_array_char>:
 8010cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cb0:	4619      	mov	r1, r3
 8010cb2:	461f      	mov	r7, r3
 8010cb4:	4605      	mov	r5, r0
 8010cb6:	4690      	mov	r8, r2
 8010cb8:	f7fd f9aa 	bl	800e010 <ucdr_check_buffer_available_for>
 8010cbc:	b9e0      	cbnz	r0, 8010cf8 <ucdr_deserialize_endian_array_char+0x4c>
 8010cbe:	463e      	mov	r6, r7
 8010cc0:	e009      	b.n	8010cd6 <ucdr_deserialize_endian_array_char+0x2a>
 8010cc2:	68a9      	ldr	r1, [r5, #8]
 8010cc4:	f00c f87d 	bl	801cdc2 <memcpy>
 8010cc8:	68aa      	ldr	r2, [r5, #8]
 8010cca:	692b      	ldr	r3, [r5, #16]
 8010ccc:	4422      	add	r2, r4
 8010cce:	4423      	add	r3, r4
 8010cd0:	1b36      	subs	r6, r6, r4
 8010cd2:	60aa      	str	r2, [r5, #8]
 8010cd4:	612b      	str	r3, [r5, #16]
 8010cd6:	2201      	movs	r2, #1
 8010cd8:	4631      	mov	r1, r6
 8010cda:	4628      	mov	r0, r5
 8010cdc:	f7fd fa20 	bl	800e120 <ucdr_check_final_buffer_behavior_array>
 8010ce0:	4604      	mov	r4, r0
 8010ce2:	1bb8      	subs	r0, r7, r6
 8010ce4:	4622      	mov	r2, r4
 8010ce6:	4440      	add	r0, r8
 8010ce8:	2c00      	cmp	r4, #0
 8010cea:	d1ea      	bne.n	8010cc2 <ucdr_deserialize_endian_array_char+0x16>
 8010cec:	2301      	movs	r3, #1
 8010cee:	7da8      	ldrb	r0, [r5, #22]
 8010cf0:	756b      	strb	r3, [r5, #21]
 8010cf2:	4058      	eors	r0, r3
 8010cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cf8:	463a      	mov	r2, r7
 8010cfa:	68a9      	ldr	r1, [r5, #8]
 8010cfc:	4640      	mov	r0, r8
 8010cfe:	f00c f860 	bl	801cdc2 <memcpy>
 8010d02:	68aa      	ldr	r2, [r5, #8]
 8010d04:	692b      	ldr	r3, [r5, #16]
 8010d06:	443a      	add	r2, r7
 8010d08:	443b      	add	r3, r7
 8010d0a:	60aa      	str	r2, [r5, #8]
 8010d0c:	612b      	str	r3, [r5, #16]
 8010d0e:	e7ed      	b.n	8010cec <ucdr_deserialize_endian_array_char+0x40>

08010d10 <ucdr_serialize_array_uint8_t>:
 8010d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d14:	4688      	mov	r8, r1
 8010d16:	4611      	mov	r1, r2
 8010d18:	4617      	mov	r7, r2
 8010d1a:	4605      	mov	r5, r0
 8010d1c:	f7fd f978 	bl	800e010 <ucdr_check_buffer_available_for>
 8010d20:	b9e0      	cbnz	r0, 8010d5c <ucdr_serialize_array_uint8_t+0x4c>
 8010d22:	463e      	mov	r6, r7
 8010d24:	e009      	b.n	8010d3a <ucdr_serialize_array_uint8_t+0x2a>
 8010d26:	68a8      	ldr	r0, [r5, #8]
 8010d28:	f00c f84b 	bl	801cdc2 <memcpy>
 8010d2c:	68aa      	ldr	r2, [r5, #8]
 8010d2e:	692b      	ldr	r3, [r5, #16]
 8010d30:	4422      	add	r2, r4
 8010d32:	4423      	add	r3, r4
 8010d34:	1b36      	subs	r6, r6, r4
 8010d36:	60aa      	str	r2, [r5, #8]
 8010d38:	612b      	str	r3, [r5, #16]
 8010d3a:	2201      	movs	r2, #1
 8010d3c:	4631      	mov	r1, r6
 8010d3e:	4628      	mov	r0, r5
 8010d40:	f7fd f9ee 	bl	800e120 <ucdr_check_final_buffer_behavior_array>
 8010d44:	1bb9      	subs	r1, r7, r6
 8010d46:	4604      	mov	r4, r0
 8010d48:	4602      	mov	r2, r0
 8010d4a:	4441      	add	r1, r8
 8010d4c:	2800      	cmp	r0, #0
 8010d4e:	d1ea      	bne.n	8010d26 <ucdr_serialize_array_uint8_t+0x16>
 8010d50:	2301      	movs	r3, #1
 8010d52:	7da8      	ldrb	r0, [r5, #22]
 8010d54:	756b      	strb	r3, [r5, #21]
 8010d56:	4058      	eors	r0, r3
 8010d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d5c:	463a      	mov	r2, r7
 8010d5e:	68a8      	ldr	r0, [r5, #8]
 8010d60:	4641      	mov	r1, r8
 8010d62:	f00c f82e 	bl	801cdc2 <memcpy>
 8010d66:	68aa      	ldr	r2, [r5, #8]
 8010d68:	692b      	ldr	r3, [r5, #16]
 8010d6a:	443a      	add	r2, r7
 8010d6c:	443b      	add	r3, r7
 8010d6e:	60aa      	str	r2, [r5, #8]
 8010d70:	612b      	str	r3, [r5, #16]
 8010d72:	e7ed      	b.n	8010d50 <ucdr_serialize_array_uint8_t+0x40>

08010d74 <ucdr_serialize_endian_array_uint8_t>:
 8010d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d78:	4619      	mov	r1, r3
 8010d7a:	461f      	mov	r7, r3
 8010d7c:	4605      	mov	r5, r0
 8010d7e:	4690      	mov	r8, r2
 8010d80:	f7fd f946 	bl	800e010 <ucdr_check_buffer_available_for>
 8010d84:	b9e0      	cbnz	r0, 8010dc0 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8010d86:	463e      	mov	r6, r7
 8010d88:	e009      	b.n	8010d9e <ucdr_serialize_endian_array_uint8_t+0x2a>
 8010d8a:	68a8      	ldr	r0, [r5, #8]
 8010d8c:	f00c f819 	bl	801cdc2 <memcpy>
 8010d90:	68ab      	ldr	r3, [r5, #8]
 8010d92:	6928      	ldr	r0, [r5, #16]
 8010d94:	4423      	add	r3, r4
 8010d96:	4420      	add	r0, r4
 8010d98:	1b36      	subs	r6, r6, r4
 8010d9a:	60ab      	str	r3, [r5, #8]
 8010d9c:	6128      	str	r0, [r5, #16]
 8010d9e:	2201      	movs	r2, #1
 8010da0:	4631      	mov	r1, r6
 8010da2:	4628      	mov	r0, r5
 8010da4:	f7fd f9bc 	bl	800e120 <ucdr_check_final_buffer_behavior_array>
 8010da8:	1bb9      	subs	r1, r7, r6
 8010daa:	4604      	mov	r4, r0
 8010dac:	4602      	mov	r2, r0
 8010dae:	4441      	add	r1, r8
 8010db0:	2800      	cmp	r0, #0
 8010db2:	d1ea      	bne.n	8010d8a <ucdr_serialize_endian_array_uint8_t+0x16>
 8010db4:	2301      	movs	r3, #1
 8010db6:	7da8      	ldrb	r0, [r5, #22]
 8010db8:	756b      	strb	r3, [r5, #21]
 8010dba:	4058      	eors	r0, r3
 8010dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010dc0:	463a      	mov	r2, r7
 8010dc2:	68a8      	ldr	r0, [r5, #8]
 8010dc4:	4641      	mov	r1, r8
 8010dc6:	f00b fffc 	bl	801cdc2 <memcpy>
 8010dca:	68aa      	ldr	r2, [r5, #8]
 8010dcc:	692b      	ldr	r3, [r5, #16]
 8010dce:	443a      	add	r2, r7
 8010dd0:	443b      	add	r3, r7
 8010dd2:	60aa      	str	r2, [r5, #8]
 8010dd4:	612b      	str	r3, [r5, #16]
 8010dd6:	e7ed      	b.n	8010db4 <ucdr_serialize_endian_array_uint8_t+0x40>

08010dd8 <ucdr_deserialize_array_uint8_t>:
 8010dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ddc:	4688      	mov	r8, r1
 8010dde:	4611      	mov	r1, r2
 8010de0:	4617      	mov	r7, r2
 8010de2:	4605      	mov	r5, r0
 8010de4:	f7fd f914 	bl	800e010 <ucdr_check_buffer_available_for>
 8010de8:	b9e0      	cbnz	r0, 8010e24 <ucdr_deserialize_array_uint8_t+0x4c>
 8010dea:	463e      	mov	r6, r7
 8010dec:	e009      	b.n	8010e02 <ucdr_deserialize_array_uint8_t+0x2a>
 8010dee:	68a9      	ldr	r1, [r5, #8]
 8010df0:	f00b ffe7 	bl	801cdc2 <memcpy>
 8010df4:	68aa      	ldr	r2, [r5, #8]
 8010df6:	692b      	ldr	r3, [r5, #16]
 8010df8:	4422      	add	r2, r4
 8010dfa:	4423      	add	r3, r4
 8010dfc:	1b36      	subs	r6, r6, r4
 8010dfe:	60aa      	str	r2, [r5, #8]
 8010e00:	612b      	str	r3, [r5, #16]
 8010e02:	2201      	movs	r2, #1
 8010e04:	4631      	mov	r1, r6
 8010e06:	4628      	mov	r0, r5
 8010e08:	f7fd f98a 	bl	800e120 <ucdr_check_final_buffer_behavior_array>
 8010e0c:	4604      	mov	r4, r0
 8010e0e:	1bb8      	subs	r0, r7, r6
 8010e10:	4622      	mov	r2, r4
 8010e12:	4440      	add	r0, r8
 8010e14:	2c00      	cmp	r4, #0
 8010e16:	d1ea      	bne.n	8010dee <ucdr_deserialize_array_uint8_t+0x16>
 8010e18:	2301      	movs	r3, #1
 8010e1a:	7da8      	ldrb	r0, [r5, #22]
 8010e1c:	756b      	strb	r3, [r5, #21]
 8010e1e:	4058      	eors	r0, r3
 8010e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e24:	463a      	mov	r2, r7
 8010e26:	68a9      	ldr	r1, [r5, #8]
 8010e28:	4640      	mov	r0, r8
 8010e2a:	f00b ffca 	bl	801cdc2 <memcpy>
 8010e2e:	68aa      	ldr	r2, [r5, #8]
 8010e30:	692b      	ldr	r3, [r5, #16]
 8010e32:	443a      	add	r2, r7
 8010e34:	443b      	add	r3, r7
 8010e36:	60aa      	str	r2, [r5, #8]
 8010e38:	612b      	str	r3, [r5, #16]
 8010e3a:	e7ed      	b.n	8010e18 <ucdr_deserialize_array_uint8_t+0x40>

08010e3c <ucdr_deserialize_endian_array_uint8_t>:
 8010e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e40:	4619      	mov	r1, r3
 8010e42:	461f      	mov	r7, r3
 8010e44:	4605      	mov	r5, r0
 8010e46:	4690      	mov	r8, r2
 8010e48:	f7fd f8e2 	bl	800e010 <ucdr_check_buffer_available_for>
 8010e4c:	b9e0      	cbnz	r0, 8010e88 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8010e4e:	463e      	mov	r6, r7
 8010e50:	e009      	b.n	8010e66 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8010e52:	68a9      	ldr	r1, [r5, #8]
 8010e54:	f00b ffb5 	bl	801cdc2 <memcpy>
 8010e58:	68aa      	ldr	r2, [r5, #8]
 8010e5a:	692b      	ldr	r3, [r5, #16]
 8010e5c:	4422      	add	r2, r4
 8010e5e:	4423      	add	r3, r4
 8010e60:	1b36      	subs	r6, r6, r4
 8010e62:	60aa      	str	r2, [r5, #8]
 8010e64:	612b      	str	r3, [r5, #16]
 8010e66:	2201      	movs	r2, #1
 8010e68:	4631      	mov	r1, r6
 8010e6a:	4628      	mov	r0, r5
 8010e6c:	f7fd f958 	bl	800e120 <ucdr_check_final_buffer_behavior_array>
 8010e70:	4604      	mov	r4, r0
 8010e72:	1bb8      	subs	r0, r7, r6
 8010e74:	4622      	mov	r2, r4
 8010e76:	4440      	add	r0, r8
 8010e78:	2c00      	cmp	r4, #0
 8010e7a:	d1ea      	bne.n	8010e52 <ucdr_deserialize_endian_array_uint8_t+0x16>
 8010e7c:	2301      	movs	r3, #1
 8010e7e:	7da8      	ldrb	r0, [r5, #22]
 8010e80:	756b      	strb	r3, [r5, #21]
 8010e82:	4058      	eors	r0, r3
 8010e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e88:	463a      	mov	r2, r7
 8010e8a:	68a9      	ldr	r1, [r5, #8]
 8010e8c:	4640      	mov	r0, r8
 8010e8e:	f00b ff98 	bl	801cdc2 <memcpy>
 8010e92:	68aa      	ldr	r2, [r5, #8]
 8010e94:	692b      	ldr	r3, [r5, #16]
 8010e96:	443a      	add	r2, r7
 8010e98:	443b      	add	r3, r7
 8010e9a:	60aa      	str	r2, [r5, #8]
 8010e9c:	612b      	str	r3, [r5, #16]
 8010e9e:	e7ed      	b.n	8010e7c <ucdr_deserialize_endian_array_uint8_t+0x40>

08010ea0 <ucdr_serialize_array_double>:
 8010ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ea4:	460e      	mov	r6, r1
 8010ea6:	2108      	movs	r1, #8
 8010ea8:	4604      	mov	r4, r0
 8010eaa:	4617      	mov	r7, r2
 8010eac:	f7fd f910 	bl	800e0d0 <ucdr_buffer_alignment>
 8010eb0:	4601      	mov	r1, r0
 8010eb2:	4620      	mov	r0, r4
 8010eb4:	7d65      	ldrb	r5, [r4, #21]
 8010eb6:	f7fd f94f 	bl	800e158 <ucdr_advance_buffer>
 8010eba:	7d21      	ldrb	r1, [r4, #20]
 8010ebc:	7565      	strb	r5, [r4, #21]
 8010ebe:	2901      	cmp	r1, #1
 8010ec0:	d010      	beq.n	8010ee4 <ucdr_serialize_array_double+0x44>
 8010ec2:	b157      	cbz	r7, 8010eda <ucdr_serialize_array_double+0x3a>
 8010ec4:	2500      	movs	r5, #0
 8010ec6:	e000      	b.n	8010eca <ucdr_serialize_array_double+0x2a>
 8010ec8:	7d21      	ldrb	r1, [r4, #20]
 8010eca:	ecb6 0b02 	vldmia	r6!, {d0}
 8010ece:	4620      	mov	r0, r4
 8010ed0:	3501      	adds	r5, #1
 8010ed2:	f7fc fe4f 	bl	800db74 <ucdr_serialize_endian_double>
 8010ed6:	42af      	cmp	r7, r5
 8010ed8:	d1f6      	bne.n	8010ec8 <ucdr_serialize_array_double+0x28>
 8010eda:	7da0      	ldrb	r0, [r4, #22]
 8010edc:	f080 0001 	eor.w	r0, r0, #1
 8010ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ee4:	00ff      	lsls	r7, r7, #3
 8010ee6:	4639      	mov	r1, r7
 8010ee8:	4620      	mov	r0, r4
 8010eea:	f7fd f891 	bl	800e010 <ucdr_check_buffer_available_for>
 8010eee:	b9f8      	cbnz	r0, 8010f30 <ucdr_serialize_array_double+0x90>
 8010ef0:	46b8      	mov	r8, r7
 8010ef2:	e00a      	b.n	8010f0a <ucdr_serialize_array_double+0x6a>
 8010ef4:	68a0      	ldr	r0, [r4, #8]
 8010ef6:	f00b ff64 	bl	801cdc2 <memcpy>
 8010efa:	68a2      	ldr	r2, [r4, #8]
 8010efc:	6923      	ldr	r3, [r4, #16]
 8010efe:	442a      	add	r2, r5
 8010f00:	442b      	add	r3, r5
 8010f02:	eba8 0805 	sub.w	r8, r8, r5
 8010f06:	60a2      	str	r2, [r4, #8]
 8010f08:	6123      	str	r3, [r4, #16]
 8010f0a:	2208      	movs	r2, #8
 8010f0c:	4641      	mov	r1, r8
 8010f0e:	4620      	mov	r0, r4
 8010f10:	f7fd f906 	bl	800e120 <ucdr_check_final_buffer_behavior_array>
 8010f14:	eba7 0108 	sub.w	r1, r7, r8
 8010f18:	4605      	mov	r5, r0
 8010f1a:	4602      	mov	r2, r0
 8010f1c:	4431      	add	r1, r6
 8010f1e:	2800      	cmp	r0, #0
 8010f20:	d1e8      	bne.n	8010ef4 <ucdr_serialize_array_double+0x54>
 8010f22:	7da0      	ldrb	r0, [r4, #22]
 8010f24:	2308      	movs	r3, #8
 8010f26:	7563      	strb	r3, [r4, #21]
 8010f28:	f080 0001 	eor.w	r0, r0, #1
 8010f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f30:	463a      	mov	r2, r7
 8010f32:	68a0      	ldr	r0, [r4, #8]
 8010f34:	4631      	mov	r1, r6
 8010f36:	f00b ff44 	bl	801cdc2 <memcpy>
 8010f3a:	68a2      	ldr	r2, [r4, #8]
 8010f3c:	6923      	ldr	r3, [r4, #16]
 8010f3e:	443a      	add	r2, r7
 8010f40:	443b      	add	r3, r7
 8010f42:	60a2      	str	r2, [r4, #8]
 8010f44:	6123      	str	r3, [r4, #16]
 8010f46:	e7ec      	b.n	8010f22 <ucdr_serialize_array_double+0x82>

08010f48 <ucdr_deserialize_array_double>:
 8010f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f4c:	460e      	mov	r6, r1
 8010f4e:	2108      	movs	r1, #8
 8010f50:	4604      	mov	r4, r0
 8010f52:	4617      	mov	r7, r2
 8010f54:	f7fd f8bc 	bl	800e0d0 <ucdr_buffer_alignment>
 8010f58:	4601      	mov	r1, r0
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	7d65      	ldrb	r5, [r4, #21]
 8010f5e:	f7fd f8fb 	bl	800e158 <ucdr_advance_buffer>
 8010f62:	7d21      	ldrb	r1, [r4, #20]
 8010f64:	7565      	strb	r5, [r4, #21]
 8010f66:	2901      	cmp	r1, #1
 8010f68:	d011      	beq.n	8010f8e <ucdr_deserialize_array_double+0x46>
 8010f6a:	b15f      	cbz	r7, 8010f84 <ucdr_deserialize_array_double+0x3c>
 8010f6c:	2500      	movs	r5, #0
 8010f6e:	e000      	b.n	8010f72 <ucdr_deserialize_array_double+0x2a>
 8010f70:	7d21      	ldrb	r1, [r4, #20]
 8010f72:	4632      	mov	r2, r6
 8010f74:	4620      	mov	r0, r4
 8010f76:	3501      	adds	r5, #1
 8010f78:	f7fc ff82 	bl	800de80 <ucdr_deserialize_endian_double>
 8010f7c:	42af      	cmp	r7, r5
 8010f7e:	f106 0608 	add.w	r6, r6, #8
 8010f82:	d1f5      	bne.n	8010f70 <ucdr_deserialize_array_double+0x28>
 8010f84:	7da0      	ldrb	r0, [r4, #22]
 8010f86:	f080 0001 	eor.w	r0, r0, #1
 8010f8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f8e:	00ff      	lsls	r7, r7, #3
 8010f90:	4639      	mov	r1, r7
 8010f92:	4620      	mov	r0, r4
 8010f94:	f7fd f83c 	bl	800e010 <ucdr_check_buffer_available_for>
 8010f98:	b9f8      	cbnz	r0, 8010fda <ucdr_deserialize_array_double+0x92>
 8010f9a:	46b8      	mov	r8, r7
 8010f9c:	e00a      	b.n	8010fb4 <ucdr_deserialize_array_double+0x6c>
 8010f9e:	68a1      	ldr	r1, [r4, #8]
 8010fa0:	f00b ff0f 	bl	801cdc2 <memcpy>
 8010fa4:	68a2      	ldr	r2, [r4, #8]
 8010fa6:	6923      	ldr	r3, [r4, #16]
 8010fa8:	442a      	add	r2, r5
 8010faa:	442b      	add	r3, r5
 8010fac:	eba8 0805 	sub.w	r8, r8, r5
 8010fb0:	60a2      	str	r2, [r4, #8]
 8010fb2:	6123      	str	r3, [r4, #16]
 8010fb4:	2208      	movs	r2, #8
 8010fb6:	4641      	mov	r1, r8
 8010fb8:	4620      	mov	r0, r4
 8010fba:	f7fd f8b1 	bl	800e120 <ucdr_check_final_buffer_behavior_array>
 8010fbe:	4605      	mov	r5, r0
 8010fc0:	eba7 0008 	sub.w	r0, r7, r8
 8010fc4:	462a      	mov	r2, r5
 8010fc6:	4430      	add	r0, r6
 8010fc8:	2d00      	cmp	r5, #0
 8010fca:	d1e8      	bne.n	8010f9e <ucdr_deserialize_array_double+0x56>
 8010fcc:	7da0      	ldrb	r0, [r4, #22]
 8010fce:	2308      	movs	r3, #8
 8010fd0:	7563      	strb	r3, [r4, #21]
 8010fd2:	f080 0001 	eor.w	r0, r0, #1
 8010fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fda:	463a      	mov	r2, r7
 8010fdc:	68a1      	ldr	r1, [r4, #8]
 8010fde:	4630      	mov	r0, r6
 8010fe0:	f00b feef 	bl	801cdc2 <memcpy>
 8010fe4:	68a2      	ldr	r2, [r4, #8]
 8010fe6:	6923      	ldr	r3, [r4, #16]
 8010fe8:	443a      	add	r2, r7
 8010fea:	443b      	add	r3, r7
 8010fec:	60a2      	str	r2, [r4, #8]
 8010fee:	6123      	str	r3, [r4, #16]
 8010ff0:	e7ec      	b.n	8010fcc <ucdr_deserialize_array_double+0x84>
 8010ff2:	bf00      	nop

08010ff4 <ucdr_serialize_sequence_char>:
 8010ff4:	b570      	push	{r4, r5, r6, lr}
 8010ff6:	460e      	mov	r6, r1
 8010ff8:	4615      	mov	r5, r2
 8010ffa:	7d01      	ldrb	r1, [r0, #20]
 8010ffc:	4604      	mov	r4, r0
 8010ffe:	f7fc f851 	bl	800d0a4 <ucdr_serialize_endian_uint32_t>
 8011002:	b90d      	cbnz	r5, 8011008 <ucdr_serialize_sequence_char+0x14>
 8011004:	2001      	movs	r0, #1
 8011006:	bd70      	pop	{r4, r5, r6, pc}
 8011008:	7d21      	ldrb	r1, [r4, #20]
 801100a:	462b      	mov	r3, r5
 801100c:	4632      	mov	r2, r6
 801100e:	4620      	mov	r0, r4
 8011010:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011014:	f7ff be18 	b.w	8010c48 <ucdr_serialize_endian_array_char>

08011018 <ucdr_deserialize_sequence_char>:
 8011018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801101c:	461d      	mov	r5, r3
 801101e:	4616      	mov	r6, r2
 8011020:	460f      	mov	r7, r1
 8011022:	461a      	mov	r2, r3
 8011024:	7d01      	ldrb	r1, [r0, #20]
 8011026:	4604      	mov	r4, r0
 8011028:	f7fc f95a 	bl	800d2e0 <ucdr_deserialize_endian_uint32_t>
 801102c:	682b      	ldr	r3, [r5, #0]
 801102e:	429e      	cmp	r6, r3
 8011030:	d208      	bcs.n	8011044 <ucdr_deserialize_sequence_char+0x2c>
 8011032:	2201      	movs	r2, #1
 8011034:	75a2      	strb	r2, [r4, #22]
 8011036:	7d21      	ldrb	r1, [r4, #20]
 8011038:	463a      	mov	r2, r7
 801103a:	4620      	mov	r0, r4
 801103c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011040:	f7ff be34 	b.w	8010cac <ucdr_deserialize_endian_array_char>
 8011044:	2b00      	cmp	r3, #0
 8011046:	d1f6      	bne.n	8011036 <ucdr_deserialize_sequence_char+0x1e>
 8011048:	2001      	movs	r0, #1
 801104a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801104e:	bf00      	nop

08011050 <ucdr_serialize_sequence_uint8_t>:
 8011050:	b570      	push	{r4, r5, r6, lr}
 8011052:	460e      	mov	r6, r1
 8011054:	4615      	mov	r5, r2
 8011056:	7d01      	ldrb	r1, [r0, #20]
 8011058:	4604      	mov	r4, r0
 801105a:	f7fc f823 	bl	800d0a4 <ucdr_serialize_endian_uint32_t>
 801105e:	b90d      	cbnz	r5, 8011064 <ucdr_serialize_sequence_uint8_t+0x14>
 8011060:	2001      	movs	r0, #1
 8011062:	bd70      	pop	{r4, r5, r6, pc}
 8011064:	7d21      	ldrb	r1, [r4, #20]
 8011066:	462b      	mov	r3, r5
 8011068:	4632      	mov	r2, r6
 801106a:	4620      	mov	r0, r4
 801106c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011070:	f7ff be80 	b.w	8010d74 <ucdr_serialize_endian_array_uint8_t>

08011074 <ucdr_deserialize_sequence_uint8_t>:
 8011074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011078:	461d      	mov	r5, r3
 801107a:	4616      	mov	r6, r2
 801107c:	460f      	mov	r7, r1
 801107e:	461a      	mov	r2, r3
 8011080:	7d01      	ldrb	r1, [r0, #20]
 8011082:	4604      	mov	r4, r0
 8011084:	f7fc f92c 	bl	800d2e0 <ucdr_deserialize_endian_uint32_t>
 8011088:	682b      	ldr	r3, [r5, #0]
 801108a:	429e      	cmp	r6, r3
 801108c:	d208      	bcs.n	80110a0 <ucdr_deserialize_sequence_uint8_t+0x2c>
 801108e:	2201      	movs	r2, #1
 8011090:	75a2      	strb	r2, [r4, #22]
 8011092:	7d21      	ldrb	r1, [r4, #20]
 8011094:	463a      	mov	r2, r7
 8011096:	4620      	mov	r0, r4
 8011098:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801109c:	f7ff bece 	b.w	8010e3c <ucdr_deserialize_endian_array_uint8_t>
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d1f6      	bne.n	8011092 <ucdr_deserialize_sequence_uint8_t+0x1e>
 80110a4:	2001      	movs	r0, #1
 80110a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110aa:	bf00      	nop

080110ac <uxr_buffer_delete_entity>:
 80110ac:	b510      	push	{r4, lr}
 80110ae:	2300      	movs	r3, #0
 80110b0:	b08e      	sub	sp, #56	@ 0x38
 80110b2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80110b6:	2303      	movs	r3, #3
 80110b8:	9300      	str	r3, [sp, #0]
 80110ba:	2204      	movs	r2, #4
 80110bc:	ab06      	add	r3, sp, #24
 80110be:	4604      	mov	r4, r0
 80110c0:	f001 f93c 	bl	801233c <uxr_prepare_stream_to_write_submessage>
 80110c4:	b918      	cbnz	r0, 80110ce <uxr_buffer_delete_entity+0x22>
 80110c6:	4604      	mov	r4, r0
 80110c8:	4620      	mov	r0, r4
 80110ca:	b00e      	add	sp, #56	@ 0x38
 80110cc:	bd10      	pop	{r4, pc}
 80110ce:	9902      	ldr	r1, [sp, #8]
 80110d0:	aa05      	add	r2, sp, #20
 80110d2:	4620      	mov	r0, r4
 80110d4:	f001 fa6c 	bl	80125b0 <uxr_init_base_object_request>
 80110d8:	a905      	add	r1, sp, #20
 80110da:	4604      	mov	r4, r0
 80110dc:	a806      	add	r0, sp, #24
 80110de:	f002 fc79 	bl	80139d4 <uxr_serialize_DELETE_Payload>
 80110e2:	4620      	mov	r0, r4
 80110e4:	b00e      	add	sp, #56	@ 0x38
 80110e6:	bd10      	pop	{r4, pc}

080110e8 <uxr_common_create_entity>:
 80110e8:	b510      	push	{r4, lr}
 80110ea:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 80110ee:	b08c      	sub	sp, #48	@ 0x30
 80110f0:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80110f4:	f1bc 0f01 	cmp.w	ip, #1
 80110f8:	bf08      	it	eq
 80110fa:	f003 0201 	andeq.w	r2, r3, #1
 80110fe:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 8011102:	bf18      	it	ne
 8011104:	2200      	movne	r2, #0
 8011106:	330e      	adds	r3, #14
 8011108:	441a      	add	r2, r3
 801110a:	2301      	movs	r3, #1
 801110c:	e9cd 3100 	strd	r3, r1, [sp]
 8011110:	b292      	uxth	r2, r2
 8011112:	9903      	ldr	r1, [sp, #12]
 8011114:	ab04      	add	r3, sp, #16
 8011116:	4604      	mov	r4, r0
 8011118:	f001 f910 	bl	801233c <uxr_prepare_stream_to_write_submessage>
 801111c:	b918      	cbnz	r0, 8011126 <uxr_common_create_entity+0x3e>
 801111e:	4604      	mov	r4, r0
 8011120:	4620      	mov	r0, r4
 8011122:	b00c      	add	sp, #48	@ 0x30
 8011124:	bd10      	pop	{r4, pc}
 8011126:	9902      	ldr	r1, [sp, #8]
 8011128:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801112a:	4620      	mov	r0, r4
 801112c:	f001 fa40 	bl	80125b0 <uxr_init_base_object_request>
 8011130:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011132:	4604      	mov	r4, r0
 8011134:	a804      	add	r0, sp, #16
 8011136:	f002 fbab 	bl	8013890 <uxr_serialize_CREATE_Payload>
 801113a:	4620      	mov	r0, r4
 801113c:	b00c      	add	sp, #48	@ 0x30
 801113e:	bd10      	pop	{r4, pc}

08011140 <uxr_buffer_create_participant_bin>:
 8011140:	b570      	push	{r4, r5, r6, lr}
 8011142:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 8011146:	ac11      	add	r4, sp, #68	@ 0x44
 8011148:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 801114c:	2303      	movs	r3, #3
 801114e:	7223      	strb	r3, [r4, #8]
 8011150:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 8011152:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 8011156:	e9cd 2102 	strd	r2, r1, [sp, #8]
 801115a:	2201      	movs	r2, #1
 801115c:	2100      	movs	r1, #0
 801115e:	4605      	mov	r5, r0
 8011160:	7122      	strb	r2, [r4, #4]
 8011162:	f88d 1014 	strb.w	r1, [sp, #20]
 8011166:	b1cb      	cbz	r3, 801119c <uxr_buffer_create_participant_bin+0x5c>
 8011168:	f88d 201c 	strb.w	r2, [sp, #28]
 801116c:	9308      	str	r3, [sp, #32]
 801116e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011172:	a915      	add	r1, sp, #84	@ 0x54
 8011174:	a809      	add	r0, sp, #36	@ 0x24
 8011176:	f7fc ff9f 	bl	800e0b8 <ucdr_init_buffer>
 801117a:	a905      	add	r1, sp, #20
 801117c:	a809      	add	r0, sp, #36	@ 0x24
 801117e:	f001 ff8f 	bl	80130a0 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8011182:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011184:	9600      	str	r6, [sp, #0]
 8011186:	9401      	str	r4, [sp, #4]
 8011188:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801118c:	60e3      	str	r3, [r4, #12]
 801118e:	4628      	mov	r0, r5
 8011190:	b29b      	uxth	r3, r3
 8011192:	f7ff ffa9 	bl	80110e8 <uxr_common_create_entity>
 8011196:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 801119a:	bd70      	pop	{r4, r5, r6, pc}
 801119c:	f88d 301c 	strb.w	r3, [sp, #28]
 80111a0:	e7e5      	b.n	801116e <uxr_buffer_create_participant_bin+0x2e>
 80111a2:	bf00      	nop

080111a4 <uxr_buffer_create_topic_bin>:
 80111a4:	b570      	push	{r4, r5, r6, lr}
 80111a6:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 80111aa:	4605      	mov	r5, r0
 80111ac:	9105      	str	r1, [sp, #20]
 80111ae:	4618      	mov	r0, r3
 80111b0:	a997      	add	r1, sp, #604	@ 0x25c
 80111b2:	2302      	movs	r3, #2
 80111b4:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 80111b8:	9204      	str	r2, [sp, #16]
 80111ba:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 80111be:	f000 f96f 	bl	80114a0 <uxr_object_id_to_raw>
 80111c2:	2303      	movs	r3, #3
 80111c4:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 80111c8:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 80111ca:	9306      	str	r3, [sp, #24]
 80111cc:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 80111ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80111d0:	2301      	movs	r3, #1
 80111d2:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 80111d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80111da:	2300      	movs	r3, #0
 80111dc:	a917      	add	r1, sp, #92	@ 0x5c
 80111de:	a80b      	add	r0, sp, #44	@ 0x2c
 80111e0:	f88d 301c 	strb.w	r3, [sp, #28]
 80111e4:	f7fc ff68 	bl	800e0b8 <ucdr_init_buffer>
 80111e8:	a906      	add	r1, sp, #24
 80111ea:	a80b      	add	r0, sp, #44	@ 0x2c
 80111ec:	f001 ff7a 	bl	80130e4 <uxr_serialize_OBJK_Topic_Binary>
 80111f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80111f2:	9316      	str	r3, [sp, #88]	@ 0x58
 80111f4:	ac13      	add	r4, sp, #76	@ 0x4c
 80111f6:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80111fa:	9600      	str	r6, [sp, #0]
 80111fc:	9401      	str	r4, [sp, #4]
 80111fe:	b29b      	uxth	r3, r3
 8011200:	4628      	mov	r0, r5
 8011202:	f7ff ff71 	bl	80110e8 <uxr_common_create_entity>
 8011206:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 801120a:	bd70      	pop	{r4, r5, r6, pc}

0801120c <uxr_buffer_create_publisher_bin>:
 801120c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801120e:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 8011212:	4605      	mov	r5, r0
 8011214:	9105      	str	r1, [sp, #20]
 8011216:	4618      	mov	r0, r3
 8011218:	2603      	movs	r6, #3
 801121a:	a992      	add	r1, sp, #584	@ 0x248
 801121c:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 8011220:	9204      	str	r2, [sp, #16]
 8011222:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8011226:	f000 f93b 	bl	80114a0 <uxr_object_id_to_raw>
 801122a:	2300      	movs	r3, #0
 801122c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011230:	a912      	add	r1, sp, #72	@ 0x48
 8011232:	a806      	add	r0, sp, #24
 8011234:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8011238:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 801123c:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 8011240:	f7fc ff3a 	bl	800e0b8 <ucdr_init_buffer>
 8011244:	a993      	add	r1, sp, #588	@ 0x24c
 8011246:	a806      	add	r0, sp, #24
 8011248:	f002 f802 	bl	8013250 <uxr_serialize_OBJK_Publisher_Binary>
 801124c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801124e:	9311      	str	r3, [sp, #68]	@ 0x44
 8011250:	ac0e      	add	r4, sp, #56	@ 0x38
 8011252:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011256:	9700      	str	r7, [sp, #0]
 8011258:	9401      	str	r4, [sp, #4]
 801125a:	b29b      	uxth	r3, r3
 801125c:	4628      	mov	r0, r5
 801125e:	f7ff ff43 	bl	80110e8 <uxr_common_create_entity>
 8011262:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8011266:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011268 <uxr_buffer_create_subscriber_bin>:
 8011268:	b570      	push	{r4, r5, r6, lr}
 801126a:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 801126e:	4605      	mov	r5, r0
 8011270:	9105      	str	r1, [sp, #20]
 8011272:	4618      	mov	r0, r3
 8011274:	a992      	add	r1, sp, #584	@ 0x248
 8011276:	2304      	movs	r3, #4
 8011278:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 801127c:	9204      	str	r2, [sp, #16]
 801127e:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 8011282:	f000 f90d 	bl	80114a0 <uxr_object_id_to_raw>
 8011286:	2203      	movs	r2, #3
 8011288:	2300      	movs	r3, #0
 801128a:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 801128e:	a912      	add	r1, sp, #72	@ 0x48
 8011290:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011294:	a806      	add	r0, sp, #24
 8011296:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 801129a:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 801129e:	f7fc ff0b 	bl	800e0b8 <ucdr_init_buffer>
 80112a2:	a993      	add	r1, sp, #588	@ 0x24c
 80112a4:	a806      	add	r0, sp, #24
 80112a6:	f002 f885 	bl	80133b4 <uxr_serialize_OBJK_Subscriber_Binary>
 80112aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80112ac:	9311      	str	r3, [sp, #68]	@ 0x44
 80112ae:	ac0e      	add	r4, sp, #56	@ 0x38
 80112b0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80112b4:	9600      	str	r6, [sp, #0]
 80112b6:	9401      	str	r4, [sp, #4]
 80112b8:	b29b      	uxth	r3, r3
 80112ba:	4628      	mov	r0, r5
 80112bc:	f7ff ff14 	bl	80110e8 <uxr_common_create_entity>
 80112c0:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 80112c4:	bd70      	pop	{r4, r5, r6, pc}
 80112c6:	bf00      	nop

080112c8 <uxr_buffer_create_datawriter_bin>:
 80112c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80112ca:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80112ce:	ac1d      	add	r4, sp, #116	@ 0x74
 80112d0:	9105      	str	r1, [sp, #20]
 80112d2:	4605      	mov	r5, r0
 80112d4:	a9a1      	add	r1, sp, #644	@ 0x284
 80112d6:	4618      	mov	r0, r3
 80112d8:	2305      	movs	r3, #5
 80112da:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 80112de:	9204      	str	r2, [sp, #16]
 80112e0:	7123      	strb	r3, [r4, #4]
 80112e2:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 80112e6:	f000 f8db 	bl	80114a0 <uxr_object_id_to_raw>
 80112ea:	2303      	movs	r3, #3
 80112ec:	a90e      	add	r1, sp, #56	@ 0x38
 80112ee:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 80112f0:	7223      	strb	r3, [r4, #8]
 80112f2:	f000 f8d5 	bl	80114a0 <uxr_object_id_to_raw>
 80112f6:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 80112fa:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 80112fe:	2200      	movs	r2, #0
 8011300:	3f00      	subs	r7, #0
 8011302:	fab3 f383 	clz	r3, r3
 8011306:	f89d 12a6 	ldrb.w	r1, [sp, #678]	@ 0x2a6
 801130a:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 801130e:	bf18      	it	ne
 8011310:	2701      	movne	r7, #1
 8011312:	095b      	lsrs	r3, r3, #5
 8011314:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 8011318:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 801131c:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 8011320:	2201      	movs	r2, #1
 8011322:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 8011326:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801132a:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 801132e:	b919      	cbnz	r1, 8011338 <uxr_buffer_create_datawriter_bin+0x70>
 8011330:	f043 0302 	orr.w	r3, r3, #2
 8011334:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011338:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 801133c:	2a01      	cmp	r2, #1
 801133e:	d022      	beq.n	8011386 <uxr_buffer_create_datawriter_bin+0xbe>
 8011340:	2a03      	cmp	r2, #3
 8011342:	d01b      	beq.n	801137c <uxr_buffer_create_datawriter_bin+0xb4>
 8011344:	b91a      	cbnz	r2, 801134e <uxr_buffer_create_datawriter_bin+0x86>
 8011346:	f043 0308 	orr.w	r3, r3, #8
 801134a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801134e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011352:	a921      	add	r1, sp, #132	@ 0x84
 8011354:	a806      	add	r0, sp, #24
 8011356:	f7fc feaf 	bl	800e0b8 <ucdr_init_buffer>
 801135a:	a90e      	add	r1, sp, #56	@ 0x38
 801135c:	a806      	add	r0, sp, #24
 801135e:	f002 f8cb 	bl	80134f8 <uxr_serialize_OBJK_DataWriter_Binary>
 8011362:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011364:	9600      	str	r6, [sp, #0]
 8011366:	9401      	str	r4, [sp, #4]
 8011368:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801136c:	60e3      	str	r3, [r4, #12]
 801136e:	4628      	mov	r0, r5
 8011370:	b29b      	uxth	r3, r3
 8011372:	f7ff feb9 	bl	80110e8 <uxr_common_create_entity>
 8011376:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801137a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801137c:	f043 0320 	orr.w	r3, r3, #32
 8011380:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011384:	e7e3      	b.n	801134e <uxr_buffer_create_datawriter_bin+0x86>
 8011386:	f043 0310 	orr.w	r3, r3, #16
 801138a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801138e:	e7de      	b.n	801134e <uxr_buffer_create_datawriter_bin+0x86>

08011390 <uxr_buffer_create_datareader_bin>:
 8011390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011392:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 8011396:	ac1f      	add	r4, sp, #124	@ 0x7c
 8011398:	9105      	str	r1, [sp, #20]
 801139a:	4605      	mov	r5, r0
 801139c:	a9a3      	add	r1, sp, #652	@ 0x28c
 801139e:	4618      	mov	r0, r3
 80113a0:	2306      	movs	r3, #6
 80113a2:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 80113a6:	9204      	str	r2, [sp, #16]
 80113a8:	7123      	strb	r3, [r4, #4]
 80113aa:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 80113ae:	f000 f877 	bl	80114a0 <uxr_object_id_to_raw>
 80113b2:	2303      	movs	r3, #3
 80113b4:	a90e      	add	r1, sp, #56	@ 0x38
 80113b6:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 80113b8:	7223      	strb	r3, [r4, #8]
 80113ba:	f000 f871 	bl	80114a0 <uxr_object_id_to_raw>
 80113be:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 80113c2:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 80113c6:	2200      	movs	r2, #0
 80113c8:	3f00      	subs	r7, #0
 80113ca:	fab3 f383 	clz	r3, r3
 80113ce:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 80113d2:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 80113d6:	bf18      	it	ne
 80113d8:	2701      	movne	r7, #1
 80113da:	095b      	lsrs	r3, r3, #5
 80113dc:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 80113e0:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 80113e4:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 80113e8:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 80113ec:	2201      	movs	r2, #1
 80113ee:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 80113f2:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80113f6:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 80113fa:	b919      	cbnz	r1, 8011404 <uxr_buffer_create_datareader_bin+0x74>
 80113fc:	f043 0302 	orr.w	r3, r3, #2
 8011400:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011404:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 8011408:	2a01      	cmp	r2, #1
 801140a:	d022      	beq.n	8011452 <uxr_buffer_create_datareader_bin+0xc2>
 801140c:	2a03      	cmp	r2, #3
 801140e:	d01b      	beq.n	8011448 <uxr_buffer_create_datareader_bin+0xb8>
 8011410:	b91a      	cbnz	r2, 801141a <uxr_buffer_create_datareader_bin+0x8a>
 8011412:	f043 0308 	orr.w	r3, r3, #8
 8011416:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801141a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801141e:	a923      	add	r1, sp, #140	@ 0x8c
 8011420:	a806      	add	r0, sp, #24
 8011422:	f7fc fe49 	bl	800e0b8 <ucdr_init_buffer>
 8011426:	a90e      	add	r1, sp, #56	@ 0x38
 8011428:	a806      	add	r0, sp, #24
 801142a:	f002 f829 	bl	8013480 <uxr_serialize_OBJK_DataReader_Binary>
 801142e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011430:	9600      	str	r6, [sp, #0]
 8011432:	9401      	str	r4, [sp, #4]
 8011434:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011438:	60e3      	str	r3, [r4, #12]
 801143a:	4628      	mov	r0, r5
 801143c:	b29b      	uxth	r3, r3
 801143e:	f7ff fe53 	bl	80110e8 <uxr_common_create_entity>
 8011442:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 8011446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011448:	f043 0320 	orr.w	r3, r3, #32
 801144c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011450:	e7e3      	b.n	801141a <uxr_buffer_create_datareader_bin+0x8a>
 8011452:	f043 0310 	orr.w	r3, r3, #16
 8011456:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801145a:	e7de      	b.n	801141a <uxr_buffer_create_datareader_bin+0x8a>

0801145c <uxr_object_id>:
 801145c:	b082      	sub	sp, #8
 801145e:	2300      	movs	r3, #0
 8011460:	f88d 1006 	strb.w	r1, [sp, #6]
 8011464:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8011468:	f360 030f 	bfi	r3, r0, #0, #16
 801146c:	f362 431f 	bfi	r3, r2, #16, #16
 8011470:	4618      	mov	r0, r3
 8011472:	b002      	add	sp, #8
 8011474:	4770      	bx	lr
 8011476:	bf00      	nop

08011478 <uxr_object_id_from_raw>:
 8011478:	7843      	ldrb	r3, [r0, #1]
 801147a:	7801      	ldrb	r1, [r0, #0]
 801147c:	b082      	sub	sp, #8
 801147e:	f003 020f 	and.w	r2, r3, #15
 8011482:	f88d 2006 	strb.w	r2, [sp, #6]
 8011486:	091b      	lsrs	r3, r3, #4
 8011488:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 801148c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8011490:	2000      	movs	r0, #0
 8011492:	f363 000f 	bfi	r0, r3, #0, #16
 8011496:	f362 401f 	bfi	r0, r2, #16, #16
 801149a:	b002      	add	sp, #8
 801149c:	4770      	bx	lr
 801149e:	bf00      	nop

080114a0 <uxr_object_id_to_raw>:
 80114a0:	f3c0 4303 	ubfx	r3, r0, #16, #4
 80114a4:	b082      	sub	sp, #8
 80114a6:	f3c0 120b 	ubfx	r2, r0, #4, #12
 80114aa:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 80114ae:	700a      	strb	r2, [r1, #0]
 80114b0:	704b      	strb	r3, [r1, #1]
 80114b2:	b002      	add	sp, #8
 80114b4:	4770      	bx	lr
 80114b6:	bf00      	nop

080114b8 <on_get_fragmentation_info>:
 80114b8:	b500      	push	{lr}
 80114ba:	b08b      	sub	sp, #44	@ 0x2c
 80114bc:	4601      	mov	r1, r0
 80114be:	2204      	movs	r2, #4
 80114c0:	a802      	add	r0, sp, #8
 80114c2:	f7fc fdf9 	bl	800e0b8 <ucdr_init_buffer>
 80114c6:	f10d 0305 	add.w	r3, sp, #5
 80114ca:	f10d 0206 	add.w	r2, sp, #6
 80114ce:	a901      	add	r1, sp, #4
 80114d0:	a802      	add	r0, sp, #8
 80114d2:	f001 f9d1 	bl	8012878 <uxr_read_submessage_header>
 80114d6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80114da:	2b0d      	cmp	r3, #13
 80114dc:	d003      	beq.n	80114e6 <on_get_fragmentation_info+0x2e>
 80114de:	2000      	movs	r0, #0
 80114e0:	b00b      	add	sp, #44	@ 0x2c
 80114e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80114e6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80114ea:	f013 0f02 	tst.w	r3, #2
 80114ee:	bf0c      	ite	eq
 80114f0:	2001      	moveq	r0, #1
 80114f2:	2002      	movne	r0, #2
 80114f4:	b00b      	add	sp, #44	@ 0x2c
 80114f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80114fa:	bf00      	nop

080114fc <read_submessage_get_info>:
 80114fc:	b570      	push	{r4, r5, r6, lr}
 80114fe:	2500      	movs	r5, #0
 8011500:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 8011504:	4604      	mov	r4, r0
 8011506:	f44f 7224 	mov.w	r2, #656	@ 0x290
 801150a:	460e      	mov	r6, r1
 801150c:	a810      	add	r0, sp, #64	@ 0x40
 801150e:	4629      	mov	r1, r5
 8011510:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8011514:	f00b fb1c 	bl	801cb50 <memset>
 8011518:	a903      	add	r1, sp, #12
 801151a:	4630      	mov	r0, r6
 801151c:	f002 fa46 	bl	80139ac <uxr_deserialize_GET_INFO_Payload>
 8011520:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8011524:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011528:	4620      	mov	r0, r4
 801152a:	f001 f839 	bl	80125a0 <uxr_session_header_offset>
 801152e:	462b      	mov	r3, r5
 8011530:	9000      	str	r0, [sp, #0]
 8011532:	220c      	movs	r2, #12
 8011534:	a905      	add	r1, sp, #20
 8011536:	a808      	add	r0, sp, #32
 8011538:	f7fc fdac 	bl	800e094 <ucdr_init_buffer_origin_offset>
 801153c:	a910      	add	r1, sp, #64	@ 0x40
 801153e:	a808      	add	r0, sp, #32
 8011540:	f002 faa6 	bl	8013a90 <uxr_serialize_INFO_Payload>
 8011544:	9b08      	ldr	r3, [sp, #32]
 8011546:	462a      	mov	r2, r5
 8011548:	4629      	mov	r1, r5
 801154a:	4620      	mov	r0, r4
 801154c:	f000 ffd4 	bl	80124f8 <uxr_stamp_session_header>
 8011550:	a808      	add	r0, sp, #32
 8011552:	f7fc fddd 	bl	800e110 <ucdr_buffer_length>
 8011556:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011558:	4602      	mov	r2, r0
 801155a:	a905      	add	r1, sp, #20
 801155c:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011560:	47a0      	blx	r4
 8011562:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8011566:	bd70      	pop	{r4, r5, r6, pc}

08011568 <write_submessage_acknack.isra.0>:
 8011568:	b570      	push	{r4, r5, r6, lr}
 801156a:	b092      	sub	sp, #72	@ 0x48
 801156c:	4605      	mov	r5, r0
 801156e:	460e      	mov	r6, r1
 8011570:	4614      	mov	r4, r2
 8011572:	f001 f815 	bl	80125a0 <uxr_session_header_offset>
 8011576:	a905      	add	r1, sp, #20
 8011578:	9000      	str	r0, [sp, #0]
 801157a:	2300      	movs	r3, #0
 801157c:	a80a      	add	r0, sp, #40	@ 0x28
 801157e:	2211      	movs	r2, #17
 8011580:	f7fc fd88 	bl	800e094 <ucdr_init_buffer_origin_offset>
 8011584:	2318      	movs	r3, #24
 8011586:	fb03 5404 	mla	r4, r3, r4, r5
 801158a:	2205      	movs	r2, #5
 801158c:	2300      	movs	r3, #0
 801158e:	3450      	adds	r4, #80	@ 0x50
 8011590:	210a      	movs	r1, #10
 8011592:	a80a      	add	r0, sp, #40	@ 0x28
 8011594:	f001 f956 	bl	8012844 <uxr_buffer_submessage_header>
 8011598:	a903      	add	r1, sp, #12
 801159a:	4620      	mov	r0, r4
 801159c:	f008 fc8c 	bl	8019eb8 <uxr_compute_acknack>
 80115a0:	ba40      	rev16	r0, r0
 80115a2:	f8ad 000e 	strh.w	r0, [sp, #14]
 80115a6:	a903      	add	r1, sp, #12
 80115a8:	a80a      	add	r0, sp, #40	@ 0x28
 80115aa:	f88d 6010 	strb.w	r6, [sp, #16]
 80115ae:	f002 fadf 	bl	8013b70 <uxr_serialize_ACKNACK_Payload>
 80115b2:	2200      	movs	r2, #0
 80115b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80115b6:	4611      	mov	r1, r2
 80115b8:	4628      	mov	r0, r5
 80115ba:	f000 ff9d 	bl	80124f8 <uxr_stamp_session_header>
 80115be:	a80a      	add	r0, sp, #40	@ 0x28
 80115c0:	f7fc fda6 	bl	800e110 <ucdr_buffer_length>
 80115c4:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80115c6:	4602      	mov	r2, r0
 80115c8:	a905      	add	r1, sp, #20
 80115ca:	e9d3 0400 	ldrd	r0, r4, [r3]
 80115ce:	47a0      	blx	r4
 80115d0:	b012      	add	sp, #72	@ 0x48
 80115d2:	bd70      	pop	{r4, r5, r6, pc}
 80115d4:	0000      	movs	r0, r0
	...

080115d8 <uxr_init_session>:
 80115d8:	b510      	push	{r4, lr}
 80115da:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8011610 <uxr_init_session+0x38>
 80115de:	2300      	movs	r3, #0
 80115e0:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 80115e4:	4604      	mov	r4, r0
 80115e6:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 80115ea:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 80115ee:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 80115f2:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 80115f6:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 80115fa:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 80115fe:	2181      	movs	r1, #129	@ 0x81
 8011600:	f000 fede 	bl	80123c0 <uxr_init_session_info>
 8011604:	f104 0008 	add.w	r0, r4, #8
 8011608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801160c:	f001 b836 	b.w	801267c <uxr_init_stream_storage>
	...

08011618 <uxr_set_status_callback>:
 8011618:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 801161c:	4770      	bx	lr
 801161e:	bf00      	nop

08011620 <uxr_set_topic_callback>:
 8011620:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 8011624:	4770      	bx	lr
 8011626:	bf00      	nop

08011628 <uxr_set_request_callback>:
 8011628:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 801162c:	4770      	bx	lr
 801162e:	bf00      	nop

08011630 <uxr_set_reply_callback>:
 8011630:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 8011634:	4770      	bx	lr
 8011636:	bf00      	nop

08011638 <uxr_create_output_best_effort_stream>:
 8011638:	b570      	push	{r4, r5, r6, lr}
 801163a:	b082      	sub	sp, #8
 801163c:	4604      	mov	r4, r0
 801163e:	460d      	mov	r5, r1
 8011640:	4616      	mov	r6, r2
 8011642:	f000 ffad 	bl	80125a0 <uxr_session_header_offset>
 8011646:	4632      	mov	r2, r6
 8011648:	4603      	mov	r3, r0
 801164a:	4629      	mov	r1, r5
 801164c:	f104 0008 	add.w	r0, r4, #8
 8011650:	b002      	add	sp, #8
 8011652:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011656:	f001 b85b 	b.w	8012710 <uxr_add_output_best_effort_buffer>
 801165a:	bf00      	nop

0801165c <uxr_create_output_reliable_stream>:
 801165c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801165e:	b085      	sub	sp, #20
 8011660:	4604      	mov	r4, r0
 8011662:	460d      	mov	r5, r1
 8011664:	4616      	mov	r6, r2
 8011666:	461f      	mov	r7, r3
 8011668:	f000 ff9a 	bl	80125a0 <uxr_session_header_offset>
 801166c:	463b      	mov	r3, r7
 801166e:	9000      	str	r0, [sp, #0]
 8011670:	4632      	mov	r2, r6
 8011672:	4629      	mov	r1, r5
 8011674:	f104 0008 	add.w	r0, r4, #8
 8011678:	f001 f85e 	bl	8012738 <uxr_add_output_reliable_buffer>
 801167c:	b005      	add	sp, #20
 801167e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011680 <uxr_create_input_best_effort_stream>:
 8011680:	b082      	sub	sp, #8
 8011682:	3008      	adds	r0, #8
 8011684:	b002      	add	sp, #8
 8011686:	f001 b871 	b.w	801276c <uxr_add_input_best_effort_buffer>
 801168a:	bf00      	nop

0801168c <uxr_create_input_reliable_stream>:
 801168c:	b510      	push	{r4, lr}
 801168e:	b084      	sub	sp, #16
 8011690:	4c03      	ldr	r4, [pc, #12]	@ (80116a0 <uxr_create_input_reliable_stream+0x14>)
 8011692:	9400      	str	r4, [sp, #0]
 8011694:	3008      	adds	r0, #8
 8011696:	f001 f87f 	bl	8012798 <uxr_add_input_reliable_buffer>
 801169a:	b004      	add	sp, #16
 801169c:	bd10      	pop	{r4, pc}
 801169e:	bf00      	nop
 80116a0:	080114b9 	.word	0x080114b9

080116a4 <uxr_epoch_nanos>:
 80116a4:	b510      	push	{r4, lr}
 80116a6:	4604      	mov	r4, r0
 80116a8:	f001 f92c 	bl	8012904 <uxr_nanos>
 80116ac:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 80116b0:	1ac0      	subs	r0, r0, r3
 80116b2:	eb61 0102 	sbc.w	r1, r1, r2
 80116b6:	bd10      	pop	{r4, pc}

080116b8 <uxr_flash_output_streams>:
 80116b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116bc:	7e03      	ldrb	r3, [r0, #24]
 80116be:	b084      	sub	sp, #16
 80116c0:	4604      	mov	r4, r0
 80116c2:	b373      	cbz	r3, 8011722 <uxr_flash_output_streams+0x6a>
 80116c4:	2500      	movs	r5, #0
 80116c6:	f100 0908 	add.w	r9, r0, #8
 80116ca:	f10d 0802 	add.w	r8, sp, #2
 80116ce:	4628      	mov	r0, r5
 80116d0:	af03      	add	r7, sp, #12
 80116d2:	ae02      	add	r6, sp, #8
 80116d4:	e006      	b.n	80116e4 <uxr_flash_output_streams+0x2c>
 80116d6:	7e23      	ldrb	r3, [r4, #24]
 80116d8:	3501      	adds	r5, #1
 80116da:	b2e8      	uxtb	r0, r5
 80116dc:	4283      	cmp	r3, r0
 80116de:	f109 0910 	add.w	r9, r9, #16
 80116e2:	d91e      	bls.n	8011722 <uxr_flash_output_streams+0x6a>
 80116e4:	2201      	movs	r2, #1
 80116e6:	4611      	mov	r1, r2
 80116e8:	f000 ff90 	bl	801260c <uxr_stream_id>
 80116ec:	4643      	mov	r3, r8
 80116ee:	4684      	mov	ip, r0
 80116f0:	463a      	mov	r2, r7
 80116f2:	4631      	mov	r1, r6
 80116f4:	4648      	mov	r0, r9
 80116f6:	f8cd c004 	str.w	ip, [sp, #4]
 80116fa:	f008 fc61 	bl	8019fc0 <uxr_prepare_best_effort_buffer_to_send>
 80116fe:	2800      	cmp	r0, #0
 8011700:	d0e9      	beq.n	80116d6 <uxr_flash_output_streams+0x1e>
 8011702:	9b02      	ldr	r3, [sp, #8]
 8011704:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8011708:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801170c:	4620      	mov	r0, r4
 801170e:	f000 fef3 	bl	80124f8 <uxr_stamp_session_header>
 8011712:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011714:	9a03      	ldr	r2, [sp, #12]
 8011716:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801171a:	9902      	ldr	r1, [sp, #8]
 801171c:	6818      	ldr	r0, [r3, #0]
 801171e:	47d0      	blx	sl
 8011720:	e7d9      	b.n	80116d6 <uxr_flash_output_streams+0x1e>
 8011722:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011726:	b37b      	cbz	r3, 8011788 <uxr_flash_output_streams+0xd0>
 8011728:	f04f 0900 	mov.w	r9, #0
 801172c:	f104 0520 	add.w	r5, r4, #32
 8011730:	f10d 0802 	add.w	r8, sp, #2
 8011734:	af03      	add	r7, sp, #12
 8011736:	ae02      	add	r6, sp, #8
 8011738:	4648      	mov	r0, r9
 801173a:	2201      	movs	r2, #1
 801173c:	2102      	movs	r1, #2
 801173e:	f000 ff65 	bl	801260c <uxr_stream_id>
 8011742:	9001      	str	r0, [sp, #4]
 8011744:	e00e      	b.n	8011764 <uxr_flash_output_streams+0xac>
 8011746:	9b02      	ldr	r3, [sp, #8]
 8011748:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801174c:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8011750:	4620      	mov	r0, r4
 8011752:	f000 fed1 	bl	80124f8 <uxr_stamp_session_header>
 8011756:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011758:	9a03      	ldr	r2, [sp, #12]
 801175a:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801175e:	9902      	ldr	r1, [sp, #8]
 8011760:	6818      	ldr	r0, [r3, #0]
 8011762:	47d0      	blx	sl
 8011764:	4643      	mov	r3, r8
 8011766:	463a      	mov	r2, r7
 8011768:	4631      	mov	r1, r6
 801176a:	4628      	mov	r0, r5
 801176c:	f008 fe3c 	bl	801a3e8 <uxr_prepare_next_reliable_buffer_to_send>
 8011770:	2800      	cmp	r0, #0
 8011772:	d1e8      	bne.n	8011746 <uxr_flash_output_streams+0x8e>
 8011774:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011778:	f109 0901 	add.w	r9, r9, #1
 801177c:	fa5f f089 	uxtb.w	r0, r9
 8011780:	4283      	cmp	r3, r0
 8011782:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 8011786:	d8d8      	bhi.n	801173a <uxr_flash_output_streams+0x82>
 8011788:	b004      	add	sp, #16
 801178a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801178e:	bf00      	nop

08011790 <read_submessage_info>:
 8011790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011794:	460d      	mov	r5, r1
 8011796:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 801179a:	4669      	mov	r1, sp
 801179c:	4607      	mov	r7, r0
 801179e:	4628      	mov	r0, r5
 80117a0:	f002 f814 	bl	80137cc <uxr_deserialize_BaseObjectReply>
 80117a4:	a902      	add	r1, sp, #8
 80117a6:	4604      	mov	r4, r0
 80117a8:	4628      	mov	r0, r5
 80117aa:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80117ae:	f7fb f9ab 	bl	800cb08 <ucdr_deserialize_bool>
 80117b2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80117b6:	4004      	ands	r4, r0
 80117b8:	b2e4      	uxtb	r4, r4
 80117ba:	b95b      	cbnz	r3, 80117d4 <read_submessage_info+0x44>
 80117bc:	a987      	add	r1, sp, #540	@ 0x21c
 80117be:	4628      	mov	r0, r5
 80117c0:	f7fb f9a2 	bl	800cb08 <ucdr_deserialize_bool>
 80117c4:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80117c8:	4606      	mov	r6, r0
 80117ca:	b94b      	cbnz	r3, 80117e0 <read_submessage_info+0x50>
 80117cc:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80117d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117d4:	a903      	add	r1, sp, #12
 80117d6:	4628      	mov	r0, r5
 80117d8:	f001 feba 	bl	8013550 <uxr_deserialize_ObjectVariant>
 80117dc:	4004      	ands	r4, r0
 80117de:	e7ed      	b.n	80117bc <read_submessage_info+0x2c>
 80117e0:	a988      	add	r1, sp, #544	@ 0x220
 80117e2:	4628      	mov	r0, r5
 80117e4:	f7fb f9be 	bl	800cb64 <ucdr_deserialize_uint8_t>
 80117e8:	4234      	tst	r4, r6
 80117ea:	d0ef      	beq.n	80117cc <read_submessage_info+0x3c>
 80117ec:	2800      	cmp	r0, #0
 80117ee:	d0ed      	beq.n	80117cc <read_submessage_info+0x3c>
 80117f0:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 80117f4:	2b0d      	cmp	r3, #13
 80117f6:	d1e9      	bne.n	80117cc <read_submessage_info+0x3c>
 80117f8:	a98a      	add	r1, sp, #552	@ 0x228
 80117fa:	4628      	mov	r0, r5
 80117fc:	f7fb ff4e 	bl	800d69c <ucdr_deserialize_int16_t>
 8011800:	b140      	cbz	r0, 8011814 <read_submessage_info+0x84>
 8011802:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8011806:	2b00      	cmp	r3, #0
 8011808:	dd07      	ble.n	801181a <read_submessage_info+0x8a>
 801180a:	f1b8 0f00 	cmp.w	r8, #0
 801180e:	bf0c      	ite	eq
 8011810:	2002      	moveq	r0, #2
 8011812:	2001      	movne	r0, #1
 8011814:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8011818:	e7d8      	b.n	80117cc <read_submessage_info+0x3c>
 801181a:	2000      	movs	r0, #0
 801181c:	e7fa      	b.n	8011814 <read_submessage_info+0x84>
 801181e:	bf00      	nop

08011820 <read_submessage_list>:
 8011820:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011824:	b097      	sub	sp, #92	@ 0x5c
 8011826:	4604      	mov	r4, r0
 8011828:	460d      	mov	r5, r1
 801182a:	9209      	str	r2, [sp, #36]	@ 0x24
 801182c:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8011830:	aa0c      	add	r2, sp, #48	@ 0x30
 8011832:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8011836:	4628      	mov	r0, r5
 8011838:	f001 f81e 	bl	8012878 <uxr_read_submessage_header>
 801183c:	2800      	cmp	r0, #0
 801183e:	f000 812c 	beq.w	8011a9a <read_submessage_list+0x27a>
 8011842:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 8011846:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011848:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 801184c:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 8011850:	3902      	subs	r1, #2
 8011852:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8011856:	290d      	cmp	r1, #13
 8011858:	d8e8      	bhi.n	801182c <read_submessage_list+0xc>
 801185a:	a201      	add	r2, pc, #4	@ (adr r2, 8011860 <read_submessage_list+0x40>)
 801185c:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8011860:	08011a91 	.word	0x08011a91
 8011864:	0801182d 	.word	0x0801182d
 8011868:	08011a81 	.word	0x08011a81
 801186c:	08011a23 	.word	0x08011a23
 8011870:	08011a19 	.word	0x08011a19
 8011874:	0801182d 	.word	0x0801182d
 8011878:	0801182d 	.word	0x0801182d
 801187c:	0801199d 	.word	0x0801199d
 8011880:	08011935 	.word	0x08011935
 8011884:	080118f5 	.word	0x080118f5
 8011888:	0801182d 	.word	0x0801182d
 801188c:	0801182d 	.word	0x0801182d
 8011890:	0801182d 	.word	0x0801182d
 8011894:	08011899 	.word	0x08011899
 8011898:	a910      	add	r1, sp, #64	@ 0x40
 801189a:	4628      	mov	r0, r5
 801189c:	f002 f9c6 	bl	8013c2c <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 80118a0:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 80118a4:	2e00      	cmp	r6, #0
 80118a6:	f000 8100 	beq.w	8011aaa <read_submessage_list+0x28a>
 80118aa:	f001 f82b 	bl	8012904 <uxr_nanos>
 80118ae:	f04f 0800 	mov.w	r8, #0
 80118b2:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80118b4:	4602      	mov	r2, r0
 80118b6:	460b      	mov	r3, r1
 80118b8:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80118ba:	4990      	ldr	r1, [pc, #576]	@ (8011afc <read_submessage_list+0x2dc>)
 80118bc:	46c4      	mov	ip, r8
 80118be:	fbc0 7c01 	smlal	r7, ip, r0, r1
 80118c2:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 80118c6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80118c8:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80118ca:	46c6      	mov	lr, r8
 80118cc:	fbc0 7e01 	smlal	r7, lr, r0, r1
 80118d0:	46bc      	mov	ip, r7
 80118d2:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 80118d6:	fbc0 7801 	smlal	r7, r8, r0, r1
 80118da:	e9cd ce02 	strd	ip, lr, [sp, #8]
 80118de:	e9cd 7800 	strd	r7, r8, [sp]
 80118e2:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80118e6:	9106      	str	r1, [sp, #24]
 80118e8:	4620      	mov	r0, r4
 80118ea:	47b0      	blx	r6
 80118ec:	2301      	movs	r3, #1
 80118ee:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 80118f2:	e79b      	b.n	801182c <read_submessage_list+0xc>
 80118f4:	a910      	add	r1, sp, #64	@ 0x40
 80118f6:	4628      	mov	r0, r5
 80118f8:	f002 f978 	bl	8013bec <uxr_deserialize_HEARTBEAT_Payload>
 80118fc:	2100      	movs	r1, #0
 80118fe:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011902:	f000 fe9f 	bl	8012644 <uxr_stream_id_from_raw>
 8011906:	f3c0 2607 	ubfx	r6, r0, #8, #8
 801190a:	900f      	str	r0, [sp, #60]	@ 0x3c
 801190c:	4631      	mov	r1, r6
 801190e:	f104 0008 	add.w	r0, r4, #8
 8011912:	f000 ff77 	bl	8012804 <uxr_get_input_reliable_stream>
 8011916:	2800      	cmp	r0, #0
 8011918:	d088      	beq.n	801182c <read_submessage_list+0xc>
 801191a:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 801191e:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8011922:	f008 fabd 	bl	8019ea0 <uxr_process_heartbeat>
 8011926:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 801192a:	4632      	mov	r2, r6
 801192c:	4620      	mov	r0, r4
 801192e:	f7ff fe1b 	bl	8011568 <write_submessage_acknack.isra.0>
 8011932:	e77b      	b.n	801182c <read_submessage_list+0xc>
 8011934:	a910      	add	r1, sp, #64	@ 0x40
 8011936:	4628      	mov	r0, r5
 8011938:	f002 f930 	bl	8013b9c <uxr_deserialize_ACKNACK_Payload>
 801193c:	2100      	movs	r1, #0
 801193e:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011942:	f000 fe7f 	bl	8012644 <uxr_stream_id_from_raw>
 8011946:	900d      	str	r0, [sp, #52]	@ 0x34
 8011948:	f3c0 2107 	ubfx	r1, r0, #8, #8
 801194c:	f104 0008 	add.w	r0, r4, #8
 8011950:	f000 ff44 	bl	80127dc <uxr_get_output_reliable_stream>
 8011954:	4606      	mov	r6, r0
 8011956:	2800      	cmp	r0, #0
 8011958:	f43f af68 	beq.w	801182c <read_submessage_list+0xc>
 801195c:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 8011960:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8011964:	ba49      	rev16	r1, r1
 8011966:	b289      	uxth	r1, r1
 8011968:	f008 fde8 	bl	801a53c <uxr_process_acknack>
 801196c:	4630      	mov	r0, r6
 801196e:	f008 fda9 	bl	801a4c4 <uxr_begin_output_nack_buffer_it>
 8011972:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8011976:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 801197a:	e005      	b.n	8011988 <read_submessage_list+0x168>
 801197c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801197e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011980:	685f      	ldr	r7, [r3, #4]
 8011982:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011984:	6818      	ldr	r0, [r3, #0]
 8011986:	47b8      	blx	r7
 8011988:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 801198c:	aa0f      	add	r2, sp, #60	@ 0x3c
 801198e:	4641      	mov	r1, r8
 8011990:	4630      	mov	r0, r6
 8011992:	f008 fd99 	bl	801a4c8 <uxr_next_reliable_nack_buffer_to_send>
 8011996:	2800      	cmp	r0, #0
 8011998:	d1f0      	bne.n	801197c <read_submessage_list+0x15c>
 801199a:	e747      	b.n	801182c <read_submessage_list+0xc>
 801199c:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 80119a0:	4641      	mov	r1, r8
 80119a2:	900d      	str	r0, [sp, #52]	@ 0x34
 80119a4:	4628      	mov	r0, r5
 80119a6:	f001 fe73 	bl	8013690 <uxr_deserialize_BaseObjectRequest>
 80119aa:	3e04      	subs	r6, #4
 80119ac:	4640      	mov	r0, r8
 80119ae:	a90f      	add	r1, sp, #60	@ 0x3c
 80119b0:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 80119b4:	f000 fe1a 	bl	80125ec <uxr_parse_base_object_request>
 80119b8:	fa1f f886 	uxth.w	r8, r6
 80119bc:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 80119c0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80119c2:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 80119c6:	9110      	str	r1, [sp, #64]	@ 0x40
 80119c8:	f007 070e 	and.w	r7, r7, #14
 80119cc:	b136      	cbz	r6, 80119dc <read_submessage_list+0x1bc>
 80119ce:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80119d2:	9300      	str	r3, [sp, #0]
 80119d4:	464a      	mov	r2, r9
 80119d6:	2300      	movs	r3, #0
 80119d8:	4620      	mov	r0, r4
 80119da:	47b0      	blx	r6
 80119dc:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 80119de:	b16b      	cbz	r3, 80119fc <read_submessage_list+0x1dc>
 80119e0:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 80119e2:	2100      	movs	r1, #0
 80119e4:	3802      	subs	r0, #2
 80119e6:	e002      	b.n	80119ee <read_submessage_list+0x1ce>
 80119e8:	3101      	adds	r1, #1
 80119ea:	428b      	cmp	r3, r1
 80119ec:	d006      	beq.n	80119fc <read_submessage_list+0x1dc>
 80119ee:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 80119f2:	454e      	cmp	r6, r9
 80119f4:	d1f8      	bne.n	80119e8 <read_submessage_list+0x1c8>
 80119f6:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80119f8:	2200      	movs	r2, #0
 80119fa:	545a      	strb	r2, [r3, r1]
 80119fc:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8011a00:	9102      	str	r1, [sp, #8]
 8011a02:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011a04:	9101      	str	r1, [sp, #4]
 8011a06:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8011a08:	9100      	str	r1, [sp, #0]
 8011a0a:	463b      	mov	r3, r7
 8011a0c:	4642      	mov	r2, r8
 8011a0e:	4629      	mov	r1, r5
 8011a10:	4620      	mov	r0, r4
 8011a12:	f008 fe4b 	bl	801a6ac <read_submessage_format>
 8011a16:	e709      	b.n	801182c <read_submessage_list+0xc>
 8011a18:	4629      	mov	r1, r5
 8011a1a:	4620      	mov	r0, r4
 8011a1c:	f7ff feb8 	bl	8011790 <read_submessage_info>
 8011a20:	e704      	b.n	801182c <read_submessage_list+0xc>
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d03c      	beq.n	8011aa0 <read_submessage_list+0x280>
 8011a26:	a910      	add	r1, sp, #64	@ 0x40
 8011a28:	4628      	mov	r0, r5
 8011a2a:	f002 f813 	bl	8013a54 <uxr_deserialize_STATUS_Payload>
 8011a2e:	a90e      	add	r1, sp, #56	@ 0x38
 8011a30:	a810      	add	r0, sp, #64	@ 0x40
 8011a32:	aa0d      	add	r2, sp, #52	@ 0x34
 8011a34:	f000 fdda 	bl	80125ec <uxr_parse_base_object_request>
 8011a38:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 8011a3c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011a3e:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 8011a42:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8011a46:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011a48:	b136      	cbz	r6, 8011a58 <read_submessage_list+0x238>
 8011a4a:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011a4e:	9300      	str	r3, [sp, #0]
 8011a50:	463a      	mov	r2, r7
 8011a52:	4643      	mov	r3, r8
 8011a54:	4620      	mov	r0, r4
 8011a56:	47b0      	blx	r6
 8011a58:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011a5a:	2a00      	cmp	r2, #0
 8011a5c:	f43f aee6 	beq.w	801182c <read_submessage_list+0xc>
 8011a60:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011a62:	2100      	movs	r1, #0
 8011a64:	3802      	subs	r0, #2
 8011a66:	e003      	b.n	8011a70 <read_submessage_list+0x250>
 8011a68:	3101      	adds	r1, #1
 8011a6a:	4291      	cmp	r1, r2
 8011a6c:	f43f aede 	beq.w	801182c <read_submessage_list+0xc>
 8011a70:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 8011a74:	42be      	cmp	r6, r7
 8011a76:	d1f7      	bne.n	8011a68 <read_submessage_list+0x248>
 8011a78:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011a7a:	f803 8001 	strb.w	r8, [r3, r1]
 8011a7e:	e6d5      	b.n	801182c <read_submessage_list+0xc>
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	f47f aed3 	bne.w	801182c <read_submessage_list+0xc>
 8011a86:	4629      	mov	r1, r5
 8011a88:	4620      	mov	r0, r4
 8011a8a:	f000 fcf7 	bl	801247c <uxr_read_create_session_status>
 8011a8e:	e6cd      	b.n	801182c <read_submessage_list+0xc>
 8011a90:	4629      	mov	r1, r5
 8011a92:	4620      	mov	r0, r4
 8011a94:	f7ff fd32 	bl	80114fc <read_submessage_get_info>
 8011a98:	e6c8      	b.n	801182c <read_submessage_list+0xc>
 8011a9a:	b017      	add	sp, #92	@ 0x5c
 8011a9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011aa0:	4629      	mov	r1, r5
 8011aa2:	4620      	mov	r0, r4
 8011aa4:	f000 fcf8 	bl	8012498 <uxr_read_delete_session_status>
 8011aa8:	e6c0      	b.n	801182c <read_submessage_list+0xc>
 8011aaa:	f000 ff2b 	bl	8012904 <uxr_nanos>
 8011aae:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 8011ab2:	f8df c048 	ldr.w	ip, [pc, #72]	@ 8011afc <read_submessage_list+0x2dc>
 8011ab6:	4633      	mov	r3, r6
 8011ab8:	fbc7 230c 	smlal	r2, r3, r7, ip
 8011abc:	1810      	adds	r0, r2, r0
 8011abe:	eb43 0301 	adc.w	r3, r3, r1
 8011ac2:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 8011ac6:	46b6      	mov	lr, r6
 8011ac8:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 8011acc:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 8011ad0:	fbc1 760c 	smlal	r7, r6, r1, ip
 8011ad4:	19d2      	adds	r2, r2, r7
 8011ad6:	eb4e 0106 	adc.w	r1, lr, r6
 8011ada:	1a80      	subs	r0, r0, r2
 8011adc:	eb63 0301 	sbc.w	r3, r3, r1
 8011ae0:	0fda      	lsrs	r2, r3, #31
 8011ae2:	1812      	adds	r2, r2, r0
 8011ae4:	f143 0300 	adc.w	r3, r3, #0
 8011ae8:	0852      	lsrs	r2, r2, #1
 8011aea:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8011aee:	105b      	asrs	r3, r3, #1
 8011af0:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8011af4:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8011af8:	e6f8      	b.n	80118ec <read_submessage_list+0xcc>
 8011afa:	bf00      	nop
 8011afc:	3b9aca00 	.word	0x3b9aca00

08011b00 <listen_message_reliably>:
 8011b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b04:	f1b1 0b00 	subs.w	fp, r1, #0
 8011b08:	b09f      	sub	sp, #124	@ 0x7c
 8011b0a:	4606      	mov	r6, r0
 8011b0c:	bfb8      	it	lt
 8011b0e:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 8011b12:	f000 fedd 	bl	80128d0 <uxr_millis>
 8011b16:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011b1a:	9003      	str	r0, [sp, #12]
 8011b1c:	9104      	str	r1, [sp, #16]
 8011b1e:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8011b22:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	f000 80a4 	beq.w	8011c74 <listen_message_reliably+0x174>
 8011b2c:	2500      	movs	r5, #0
 8011b2e:	e9cd b806 	strd	fp, r8, [sp, #24]
 8011b32:	f106 0420 	add.w	r4, r6, #32
 8011b36:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8011b3a:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 8011b3e:	4628      	mov	r0, r5
 8011b40:	e011      	b.n	8011b66 <listen_message_reliably+0x66>
 8011b42:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8011b46:	42ba      	cmp	r2, r7
 8011b48:	eb73 0109 	sbcs.w	r1, r3, r9
 8011b4c:	bfb8      	it	lt
 8011b4e:	4699      	movlt	r9, r3
 8011b50:	f105 0501 	add.w	r5, r5, #1
 8011b54:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011b58:	b2e8      	uxtb	r0, r5
 8011b5a:	bfb8      	it	lt
 8011b5c:	4617      	movlt	r7, r2
 8011b5e:	4283      	cmp	r3, r0
 8011b60:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 8011b64:	d94a      	bls.n	8011bfc <listen_message_reliably+0xfc>
 8011b66:	2201      	movs	r2, #1
 8011b68:	2102      	movs	r1, #2
 8011b6a:	f000 fd4f 	bl	801260c <uxr_stream_id>
 8011b6e:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8011b72:	4601      	mov	r1, r0
 8011b74:	4620      	mov	r0, r4
 8011b76:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011b78:	f008 fc74 	bl	801a464 <uxr_update_output_stream_heartbeat_timestamp>
 8011b7c:	2800      	cmp	r0, #0
 8011b7e:	d0e0      	beq.n	8011b42 <listen_message_reliably+0x42>
 8011b80:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 8011b84:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 8011b88:	9305      	str	r3, [sp, #20]
 8011b8a:	4630      	mov	r0, r6
 8011b8c:	f000 fd08 	bl	80125a0 <uxr_session_header_offset>
 8011b90:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 8011b94:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 8011b98:	9000      	str	r0, [sp, #0]
 8011b9a:	a90e      	add	r1, sp, #56	@ 0x38
 8011b9c:	4640      	mov	r0, r8
 8011b9e:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 8011ba2:	2300      	movs	r3, #0
 8011ba4:	2211      	movs	r2, #17
 8011ba6:	f7fc fa75 	bl	800e094 <ucdr_init_buffer_origin_offset>
 8011baa:	2300      	movs	r3, #0
 8011bac:	2205      	movs	r2, #5
 8011bae:	210b      	movs	r1, #11
 8011bb0:	4640      	mov	r0, r8
 8011bb2:	f000 fe47 	bl	8012844 <uxr_buffer_submessage_header>
 8011bb6:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 8011bba:	2101      	movs	r1, #1
 8011bbc:	f008 fe4a 	bl	801a854 <uxr_seq_num_add>
 8011bc0:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 8011bc4:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 8011bc8:	4602      	mov	r2, r0
 8011bca:	9b05      	ldr	r3, [sp, #20]
 8011bcc:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 8011bd0:	a90c      	add	r1, sp, #48	@ 0x30
 8011bd2:	4640      	mov	r0, r8
 8011bd4:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 8011bd8:	f001 fff4 	bl	8013bc4 <uxr_serialize_HEARTBEAT_Payload>
 8011bdc:	2200      	movs	r2, #0
 8011bde:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011be0:	4611      	mov	r1, r2
 8011be2:	4630      	mov	r0, r6
 8011be4:	f000 fc88 	bl	80124f8 <uxr_stamp_session_header>
 8011be8:	4640      	mov	r0, r8
 8011bea:	f7fc fa91 	bl	800e110 <ucdr_buffer_length>
 8011bee:	4602      	mov	r2, r0
 8011bf0:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 8011bf2:	a90e      	add	r1, sp, #56	@ 0x38
 8011bf4:	e9d0 0300 	ldrd	r0, r3, [r0]
 8011bf8:	4798      	blx	r3
 8011bfa:	e7a2      	b.n	8011b42 <listen_message_reliably+0x42>
 8011bfc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011c00:	4599      	cmp	r9, r3
 8011c02:	bf08      	it	eq
 8011c04:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 8011c08:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 8011c0c:	d032      	beq.n	8011c74 <listen_message_reliably+0x174>
 8011c0e:	9b03      	ldr	r3, [sp, #12]
 8011c10:	1aff      	subs	r7, r7, r3
 8011c12:	2f00      	cmp	r7, #0
 8011c14:	bf08      	it	eq
 8011c16:	2701      	moveq	r7, #1
 8011c18:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8011c1a:	455f      	cmp	r7, fp
 8011c1c:	bfa8      	it	ge
 8011c1e:	465f      	movge	r7, fp
 8011c20:	689c      	ldr	r4, [r3, #8]
 8011c22:	6818      	ldr	r0, [r3, #0]
 8011c24:	4642      	mov	r2, r8
 8011c26:	463b      	mov	r3, r7
 8011c28:	4651      	mov	r1, sl
 8011c2a:	47a0      	blx	r4
 8011c2c:	ebab 0b07 	sub.w	fp, fp, r7
 8011c30:	b958      	cbnz	r0, 8011c4a <listen_message_reliably+0x14a>
 8011c32:	f1bb 0f00 	cmp.w	fp, #0
 8011c36:	dd44      	ble.n	8011cc2 <listen_message_reliably+0x1c2>
 8011c38:	f000 fe4a 	bl	80128d0 <uxr_millis>
 8011c3c:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d03c      	beq.n	8011cbe <listen_message_reliably+0x1be>
 8011c44:	e9cd 0103 	strd	r0, r1, [sp, #12]
 8011c48:	e770      	b.n	8011b2c <listen_message_reliably+0x2c>
 8011c4a:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 8011c4e:	4604      	mov	r4, r0
 8011c50:	a80e      	add	r0, sp, #56	@ 0x38
 8011c52:	f7fc fa31 	bl	800e0b8 <ucdr_init_buffer>
 8011c56:	2500      	movs	r5, #0
 8011c58:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 8011c5c:	aa08      	add	r2, sp, #32
 8011c5e:	a90e      	add	r1, sp, #56	@ 0x38
 8011c60:	4630      	mov	r0, r6
 8011c62:	f88d 5020 	strb.w	r5, [sp, #32]
 8011c66:	f000 fc5d 	bl	8012524 <uxr_read_session_header>
 8011c6a:	b928      	cbnz	r0, 8011c78 <listen_message_reliably+0x178>
 8011c6c:	4620      	mov	r0, r4
 8011c6e:	b01f      	add	sp, #124	@ 0x7c
 8011c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c74:	465f      	mov	r7, fp
 8011c76:	e7cc      	b.n	8011c12 <listen_message_reliably+0x112>
 8011c78:	4629      	mov	r1, r5
 8011c7a:	f89d 0020 	ldrb.w	r0, [sp, #32]
 8011c7e:	f000 fce1 	bl	8012644 <uxr_stream_id_from_raw>
 8011c82:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8011c86:	2f01      	cmp	r7, #1
 8011c88:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 8011c8c:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 8011c90:	fa5f f880 	uxtb.w	r8, r0
 8011c94:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8011c98:	d050      	beq.n	8011d3c <listen_message_reliably+0x23c>
 8011c9a:	2f02      	cmp	r7, #2
 8011c9c:	d016      	beq.n	8011ccc <listen_message_reliably+0x1cc>
 8011c9e:	2f00      	cmp	r7, #0
 8011ca0:	d1e4      	bne.n	8011c6c <listen_message_reliably+0x16c>
 8011ca2:	4639      	mov	r1, r7
 8011ca4:	4638      	mov	r0, r7
 8011ca6:	f000 fccd 	bl	8012644 <uxr_stream_id_from_raw>
 8011caa:	a90e      	add	r1, sp, #56	@ 0x38
 8011cac:	4602      	mov	r2, r0
 8011cae:	4630      	mov	r0, r6
 8011cb0:	920c      	str	r2, [sp, #48]	@ 0x30
 8011cb2:	f7ff fdb5 	bl	8011820 <read_submessage_list>
 8011cb6:	4620      	mov	r0, r4
 8011cb8:	b01f      	add	sp, #124	@ 0x7c
 8011cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cbe:	465f      	mov	r7, fp
 8011cc0:	e7aa      	b.n	8011c18 <listen_message_reliably+0x118>
 8011cc2:	4604      	mov	r4, r0
 8011cc4:	4620      	mov	r0, r4
 8011cc6:	b01f      	add	sp, #124	@ 0x7c
 8011cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ccc:	4629      	mov	r1, r5
 8011cce:	f106 0008 	add.w	r0, r6, #8
 8011cd2:	f000 fd97 	bl	8012804 <uxr_get_input_reliable_stream>
 8011cd6:	4681      	mov	r9, r0
 8011cd8:	b338      	cbz	r0, 8011d2a <listen_message_reliably+0x22a>
 8011cda:	a80e      	add	r0, sp, #56	@ 0x38
 8011cdc:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 8011ce0:	f7fc fa1a 	bl	800e118 <ucdr_buffer_remaining>
 8011ce4:	4603      	mov	r3, r0
 8011ce6:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 8011cea:	9000      	str	r0, [sp, #0]
 8011cec:	465a      	mov	r2, fp
 8011cee:	4651      	mov	r1, sl
 8011cf0:	4648      	mov	r0, r9
 8011cf2:	f007 ffe3 	bl	8019cbc <uxr_receive_reliable_message>
 8011cf6:	b1c0      	cbz	r0, 8011d2a <listen_message_reliably+0x22a>
 8011cf8:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8011cfc:	b393      	cbz	r3, 8011d64 <listen_message_reliably+0x264>
 8011cfe:	af16      	add	r7, sp, #88	@ 0x58
 8011d00:	f04f 0a02 	mov.w	sl, #2
 8011d04:	e00a      	b.n	8011d1c <listen_message_reliably+0x21c>
 8011d06:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 8011d0a:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 8011d0e:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 8011d12:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011d14:	4639      	mov	r1, r7
 8011d16:	4630      	mov	r0, r6
 8011d18:	f7ff fd82 	bl	8011820 <read_submessage_list>
 8011d1c:	2204      	movs	r2, #4
 8011d1e:	4639      	mov	r1, r7
 8011d20:	4648      	mov	r0, r9
 8011d22:	f008 f845 	bl	8019db0 <uxr_next_input_reliable_buffer_available>
 8011d26:	2800      	cmp	r0, #0
 8011d28:	d1ed      	bne.n	8011d06 <listen_message_reliably+0x206>
 8011d2a:	4630      	mov	r0, r6
 8011d2c:	462a      	mov	r2, r5
 8011d2e:	4641      	mov	r1, r8
 8011d30:	f7ff fc1a 	bl	8011568 <write_submessage_acknack.isra.0>
 8011d34:	4620      	mov	r0, r4
 8011d36:	b01f      	add	sp, #124	@ 0x7c
 8011d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d3c:	4629      	mov	r1, r5
 8011d3e:	f106 0008 	add.w	r0, r6, #8
 8011d42:	f000 fd55 	bl	80127f0 <uxr_get_input_best_effort_stream>
 8011d46:	2800      	cmp	r0, #0
 8011d48:	d090      	beq.n	8011c6c <listen_message_reliably+0x16c>
 8011d4a:	4651      	mov	r1, sl
 8011d4c:	f007 ff26 	bl	8019b9c <uxr_receive_best_effort_message>
 8011d50:	2800      	cmp	r0, #0
 8011d52:	d08b      	beq.n	8011c6c <listen_message_reliably+0x16c>
 8011d54:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011d58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011d5a:	a90e      	add	r1, sp, #56	@ 0x38
 8011d5c:	4630      	mov	r0, r6
 8011d5e:	f7ff fd5f 	bl	8011820 <read_submessage_list>
 8011d62:	e783      	b.n	8011c6c <listen_message_reliably+0x16c>
 8011d64:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011d68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011d6a:	a90e      	add	r1, sp, #56	@ 0x38
 8011d6c:	4630      	mov	r0, r6
 8011d6e:	f7ff fd57 	bl	8011820 <read_submessage_list>
 8011d72:	e7c4      	b.n	8011cfe <listen_message_reliably+0x1fe>

08011d74 <uxr_run_session_timeout>:
 8011d74:	b570      	push	{r4, r5, r6, lr}
 8011d76:	4604      	mov	r4, r0
 8011d78:	460d      	mov	r5, r1
 8011d7a:	f000 fda9 	bl	80128d0 <uxr_millis>
 8011d7e:	4606      	mov	r6, r0
 8011d80:	4620      	mov	r0, r4
 8011d82:	f7ff fc99 	bl	80116b8 <uxr_flash_output_streams>
 8011d86:	4629      	mov	r1, r5
 8011d88:	4620      	mov	r0, r4
 8011d8a:	f7ff feb9 	bl	8011b00 <listen_message_reliably>
 8011d8e:	f000 fd9f 	bl	80128d0 <uxr_millis>
 8011d92:	1b81      	subs	r1, r0, r6
 8011d94:	1a69      	subs	r1, r5, r1
 8011d96:	2900      	cmp	r1, #0
 8011d98:	dcf6      	bgt.n	8011d88 <uxr_run_session_timeout+0x14>
 8011d9a:	f104 0008 	add.w	r0, r4, #8
 8011d9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011da2:	f000 bd39 	b.w	8012818 <uxr_output_streams_confirmed>
 8011da6:	bf00      	nop

08011da8 <uxr_run_session_until_data>:
 8011da8:	b570      	push	{r4, r5, r6, lr}
 8011daa:	4604      	mov	r4, r0
 8011dac:	460d      	mov	r5, r1
 8011dae:	f000 fd8f 	bl	80128d0 <uxr_millis>
 8011db2:	4606      	mov	r6, r0
 8011db4:	4620      	mov	r0, r4
 8011db6:	f7ff fc7f 	bl	80116b8 <uxr_flash_output_streams>
 8011dba:	2300      	movs	r3, #0
 8011dbc:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8011dc0:	4629      	mov	r1, r5
 8011dc2:	e005      	b.n	8011dd0 <uxr_run_session_until_data+0x28>
 8011dc4:	f000 fd84 	bl	80128d0 <uxr_millis>
 8011dc8:	1b81      	subs	r1, r0, r6
 8011dca:	1a69      	subs	r1, r5, r1
 8011dcc:	2900      	cmp	r1, #0
 8011dce:	dd07      	ble.n	8011de0 <uxr_run_session_until_data+0x38>
 8011dd0:	4620      	mov	r0, r4
 8011dd2:	f7ff fe95 	bl	8011b00 <listen_message_reliably>
 8011dd6:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011dda:	2800      	cmp	r0, #0
 8011ddc:	d0f2      	beq.n	8011dc4 <uxr_run_session_until_data+0x1c>
 8011dde:	bd70      	pop	{r4, r5, r6, pc}
 8011de0:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011de4:	bd70      	pop	{r4, r5, r6, pc}
 8011de6:	bf00      	nop

08011de8 <uxr_run_session_until_confirm_delivery>:
 8011de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dec:	4606      	mov	r6, r0
 8011dee:	460d      	mov	r5, r1
 8011df0:	f000 fd6e 	bl	80128d0 <uxr_millis>
 8011df4:	4607      	mov	r7, r0
 8011df6:	4630      	mov	r0, r6
 8011df8:	f7ff fc5e 	bl	80116b8 <uxr_flash_output_streams>
 8011dfc:	2d00      	cmp	r5, #0
 8011dfe:	db16      	blt.n	8011e2e <uxr_run_session_until_confirm_delivery+0x46>
 8011e00:	462c      	mov	r4, r5
 8011e02:	f106 0808 	add.w	r8, r6, #8
 8011e06:	e008      	b.n	8011e1a <uxr_run_session_until_confirm_delivery+0x32>
 8011e08:	4621      	mov	r1, r4
 8011e0a:	4630      	mov	r0, r6
 8011e0c:	f7ff fe78 	bl	8011b00 <listen_message_reliably>
 8011e10:	f000 fd5e 	bl	80128d0 <uxr_millis>
 8011e14:	1bc1      	subs	r1, r0, r7
 8011e16:	1a6c      	subs	r4, r5, r1
 8011e18:	d404      	bmi.n	8011e24 <uxr_run_session_until_confirm_delivery+0x3c>
 8011e1a:	4640      	mov	r0, r8
 8011e1c:	f000 fcfc 	bl	8012818 <uxr_output_streams_confirmed>
 8011e20:	2800      	cmp	r0, #0
 8011e22:	d0f1      	beq.n	8011e08 <uxr_run_session_until_confirm_delivery+0x20>
 8011e24:	4640      	mov	r0, r8
 8011e26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e2a:	f000 bcf5 	b.w	8012818 <uxr_output_streams_confirmed>
 8011e2e:	f106 0808 	add.w	r8, r6, #8
 8011e32:	e7f7      	b.n	8011e24 <uxr_run_session_until_confirm_delivery+0x3c>

08011e34 <uxr_run_session_until_all_status>:
 8011e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e38:	9c08      	ldr	r4, [sp, #32]
 8011e3a:	4605      	mov	r5, r0
 8011e3c:	460f      	mov	r7, r1
 8011e3e:	4690      	mov	r8, r2
 8011e40:	461e      	mov	r6, r3
 8011e42:	f7ff fc39 	bl	80116b8 <uxr_flash_output_streams>
 8011e46:	b124      	cbz	r4, 8011e52 <uxr_run_session_until_all_status+0x1e>
 8011e48:	4622      	mov	r2, r4
 8011e4a:	21ff      	movs	r1, #255	@ 0xff
 8011e4c:	4630      	mov	r0, r6
 8011e4e:	f00a fe7f 	bl	801cb50 <memset>
 8011e52:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 8011e56:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011e58:	f000 fd3a 	bl	80128d0 <uxr_millis>
 8011e5c:	4639      	mov	r1, r7
 8011e5e:	4681      	mov	r9, r0
 8011e60:	4628      	mov	r0, r5
 8011e62:	f7ff fe4d 	bl	8011b00 <listen_message_reliably>
 8011e66:	f000 fd33 	bl	80128d0 <uxr_millis>
 8011e6a:	eba0 0109 	sub.w	r1, r0, r9
 8011e6e:	1a79      	subs	r1, r7, r1
 8011e70:	b36c      	cbz	r4, 8011ece <uxr_run_session_until_all_status+0x9a>
 8011e72:	1e70      	subs	r0, r6, #1
 8011e74:	46c6      	mov	lr, r8
 8011e76:	1902      	adds	r2, r0, r4
 8011e78:	4684      	mov	ip, r0
 8011e7a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8011e7e:	2bff      	cmp	r3, #255	@ 0xff
 8011e80:	d007      	beq.n	8011e92 <uxr_run_session_until_all_status+0x5e>
 8011e82:	4594      	cmp	ip, r2
 8011e84:	d00f      	beq.n	8011ea6 <uxr_run_session_until_all_status+0x72>
 8011e86:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8011e8a:	2bff      	cmp	r3, #255	@ 0xff
 8011e8c:	f10e 0e02 	add.w	lr, lr, #2
 8011e90:	d1f7      	bne.n	8011e82 <uxr_run_session_until_all_status+0x4e>
 8011e92:	4594      	cmp	ip, r2
 8011e94:	f8be 3000 	ldrh.w	r3, [lr]
 8011e98:	d014      	beq.n	8011ec4 <uxr_run_session_until_all_status+0x90>
 8011e9a:	f10e 0e02 	add.w	lr, lr, #2
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d0eb      	beq.n	8011e7a <uxr_run_session_until_all_status+0x46>
 8011ea2:	2900      	cmp	r1, #0
 8011ea4:	dcdc      	bgt.n	8011e60 <uxr_run_session_until_all_status+0x2c>
 8011ea6:	2300      	movs	r3, #0
 8011ea8:	67eb      	str	r3, [r5, #124]	@ 0x7c
 8011eaa:	e001      	b.n	8011eb0 <uxr_run_session_until_all_status+0x7c>
 8011eac:	2b01      	cmp	r3, #1
 8011eae:	d812      	bhi.n	8011ed6 <uxr_run_session_until_all_status+0xa2>
 8011eb0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8011eb4:	4290      	cmp	r0, r2
 8011eb6:	d1f9      	bne.n	8011eac <uxr_run_session_until_all_status+0x78>
 8011eb8:	2b01      	cmp	r3, #1
 8011eba:	bf8c      	ite	hi
 8011ebc:	2000      	movhi	r0, #0
 8011ebe:	2001      	movls	r0, #1
 8011ec0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ec4:	2900      	cmp	r1, #0
 8011ec6:	ddee      	ble.n	8011ea6 <uxr_run_session_until_all_status+0x72>
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d1c9      	bne.n	8011e60 <uxr_run_session_until_all_status+0x2c>
 8011ecc:	e7eb      	b.n	8011ea6 <uxr_run_session_until_all_status+0x72>
 8011ece:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011ed0:	2001      	movs	r0, #1
 8011ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ed6:	2000      	movs	r0, #0
 8011ed8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011edc:	0000      	movs	r0, r0
	...

08011ee0 <uxr_sync_session>:
 8011ee0:	b570      	push	{r4, r5, r6, lr}
 8011ee2:	b092      	sub	sp, #72	@ 0x48
 8011ee4:	4604      	mov	r4, r0
 8011ee6:	460d      	mov	r5, r1
 8011ee8:	f000 fb5a 	bl	80125a0 <uxr_session_header_offset>
 8011eec:	2214      	movs	r2, #20
 8011eee:	eb0d 0102 	add.w	r1, sp, r2
 8011ef2:	9000      	str	r0, [sp, #0]
 8011ef4:	2300      	movs	r3, #0
 8011ef6:	a80a      	add	r0, sp, #40	@ 0x28
 8011ef8:	f7fc f8cc 	bl	800e094 <ucdr_init_buffer_origin_offset>
 8011efc:	2300      	movs	r3, #0
 8011efe:	2208      	movs	r2, #8
 8011f00:	210e      	movs	r1, #14
 8011f02:	a80a      	add	r0, sp, #40	@ 0x28
 8011f04:	f000 fc9e 	bl	8012844 <uxr_buffer_submessage_header>
 8011f08:	f000 fcfc 	bl	8012904 <uxr_nanos>
 8011f0c:	a318      	add	r3, pc, #96	@ (adr r3, 8011f70 <uxr_sync_session+0x90>)
 8011f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f12:	f7ee fed1 	bl	8000cb8 <__aeabi_ldivmod>
 8011f16:	a903      	add	r1, sp, #12
 8011f18:	e9cd 0203 	strd	r0, r2, [sp, #12]
 8011f1c:	a80a      	add	r0, sp, #40	@ 0x28
 8011f1e:	f001 fe77 	bl	8013c10 <uxr_serialize_TIMESTAMP_Payload>
 8011f22:	2200      	movs	r2, #0
 8011f24:	4611      	mov	r1, r2
 8011f26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011f28:	4620      	mov	r0, r4
 8011f2a:	f000 fae5 	bl	80124f8 <uxr_stamp_session_header>
 8011f2e:	a80a      	add	r0, sp, #40	@ 0x28
 8011f30:	f7fc f8ee 	bl	800e110 <ucdr_buffer_length>
 8011f34:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011f36:	4602      	mov	r2, r0
 8011f38:	a905      	add	r1, sp, #20
 8011f3a:	e9d3 0600 	ldrd	r0, r6, [r3]
 8011f3e:	47b0      	blx	r6
 8011f40:	f000 fcc6 	bl	80128d0 <uxr_millis>
 8011f44:	2300      	movs	r3, #0
 8011f46:	4606      	mov	r6, r0
 8011f48:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8011f4c:	4629      	mov	r1, r5
 8011f4e:	e000      	b.n	8011f52 <uxr_sync_session+0x72>
 8011f50:	b950      	cbnz	r0, 8011f68 <uxr_sync_session+0x88>
 8011f52:	4620      	mov	r0, r4
 8011f54:	f7ff fdd4 	bl	8011b00 <listen_message_reliably>
 8011f58:	f000 fcba 	bl	80128d0 <uxr_millis>
 8011f5c:	1b81      	subs	r1, r0, r6
 8011f5e:	1a69      	subs	r1, r5, r1
 8011f60:	2900      	cmp	r1, #0
 8011f62:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 8011f66:	dcf3      	bgt.n	8011f50 <uxr_sync_session+0x70>
 8011f68:	b012      	add	sp, #72	@ 0x48
 8011f6a:	bd70      	pop	{r4, r5, r6, pc}
 8011f6c:	f3af 8000 	nop.w
 8011f70:	3b9aca00 	.word	0x3b9aca00
 8011f74:	00000000 	.word	0x00000000

08011f78 <wait_session_status>:
 8011f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f7c:	4604      	mov	r4, r0
 8011f7e:	20ff      	movs	r0, #255	@ 0xff
 8011f80:	b09f      	sub	sp, #124	@ 0x7c
 8011f82:	7160      	strb	r0, [r4, #5]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	f000 80bb 	beq.w	8012100 <wait_session_status+0x188>
 8011f8a:	4692      	mov	sl, r2
 8011f8c:	469b      	mov	fp, r3
 8011f8e:	f04f 0800 	mov.w	r8, #0
 8011f92:	9105      	str	r1, [sp, #20]
 8011f94:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011f96:	9905      	ldr	r1, [sp, #20]
 8011f98:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011f9c:	4652      	mov	r2, sl
 8011f9e:	47a8      	blx	r5
 8011fa0:	f000 fc96 	bl	80128d0 <uxr_millis>
 8011fa4:	2700      	movs	r7, #0
 8011fa6:	4605      	mov	r5, r0
 8011fa8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011fac:	e009      	b.n	8011fc2 <wait_session_status+0x4a>
 8011fae:	f000 fc8f 	bl	80128d0 <uxr_millis>
 8011fb2:	1b43      	subs	r3, r0, r5
 8011fb4:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	7962      	ldrb	r2, [r4, #5]
 8011fbc:	dd3d      	ble.n	801203a <wait_session_status+0xc2>
 8011fbe:	2aff      	cmp	r2, #255	@ 0xff
 8011fc0:	d13b      	bne.n	801203a <wait_session_status+0xc2>
 8011fc2:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011fc4:	a90a      	add	r1, sp, #40	@ 0x28
 8011fc6:	6896      	ldr	r6, [r2, #8]
 8011fc8:	6810      	ldr	r0, [r2, #0]
 8011fca:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011fcc:	47b0      	blx	r6
 8011fce:	2800      	cmp	r0, #0
 8011fd0:	d0ed      	beq.n	8011fae <wait_session_status+0x36>
 8011fd2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 8011fd6:	a80e      	add	r0, sp, #56	@ 0x38
 8011fd8:	f7fc f86e 	bl	800e0b8 <ucdr_init_buffer>
 8011fdc:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 8011fe0:	aa09      	add	r2, sp, #36	@ 0x24
 8011fe2:	a90e      	add	r1, sp, #56	@ 0x38
 8011fe4:	4620      	mov	r0, r4
 8011fe6:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 8011fea:	f000 fa9b 	bl	8012524 <uxr_read_session_header>
 8011fee:	2800      	cmp	r0, #0
 8011ff0:	d0dd      	beq.n	8011fae <wait_session_status+0x36>
 8011ff2:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8011ff6:	2100      	movs	r1, #0
 8011ff8:	f000 fb24 	bl	8012644 <uxr_stream_id_from_raw>
 8011ffc:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8012000:	9304      	str	r3, [sp, #16]
 8012002:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8012006:	b2c3      	uxtb	r3, r0
 8012008:	f1b9 0f01 	cmp.w	r9, #1
 801200c:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8012010:	9303      	str	r3, [sp, #12]
 8012012:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8012016:	d05d      	beq.n	80120d4 <wait_session_status+0x15c>
 8012018:	f1b9 0f02 	cmp.w	r9, #2
 801201c:	d01a      	beq.n	8012054 <wait_session_status+0xdc>
 801201e:	f1b9 0f00 	cmp.w	r9, #0
 8012022:	d1c4      	bne.n	8011fae <wait_session_status+0x36>
 8012024:	4649      	mov	r1, r9
 8012026:	4648      	mov	r0, r9
 8012028:	f000 fb0c 	bl	8012644 <uxr_stream_id_from_raw>
 801202c:	a90e      	add	r1, sp, #56	@ 0x38
 801202e:	4602      	mov	r2, r0
 8012030:	900d      	str	r0, [sp, #52]	@ 0x34
 8012032:	4620      	mov	r0, r4
 8012034:	f7ff fbf4 	bl	8011820 <read_submessage_list>
 8012038:	e7b9      	b.n	8011fae <wait_session_status+0x36>
 801203a:	f108 0801 	add.w	r8, r8, #1
 801203e:	45c3      	cmp	fp, r8
 8012040:	d001      	beq.n	8012046 <wait_session_status+0xce>
 8012042:	2aff      	cmp	r2, #255	@ 0xff
 8012044:	d0a6      	beq.n	8011f94 <wait_session_status+0x1c>
 8012046:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 801204a:	bf18      	it	ne
 801204c:	2001      	movne	r0, #1
 801204e:	b01f      	add	sp, #124	@ 0x7c
 8012050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012054:	4631      	mov	r1, r6
 8012056:	f104 0008 	add.w	r0, r4, #8
 801205a:	f000 fbd3 	bl	8012804 <uxr_get_input_reliable_stream>
 801205e:	9006      	str	r0, [sp, #24]
 8012060:	2800      	cmp	r0, #0
 8012062:	d031      	beq.n	80120c8 <wait_session_status+0x150>
 8012064:	aa0e      	add	r2, sp, #56	@ 0x38
 8012066:	4610      	mov	r0, r2
 8012068:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801206a:	9207      	str	r2, [sp, #28]
 801206c:	f7fc f854 	bl	800e118 <ucdr_buffer_remaining>
 8012070:	4603      	mov	r3, r0
 8012072:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 8012076:	9000      	str	r0, [sp, #0]
 8012078:	9a07      	ldr	r2, [sp, #28]
 801207a:	9904      	ldr	r1, [sp, #16]
 801207c:	9806      	ldr	r0, [sp, #24]
 801207e:	f007 fe1d 	bl	8019cbc <uxr_receive_reliable_message>
 8012082:	b308      	cbz	r0, 80120c8 <wait_session_status+0x150>
 8012084:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8012088:	2b00      	cmp	r3, #0
 801208a:	d041      	beq.n	8012110 <wait_session_status+0x198>
 801208c:	f8cd 8010 	str.w	r8, [sp, #16]
 8012090:	9507      	str	r5, [sp, #28]
 8012092:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012096:	9d06      	ldr	r5, [sp, #24]
 8012098:	f04f 0902 	mov.w	r9, #2
 801209c:	e00a      	b.n	80120b4 <wait_session_status+0x13c>
 801209e:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 80120a2:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 80120a6:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 80120aa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80120ac:	a916      	add	r1, sp, #88	@ 0x58
 80120ae:	4620      	mov	r0, r4
 80120b0:	f7ff fbb6 	bl	8011820 <read_submessage_list>
 80120b4:	2204      	movs	r2, #4
 80120b6:	a916      	add	r1, sp, #88	@ 0x58
 80120b8:	4628      	mov	r0, r5
 80120ba:	f007 fe79 	bl	8019db0 <uxr_next_input_reliable_buffer_available>
 80120be:	2800      	cmp	r0, #0
 80120c0:	d1ed      	bne.n	801209e <wait_session_status+0x126>
 80120c2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80120c6:	9d07      	ldr	r5, [sp, #28]
 80120c8:	9903      	ldr	r1, [sp, #12]
 80120ca:	4632      	mov	r2, r6
 80120cc:	4620      	mov	r0, r4
 80120ce:	f7ff fa4b 	bl	8011568 <write_submessage_acknack.isra.0>
 80120d2:	e76c      	b.n	8011fae <wait_session_status+0x36>
 80120d4:	4631      	mov	r1, r6
 80120d6:	f104 0008 	add.w	r0, r4, #8
 80120da:	f000 fb89 	bl	80127f0 <uxr_get_input_best_effort_stream>
 80120de:	2800      	cmp	r0, #0
 80120e0:	f43f af65 	beq.w	8011fae <wait_session_status+0x36>
 80120e4:	9904      	ldr	r1, [sp, #16]
 80120e6:	f007 fd59 	bl	8019b9c <uxr_receive_best_effort_message>
 80120ea:	2800      	cmp	r0, #0
 80120ec:	f43f af5f 	beq.w	8011fae <wait_session_status+0x36>
 80120f0:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 80120f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80120f6:	a90e      	add	r1, sp, #56	@ 0x38
 80120f8:	4620      	mov	r0, r4
 80120fa:	f7ff fb91 	bl	8011820 <read_submessage_list>
 80120fe:	e756      	b.n	8011fae <wait_session_status+0x36>
 8012100:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8012102:	e9d3 0400 	ldrd	r0, r4, [r3]
 8012106:	47a0      	blx	r4
 8012108:	2001      	movs	r0, #1
 801210a:	b01f      	add	sp, #124	@ 0x7c
 801210c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012110:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8012114:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012116:	a90e      	add	r1, sp, #56	@ 0x38
 8012118:	4620      	mov	r0, r4
 801211a:	f7ff fb81 	bl	8011820 <read_submessage_list>
 801211e:	e7b5      	b.n	801208c <wait_session_status+0x114>

08012120 <uxr_delete_session_retries>:
 8012120:	b530      	push	{r4, r5, lr}
 8012122:	b08f      	sub	sp, #60	@ 0x3c
 8012124:	4604      	mov	r4, r0
 8012126:	460d      	mov	r5, r1
 8012128:	f000 fa3a 	bl	80125a0 <uxr_session_header_offset>
 801212c:	2300      	movs	r3, #0
 801212e:	2210      	movs	r2, #16
 8012130:	9000      	str	r0, [sp, #0]
 8012132:	a902      	add	r1, sp, #8
 8012134:	a806      	add	r0, sp, #24
 8012136:	f7fb ffad 	bl	800e094 <ucdr_init_buffer_origin_offset>
 801213a:	a906      	add	r1, sp, #24
 801213c:	4620      	mov	r0, r4
 801213e:	f000 f981 	bl	8012444 <uxr_buffer_delete_session>
 8012142:	2200      	movs	r2, #0
 8012144:	4611      	mov	r1, r2
 8012146:	9b06      	ldr	r3, [sp, #24]
 8012148:	4620      	mov	r0, r4
 801214a:	f000 f9d5 	bl	80124f8 <uxr_stamp_session_header>
 801214e:	a806      	add	r0, sp, #24
 8012150:	f7fb ffde 	bl	800e110 <ucdr_buffer_length>
 8012154:	462b      	mov	r3, r5
 8012156:	4602      	mov	r2, r0
 8012158:	a902      	add	r1, sp, #8
 801215a:	4620      	mov	r0, r4
 801215c:	f7ff ff0c 	bl	8011f78 <wait_session_status>
 8012160:	b118      	cbz	r0, 801216a <uxr_delete_session_retries+0x4a>
 8012162:	7960      	ldrb	r0, [r4, #5]
 8012164:	fab0 f080 	clz	r0, r0
 8012168:	0940      	lsrs	r0, r0, #5
 801216a:	b00f      	add	sp, #60	@ 0x3c
 801216c:	bd30      	pop	{r4, r5, pc}
 801216e:	bf00      	nop

08012170 <uxr_create_session>:
 8012170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012174:	f100 0308 	add.w	r3, r0, #8
 8012178:	b0ab      	sub	sp, #172	@ 0xac
 801217a:	4604      	mov	r4, r0
 801217c:	4618      	mov	r0, r3
 801217e:	9303      	str	r3, [sp, #12]
 8012180:	f000 fa86 	bl	8012690 <uxr_reset_stream_storage>
 8012184:	4620      	mov	r0, r4
 8012186:	f000 fa0b 	bl	80125a0 <uxr_session_header_offset>
 801218a:	2300      	movs	r3, #0
 801218c:	9000      	str	r0, [sp, #0]
 801218e:	221c      	movs	r2, #28
 8012190:	a90b      	add	r1, sp, #44	@ 0x2c
 8012192:	a812      	add	r0, sp, #72	@ 0x48
 8012194:	f7fb ff7e 	bl	800e094 <ucdr_init_buffer_origin_offset>
 8012198:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801219a:	8a1a      	ldrh	r2, [r3, #16]
 801219c:	3a04      	subs	r2, #4
 801219e:	b292      	uxth	r2, r2
 80121a0:	a912      	add	r1, sp, #72	@ 0x48
 80121a2:	4620      	mov	r0, r4
 80121a4:	f000 f924 	bl	80123f0 <uxr_buffer_create_session>
 80121a8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80121aa:	4620      	mov	r0, r4
 80121ac:	f000 f990 	bl	80124d0 <uxr_stamp_create_session_header>
 80121b0:	a812      	add	r0, sp, #72	@ 0x48
 80121b2:	f7fb ffad 	bl	800e110 <ucdr_buffer_length>
 80121b6:	23ff      	movs	r3, #255	@ 0xff
 80121b8:	4683      	mov	fp, r0
 80121ba:	7163      	strb	r3, [r4, #5]
 80121bc:	f04f 080a 	mov.w	r8, #10
 80121c0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80121c2:	465a      	mov	r2, fp
 80121c4:	e9d3 0500 	ldrd	r0, r5, [r3]
 80121c8:	a90b      	add	r1, sp, #44	@ 0x2c
 80121ca:	47a8      	blx	r5
 80121cc:	f000 fb80 	bl	80128d0 <uxr_millis>
 80121d0:	2700      	movs	r7, #0
 80121d2:	4605      	mov	r5, r0
 80121d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80121d8:	e009      	b.n	80121ee <uxr_create_session+0x7e>
 80121da:	f000 fb79 	bl	80128d0 <uxr_millis>
 80121de:	1b43      	subs	r3, r0, r5
 80121e0:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	7962      	ldrb	r2, [r4, #5]
 80121e8:	dd3d      	ble.n	8012266 <uxr_create_session+0xf6>
 80121ea:	2aff      	cmp	r2, #255	@ 0xff
 80121ec:	d13b      	bne.n	8012266 <uxr_create_session+0xf6>
 80121ee:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 80121f0:	a907      	add	r1, sp, #28
 80121f2:	6896      	ldr	r6, [r2, #8]
 80121f4:	6810      	ldr	r0, [r2, #0]
 80121f6:	aa08      	add	r2, sp, #32
 80121f8:	47b0      	blx	r6
 80121fa:	2800      	cmp	r0, #0
 80121fc:	d0ed      	beq.n	80121da <uxr_create_session+0x6a>
 80121fe:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8012202:	a81a      	add	r0, sp, #104	@ 0x68
 8012204:	f7fb ff58 	bl	800e0b8 <ucdr_init_buffer>
 8012208:	f10d 031a 	add.w	r3, sp, #26
 801220c:	aa06      	add	r2, sp, #24
 801220e:	a91a      	add	r1, sp, #104	@ 0x68
 8012210:	4620      	mov	r0, r4
 8012212:	f88d 7018 	strb.w	r7, [sp, #24]
 8012216:	f000 f985 	bl	8012524 <uxr_read_session_header>
 801221a:	2800      	cmp	r0, #0
 801221c:	d0dd      	beq.n	80121da <uxr_create_session+0x6a>
 801221e:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012222:	2100      	movs	r1, #0
 8012224:	f000 fa0e 	bl	8012644 <uxr_stream_id_from_raw>
 8012228:	f3c0 4907 	ubfx	r9, r0, #16, #8
 801222c:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8012230:	9302      	str	r3, [sp, #8]
 8012232:	f1b9 0f01 	cmp.w	r9, #1
 8012236:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 801223a:	fa5f fa80 	uxtb.w	sl, r0
 801223e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8012242:	d056      	beq.n	80122f2 <uxr_create_session+0x182>
 8012244:	f1b9 0f02 	cmp.w	r9, #2
 8012248:	d018      	beq.n	801227c <uxr_create_session+0x10c>
 801224a:	f1b9 0f00 	cmp.w	r9, #0
 801224e:	d1c4      	bne.n	80121da <uxr_create_session+0x6a>
 8012250:	4649      	mov	r1, r9
 8012252:	4648      	mov	r0, r9
 8012254:	f000 f9f6 	bl	8012644 <uxr_stream_id_from_raw>
 8012258:	a91a      	add	r1, sp, #104	@ 0x68
 801225a:	4602      	mov	r2, r0
 801225c:	900a      	str	r0, [sp, #40]	@ 0x28
 801225e:	4620      	mov	r0, r4
 8012260:	f7ff fade 	bl	8011820 <read_submessage_list>
 8012264:	e7b9      	b.n	80121da <uxr_create_session+0x6a>
 8012266:	f1b8 0801 	subs.w	r8, r8, #1
 801226a:	d001      	beq.n	8012270 <uxr_create_session+0x100>
 801226c:	2aff      	cmp	r2, #255	@ 0xff
 801226e:	d0a7      	beq.n	80121c0 <uxr_create_session+0x50>
 8012270:	2a00      	cmp	r2, #0
 8012272:	d05b      	beq.n	801232c <uxr_create_session+0x1bc>
 8012274:	2000      	movs	r0, #0
 8012276:	b02b      	add	sp, #172	@ 0xac
 8012278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801227c:	9803      	ldr	r0, [sp, #12]
 801227e:	4631      	mov	r1, r6
 8012280:	f000 fac0 	bl	8012804 <uxr_get_input_reliable_stream>
 8012284:	9004      	str	r0, [sp, #16]
 8012286:	b370      	cbz	r0, 80122e6 <uxr_create_session+0x176>
 8012288:	aa1a      	add	r2, sp, #104	@ 0x68
 801228a:	4610      	mov	r0, r2
 801228c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801228e:	9205      	str	r2, [sp, #20]
 8012290:	f7fb ff42 	bl	800e118 <ucdr_buffer_remaining>
 8012294:	4603      	mov	r3, r0
 8012296:	f10d 0019 	add.w	r0, sp, #25
 801229a:	9000      	str	r0, [sp, #0]
 801229c:	9a05      	ldr	r2, [sp, #20]
 801229e:	9902      	ldr	r1, [sp, #8]
 80122a0:	9804      	ldr	r0, [sp, #16]
 80122a2:	f007 fd0b 	bl	8019cbc <uxr_receive_reliable_message>
 80122a6:	b1f0      	cbz	r0, 80122e6 <uxr_create_session+0x176>
 80122a8:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d035      	beq.n	801231c <uxr_create_session+0x1ac>
 80122b0:	f8cd b008 	str.w	fp, [sp, #8]
 80122b4:	f04f 0902 	mov.w	r9, #2
 80122b8:	f8dd b010 	ldr.w	fp, [sp, #16]
 80122bc:	e00a      	b.n	80122d4 <uxr_create_session+0x164>
 80122be:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 80122c2:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 80122c6:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 80122ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80122cc:	a922      	add	r1, sp, #136	@ 0x88
 80122ce:	4620      	mov	r0, r4
 80122d0:	f7ff faa6 	bl	8011820 <read_submessage_list>
 80122d4:	2204      	movs	r2, #4
 80122d6:	a922      	add	r1, sp, #136	@ 0x88
 80122d8:	4658      	mov	r0, fp
 80122da:	f007 fd69 	bl	8019db0 <uxr_next_input_reliable_buffer_available>
 80122de:	2800      	cmp	r0, #0
 80122e0:	d1ed      	bne.n	80122be <uxr_create_session+0x14e>
 80122e2:	f8dd b008 	ldr.w	fp, [sp, #8]
 80122e6:	4632      	mov	r2, r6
 80122e8:	4651      	mov	r1, sl
 80122ea:	4620      	mov	r0, r4
 80122ec:	f7ff f93c 	bl	8011568 <write_submessage_acknack.isra.0>
 80122f0:	e773      	b.n	80121da <uxr_create_session+0x6a>
 80122f2:	9803      	ldr	r0, [sp, #12]
 80122f4:	4631      	mov	r1, r6
 80122f6:	f000 fa7b 	bl	80127f0 <uxr_get_input_best_effort_stream>
 80122fa:	2800      	cmp	r0, #0
 80122fc:	f43f af6d 	beq.w	80121da <uxr_create_session+0x6a>
 8012300:	9902      	ldr	r1, [sp, #8]
 8012302:	f007 fc4b 	bl	8019b9c <uxr_receive_best_effort_message>
 8012306:	2800      	cmp	r0, #0
 8012308:	f43f af67 	beq.w	80121da <uxr_create_session+0x6a>
 801230c:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8012310:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012312:	a91a      	add	r1, sp, #104	@ 0x68
 8012314:	4620      	mov	r0, r4
 8012316:	f7ff fa83 	bl	8011820 <read_submessage_list>
 801231a:	e75e      	b.n	80121da <uxr_create_session+0x6a>
 801231c:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8012320:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012322:	a91a      	add	r1, sp, #104	@ 0x68
 8012324:	4620      	mov	r0, r4
 8012326:	f7ff fa7b 	bl	8011820 <read_submessage_list>
 801232a:	e7c1      	b.n	80122b0 <uxr_create_session+0x140>
 801232c:	9803      	ldr	r0, [sp, #12]
 801232e:	f000 f9af 	bl	8012690 <uxr_reset_stream_storage>
 8012332:	2001      	movs	r0, #1
 8012334:	b02b      	add	sp, #172	@ 0xac
 8012336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801233a:	bf00      	nop

0801233c <uxr_prepare_stream_to_write_submessage>:
 801233c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012340:	b082      	sub	sp, #8
 8012342:	4606      	mov	r6, r0
 8012344:	4610      	mov	r0, r2
 8012346:	4614      	mov	r4, r2
 8012348:	9101      	str	r1, [sp, #4]
 801234a:	461f      	mov	r7, r3
 801234c:	f3c1 2507 	ubfx	r5, r1, #8, #8
 8012350:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8012354:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8012358:	f000 fab4 	bl	80128c4 <uxr_submessage_padding>
 801235c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012360:	1d21      	adds	r1, r4, #4
 8012362:	2b01      	cmp	r3, #1
 8012364:	eb01 0a00 	add.w	sl, r1, r0
 8012368:	d012      	beq.n	8012390 <uxr_prepare_stream_to_write_submessage+0x54>
 801236a:	2b02      	cmp	r3, #2
 801236c:	d003      	beq.n	8012376 <uxr_prepare_stream_to_write_submessage+0x3a>
 801236e:	2000      	movs	r0, #0
 8012370:	b002      	add	sp, #8
 8012372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012376:	4629      	mov	r1, r5
 8012378:	f106 0008 	add.w	r0, r6, #8
 801237c:	f000 fa2e 	bl	80127dc <uxr_get_output_reliable_stream>
 8012380:	2800      	cmp	r0, #0
 8012382:	d0f4      	beq.n	801236e <uxr_prepare_stream_to_write_submessage+0x32>
 8012384:	4651      	mov	r1, sl
 8012386:	463a      	mov	r2, r7
 8012388:	f007 fec8 	bl	801a11c <uxr_prepare_reliable_buffer_to_write>
 801238c:	b968      	cbnz	r0, 80123aa <uxr_prepare_stream_to_write_submessage+0x6e>
 801238e:	e7ee      	b.n	801236e <uxr_prepare_stream_to_write_submessage+0x32>
 8012390:	4629      	mov	r1, r5
 8012392:	f106 0008 	add.w	r0, r6, #8
 8012396:	f000 fa19 	bl	80127cc <uxr_get_output_best_effort_stream>
 801239a:	2800      	cmp	r0, #0
 801239c:	d0e7      	beq.n	801236e <uxr_prepare_stream_to_write_submessage+0x32>
 801239e:	4651      	mov	r1, sl
 80123a0:	463a      	mov	r2, r7
 80123a2:	f007 fded 	bl	8019f80 <uxr_prepare_best_effort_buffer_to_write>
 80123a6:	2800      	cmp	r0, #0
 80123a8:	d0e1      	beq.n	801236e <uxr_prepare_stream_to_write_submessage+0x32>
 80123aa:	464b      	mov	r3, r9
 80123ac:	b2a2      	uxth	r2, r4
 80123ae:	4641      	mov	r1, r8
 80123b0:	4638      	mov	r0, r7
 80123b2:	f000 fa47 	bl	8012844 <uxr_buffer_submessage_header>
 80123b6:	2001      	movs	r0, #1
 80123b8:	b002      	add	sp, #8
 80123ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123be:	bf00      	nop

080123c0 <uxr_init_session_info>:
 80123c0:	2300      	movs	r3, #0
 80123c2:	f361 0307 	bfi	r3, r1, #0, #8
 80123c6:	0e11      	lsrs	r1, r2, #24
 80123c8:	f361 230f 	bfi	r3, r1, #8, #8
 80123cc:	f3c2 4107 	ubfx	r1, r2, #16, #8
 80123d0:	f361 4317 	bfi	r3, r1, #16, #8
 80123d4:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80123d8:	f361 631f 	bfi	r3, r1, #24, #8
 80123dc:	f04f 0c09 	mov.w	ip, #9
 80123e0:	21ff      	movs	r1, #255	@ 0xff
 80123e2:	6003      	str	r3, [r0, #0]
 80123e4:	7102      	strb	r2, [r0, #4]
 80123e6:	f8a0 c006 	strh.w	ip, [r0, #6]
 80123ea:	7141      	strb	r1, [r0, #5]
 80123ec:	4770      	bx	lr
 80123ee:	bf00      	nop

080123f0 <uxr_buffer_create_session>:
 80123f0:	b530      	push	{r4, r5, lr}
 80123f2:	4d13      	ldr	r5, [pc, #76]	@ (8012440 <uxr_buffer_create_session+0x50>)
 80123f4:	b089      	sub	sp, #36	@ 0x24
 80123f6:	2300      	movs	r3, #0
 80123f8:	9307      	str	r3, [sp, #28]
 80123fa:	f8ad 201c 	strh.w	r2, [sp, #28]
 80123fe:	682a      	ldr	r2, [r5, #0]
 8012400:	9200      	str	r2, [sp, #0]
 8012402:	460c      	mov	r4, r1
 8012404:	2201      	movs	r2, #1
 8012406:	88a9      	ldrh	r1, [r5, #4]
 8012408:	9301      	str	r3, [sp, #4]
 801240a:	80c2      	strh	r2, [r0, #6]
 801240c:	f8ad 1006 	strh.w	r1, [sp, #6]
 8012410:	f8d0 1001 	ldr.w	r1, [r0, #1]
 8012414:	7800      	ldrb	r0, [r0, #0]
 8012416:	9303      	str	r3, [sp, #12]
 8012418:	f88d 2004 	strb.w	r2, [sp, #4]
 801241c:	9102      	str	r1, [sp, #8]
 801241e:	2210      	movs	r2, #16
 8012420:	4619      	mov	r1, r3
 8012422:	f88d 000c 	strb.w	r0, [sp, #12]
 8012426:	4620      	mov	r0, r4
 8012428:	e9cd 3304 	strd	r3, r3, [sp, #16]
 801242c:	9306      	str	r3, [sp, #24]
 801242e:	f000 fa09 	bl	8012844 <uxr_buffer_submessage_header>
 8012432:	4669      	mov	r1, sp
 8012434:	4620      	mov	r0, r4
 8012436:	f001 fa29 	bl	801388c <uxr_serialize_CREATE_CLIENT_Payload>
 801243a:	b009      	add	sp, #36	@ 0x24
 801243c:	bd30      	pop	{r4, r5, pc}
 801243e:	bf00      	nop
 8012440:	0801f324 	.word	0x0801f324

08012444 <uxr_buffer_delete_session>:
 8012444:	b510      	push	{r4, lr}
 8012446:	4a0c      	ldr	r2, [pc, #48]	@ (8012478 <uxr_buffer_delete_session+0x34>)
 8012448:	b082      	sub	sp, #8
 801244a:	460c      	mov	r4, r1
 801244c:	2302      	movs	r3, #2
 801244e:	8911      	ldrh	r1, [r2, #8]
 8012450:	80c3      	strh	r3, [r0, #6]
 8012452:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 8012456:	2300      	movs	r3, #0
 8012458:	2204      	movs	r2, #4
 801245a:	f8ad 1006 	strh.w	r1, [sp, #6]
 801245e:	4620      	mov	r0, r4
 8012460:	2103      	movs	r1, #3
 8012462:	f8ad c004 	strh.w	ip, [sp, #4]
 8012466:	f000 f9ed 	bl	8012844 <uxr_buffer_submessage_header>
 801246a:	a901      	add	r1, sp, #4
 801246c:	4620      	mov	r0, r4
 801246e:	f001 fab1 	bl	80139d4 <uxr_serialize_DELETE_Payload>
 8012472:	b002      	add	sp, #8
 8012474:	bd10      	pop	{r4, pc}
 8012476:	bf00      	nop
 8012478:	0801f324 	.word	0x0801f324

0801247c <uxr_read_create_session_status>:
 801247c:	b510      	push	{r4, lr}
 801247e:	460b      	mov	r3, r1
 8012480:	b088      	sub	sp, #32
 8012482:	4604      	mov	r4, r0
 8012484:	a901      	add	r1, sp, #4
 8012486:	4618      	mov	r0, r3
 8012488:	f001 fab4 	bl	80139f4 <uxr_deserialize_STATUS_AGENT_Payload>
 801248c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012490:	7163      	strb	r3, [r4, #5]
 8012492:	b008      	add	sp, #32
 8012494:	bd10      	pop	{r4, pc}
 8012496:	bf00      	nop

08012498 <uxr_read_delete_session_status>:
 8012498:	b510      	push	{r4, lr}
 801249a:	460b      	mov	r3, r1
 801249c:	b082      	sub	sp, #8
 801249e:	4604      	mov	r4, r0
 80124a0:	4669      	mov	r1, sp
 80124a2:	4618      	mov	r0, r3
 80124a4:	f001 fad6 	bl	8013a54 <uxr_deserialize_STATUS_Payload>
 80124a8:	88e3      	ldrh	r3, [r4, #6]
 80124aa:	2b02      	cmp	r3, #2
 80124ac:	d001      	beq.n	80124b2 <uxr_read_delete_session_status+0x1a>
 80124ae:	b002      	add	sp, #8
 80124b0:	bd10      	pop	{r4, pc}
 80124b2:	f10d 0002 	add.w	r0, sp, #2
 80124b6:	f7fe ffdf 	bl	8011478 <uxr_object_id_from_raw>
 80124ba:	f8bd 3000 	ldrh.w	r3, [sp]
 80124be:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80124c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80124c6:	bf08      	it	eq
 80124c8:	7162      	strbeq	r2, [r4, #5]
 80124ca:	b002      	add	sp, #8
 80124cc:	bd10      	pop	{r4, pc}
 80124ce:	bf00      	nop

080124d0 <uxr_stamp_create_session_header>:
 80124d0:	b510      	push	{r4, lr}
 80124d2:	2208      	movs	r2, #8
 80124d4:	b08a      	sub	sp, #40	@ 0x28
 80124d6:	4604      	mov	r4, r0
 80124d8:	eb0d 0002 	add.w	r0, sp, r2
 80124dc:	f7fb fdec 	bl	800e0b8 <ucdr_init_buffer>
 80124e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80124e4:	9400      	str	r4, [sp, #0]
 80124e6:	2300      	movs	r3, #0
 80124e8:	461a      	mov	r2, r3
 80124ea:	a802      	add	r0, sp, #8
 80124ec:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80124f0:	f000 fba6 	bl	8012c40 <uxr_serialize_message_header>
 80124f4:	b00a      	add	sp, #40	@ 0x28
 80124f6:	bd10      	pop	{r4, pc}

080124f8 <uxr_stamp_session_header>:
 80124f8:	b570      	push	{r4, r5, r6, lr}
 80124fa:	4604      	mov	r4, r0
 80124fc:	b08a      	sub	sp, #40	@ 0x28
 80124fe:	4616      	mov	r6, r2
 8012500:	2208      	movs	r2, #8
 8012502:	eb0d 0002 	add.w	r0, sp, r2
 8012506:	460d      	mov	r5, r1
 8012508:	4619      	mov	r1, r3
 801250a:	f7fb fdd5 	bl	800e0b8 <ucdr_init_buffer>
 801250e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012512:	9400      	str	r4, [sp, #0]
 8012514:	4633      	mov	r3, r6
 8012516:	462a      	mov	r2, r5
 8012518:	a802      	add	r0, sp, #8
 801251a:	f000 fb91 	bl	8012c40 <uxr_serialize_message_header>
 801251e:	b00a      	add	sp, #40	@ 0x28
 8012520:	bd70      	pop	{r4, r5, r6, pc}
 8012522:	bf00      	nop

08012524 <uxr_read_session_header>:
 8012524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012526:	4607      	mov	r7, r0
 8012528:	b085      	sub	sp, #20
 801252a:	4608      	mov	r0, r1
 801252c:	460c      	mov	r4, r1
 801252e:	4615      	mov	r5, r2
 8012530:	461e      	mov	r6, r3
 8012532:	f7fb fdf1 	bl	800e118 <ucdr_buffer_remaining>
 8012536:	2808      	cmp	r0, #8
 8012538:	d802      	bhi.n	8012540 <uxr_read_session_header+0x1c>
 801253a:	2000      	movs	r0, #0
 801253c:	b005      	add	sp, #20
 801253e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012540:	ab03      	add	r3, sp, #12
 8012542:	9300      	str	r3, [sp, #0]
 8012544:	462a      	mov	r2, r5
 8012546:	4633      	mov	r3, r6
 8012548:	f10d 010b 	add.w	r1, sp, #11
 801254c:	4620      	mov	r0, r4
 801254e:	f000 fb95 	bl	8012c7c <uxr_deserialize_message_header>
 8012552:	783a      	ldrb	r2, [r7, #0]
 8012554:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8012558:	4293      	cmp	r3, r2
 801255a:	d1ee      	bne.n	801253a <uxr_read_session_header+0x16>
 801255c:	061b      	lsls	r3, r3, #24
 801255e:	d41c      	bmi.n	801259a <uxr_read_session_header+0x76>
 8012560:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8012564:	787b      	ldrb	r3, [r7, #1]
 8012566:	429a      	cmp	r2, r3
 8012568:	d003      	beq.n	8012572 <uxr_read_session_header+0x4e>
 801256a:	2001      	movs	r0, #1
 801256c:	f080 0001 	eor.w	r0, r0, #1
 8012570:	e7e4      	b.n	801253c <uxr_read_session_header+0x18>
 8012572:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8012576:	78bb      	ldrb	r3, [r7, #2]
 8012578:	429a      	cmp	r2, r3
 801257a:	f107 0102 	add.w	r1, r7, #2
 801257e:	d1f4      	bne.n	801256a <uxr_read_session_header+0x46>
 8012580:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8012584:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012588:	429a      	cmp	r2, r3
 801258a:	d1ee      	bne.n	801256a <uxr_read_session_header+0x46>
 801258c:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8012590:	784b      	ldrb	r3, [r1, #1]
 8012592:	429a      	cmp	r2, r3
 8012594:	d1e9      	bne.n	801256a <uxr_read_session_header+0x46>
 8012596:	2000      	movs	r0, #0
 8012598:	e7e8      	b.n	801256c <uxr_read_session_header+0x48>
 801259a:	2001      	movs	r0, #1
 801259c:	e7ce      	b.n	801253c <uxr_read_session_header+0x18>
 801259e:	bf00      	nop

080125a0 <uxr_session_header_offset>:
 80125a0:	f990 3000 	ldrsb.w	r3, [r0]
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	bfb4      	ite	lt
 80125a8:	2004      	movlt	r0, #4
 80125aa:	2008      	movge	r0, #8
 80125ac:	4770      	bx	lr
 80125ae:	bf00      	nop

080125b0 <uxr_init_base_object_request>:
 80125b0:	b510      	push	{r4, lr}
 80125b2:	88c3      	ldrh	r3, [r0, #6]
 80125b4:	b082      	sub	sp, #8
 80125b6:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 80125ba:	9101      	str	r1, [sp, #4]
 80125bc:	f1a3 010a 	sub.w	r1, r3, #10
 80125c0:	b289      	uxth	r1, r1
 80125c2:	42a1      	cmp	r1, r4
 80125c4:	d80e      	bhi.n	80125e4 <uxr_init_base_object_request+0x34>
 80125c6:	3301      	adds	r3, #1
 80125c8:	b29c      	uxth	r4, r3
 80125ca:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80125ce:	b2db      	uxtb	r3, r3
 80125d0:	80c4      	strh	r4, [r0, #6]
 80125d2:	9801      	ldr	r0, [sp, #4]
 80125d4:	7011      	strb	r1, [r2, #0]
 80125d6:	7053      	strb	r3, [r2, #1]
 80125d8:	1c91      	adds	r1, r2, #2
 80125da:	f7fe ff61 	bl	80114a0 <uxr_object_id_to_raw>
 80125de:	4620      	mov	r0, r4
 80125e0:	b002      	add	sp, #8
 80125e2:	bd10      	pop	{r4, pc}
 80125e4:	230a      	movs	r3, #10
 80125e6:	2100      	movs	r1, #0
 80125e8:	461c      	mov	r4, r3
 80125ea:	e7f1      	b.n	80125d0 <uxr_init_base_object_request+0x20>

080125ec <uxr_parse_base_object_request>:
 80125ec:	b570      	push	{r4, r5, r6, lr}
 80125ee:	4604      	mov	r4, r0
 80125f0:	3002      	adds	r0, #2
 80125f2:	460d      	mov	r5, r1
 80125f4:	4616      	mov	r6, r2
 80125f6:	f7fe ff3f 	bl	8011478 <uxr_object_id_from_raw>
 80125fa:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80125fe:	8028      	strh	r0, [r5, #0]
 8012600:	806b      	strh	r3, [r5, #2]
 8012602:	8823      	ldrh	r3, [r4, #0]
 8012604:	ba5b      	rev16	r3, r3
 8012606:	8033      	strh	r3, [r6, #0]
 8012608:	bd70      	pop	{r4, r5, r6, pc}
 801260a:	bf00      	nop

0801260c <uxr_stream_id>:
 801260c:	2901      	cmp	r1, #1
 801260e:	b082      	sub	sp, #8
 8012610:	4603      	mov	r3, r0
 8012612:	d011      	beq.n	8012638 <uxr_stream_id+0x2c>
 8012614:	2902      	cmp	r1, #2
 8012616:	f04f 0c00 	mov.w	ip, #0
 801261a:	d00a      	beq.n	8012632 <uxr_stream_id+0x26>
 801261c:	2000      	movs	r0, #0
 801261e:	f36c 0007 	bfi	r0, ip, #0, #8
 8012622:	f363 200f 	bfi	r0, r3, #8, #8
 8012626:	f361 4017 	bfi	r0, r1, #16, #8
 801262a:	f362 601f 	bfi	r0, r2, #24, #8
 801262e:	b002      	add	sp, #8
 8012630:	4770      	bx	lr
 8012632:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8012636:	e7f1      	b.n	801261c <uxr_stream_id+0x10>
 8012638:	f100 0c01 	add.w	ip, r0, #1
 801263c:	fa5f fc8c 	uxtb.w	ip, ip
 8012640:	e7ec      	b.n	801261c <uxr_stream_id+0x10>
 8012642:	bf00      	nop

08012644 <uxr_stream_id_from_raw>:
 8012644:	b082      	sub	sp, #8
 8012646:	4603      	mov	r3, r0
 8012648:	b130      	cbz	r0, 8012658 <uxr_stream_id_from_raw+0x14>
 801264a:	0602      	lsls	r2, r0, #24
 801264c:	d411      	bmi.n	8012672 <uxr_stream_id_from_raw+0x2e>
 801264e:	1e42      	subs	r2, r0, #1
 8012650:	b2d2      	uxtb	r2, r2
 8012652:	f04f 0c01 	mov.w	ip, #1
 8012656:	e001      	b.n	801265c <uxr_stream_id_from_raw+0x18>
 8012658:	4684      	mov	ip, r0
 801265a:	4602      	mov	r2, r0
 801265c:	2000      	movs	r0, #0
 801265e:	f363 0007 	bfi	r0, r3, #0, #8
 8012662:	f362 200f 	bfi	r0, r2, #8, #8
 8012666:	f36c 4017 	bfi	r0, ip, #16, #8
 801266a:	f361 601f 	bfi	r0, r1, #24, #8
 801266e:	b002      	add	sp, #8
 8012670:	4770      	bx	lr
 8012672:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8012676:	f04f 0c02 	mov.w	ip, #2
 801267a:	e7ef      	b.n	801265c <uxr_stream_id_from_raw+0x18>

0801267c <uxr_init_stream_storage>:
 801267c:	2300      	movs	r3, #0
 801267e:	7403      	strb	r3, [r0, #16]
 8012680:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8012684:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8012688:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 801268c:	4770      	bx	lr
 801268e:	bf00      	nop

08012690 <uxr_reset_stream_storage>:
 8012690:	b570      	push	{r4, r5, r6, lr}
 8012692:	7c03      	ldrb	r3, [r0, #16]
 8012694:	4604      	mov	r4, r0
 8012696:	b153      	cbz	r3, 80126ae <uxr_reset_stream_storage+0x1e>
 8012698:	4606      	mov	r6, r0
 801269a:	2500      	movs	r5, #0
 801269c:	4630      	mov	r0, r6
 801269e:	f007 fc69 	bl	8019f74 <uxr_reset_output_best_effort_stream>
 80126a2:	7c23      	ldrb	r3, [r4, #16]
 80126a4:	3501      	adds	r5, #1
 80126a6:	42ab      	cmp	r3, r5
 80126a8:	f106 0610 	add.w	r6, r6, #16
 80126ac:	d8f6      	bhi.n	801269c <uxr_reset_stream_storage+0xc>
 80126ae:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80126b2:	b163      	cbz	r3, 80126ce <uxr_reset_stream_storage+0x3e>
 80126b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80126b8:	2500      	movs	r5, #0
 80126ba:	4630      	mov	r0, r6
 80126bc:	f007 fa6a 	bl	8019b94 <uxr_reset_input_best_effort_stream>
 80126c0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80126c4:	3501      	adds	r5, #1
 80126c6:	42ab      	cmp	r3, r5
 80126c8:	f106 0602 	add.w	r6, r6, #2
 80126cc:	d8f5      	bhi.n	80126ba <uxr_reset_stream_storage+0x2a>
 80126ce:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80126d2:	b163      	cbz	r3, 80126ee <uxr_reset_stream_storage+0x5e>
 80126d4:	f104 0618 	add.w	r6, r4, #24
 80126d8:	2500      	movs	r5, #0
 80126da:	4630      	mov	r0, r6
 80126dc:	f007 fcf4 	bl	801a0c8 <uxr_reset_output_reliable_stream>
 80126e0:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80126e4:	3501      	adds	r5, #1
 80126e6:	42ab      	cmp	r3, r5
 80126e8:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 80126ec:	d8f5      	bhi.n	80126da <uxr_reset_stream_storage+0x4a>
 80126ee:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80126f2:	b163      	cbz	r3, 801270e <uxr_reset_stream_storage+0x7e>
 80126f4:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 80126f8:	2500      	movs	r5, #0
 80126fa:	4630      	mov	r0, r6
 80126fc:	f007 faba 	bl	8019c74 <uxr_reset_input_reliable_stream>
 8012700:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8012704:	3501      	adds	r5, #1
 8012706:	42ab      	cmp	r3, r5
 8012708:	f106 0618 	add.w	r6, r6, #24
 801270c:	d8f5      	bhi.n	80126fa <uxr_reset_stream_storage+0x6a>
 801270e:	bd70      	pop	{r4, r5, r6, pc}

08012710 <uxr_add_output_best_effort_buffer>:
 8012710:	b510      	push	{r4, lr}
 8012712:	7c04      	ldrb	r4, [r0, #16]
 8012714:	f104 0c01 	add.w	ip, r4, #1
 8012718:	b082      	sub	sp, #8
 801271a:	f880 c010 	strb.w	ip, [r0, #16]
 801271e:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8012722:	f007 fc1d 	bl	8019f60 <uxr_init_output_best_effort_stream>
 8012726:	2201      	movs	r2, #1
 8012728:	4611      	mov	r1, r2
 801272a:	4620      	mov	r0, r4
 801272c:	b002      	add	sp, #8
 801272e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012732:	f7ff bf6b 	b.w	801260c <uxr_stream_id>
 8012736:	bf00      	nop

08012738 <uxr_add_output_reliable_buffer>:
 8012738:	b510      	push	{r4, lr}
 801273a:	b084      	sub	sp, #16
 801273c:	4684      	mov	ip, r0
 801273e:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012742:	9000      	str	r0, [sp, #0]
 8012744:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8012748:	2028      	movs	r0, #40	@ 0x28
 801274a:	fb00 c004 	mla	r0, r0, r4, ip
 801274e:	f104 0e01 	add.w	lr, r4, #1
 8012752:	3018      	adds	r0, #24
 8012754:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8012758:	f007 fc7e 	bl	801a058 <uxr_init_output_reliable_stream>
 801275c:	2201      	movs	r2, #1
 801275e:	2102      	movs	r1, #2
 8012760:	4620      	mov	r0, r4
 8012762:	b004      	add	sp, #16
 8012764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012768:	f7ff bf50 	b.w	801260c <uxr_stream_id>

0801276c <uxr_add_input_best_effort_buffer>:
 801276c:	b510      	push	{r4, lr}
 801276e:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8012772:	1c62      	adds	r2, r4, #1
 8012774:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8012778:	b082      	sub	sp, #8
 801277a:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 801277e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8012782:	f007 fa03 	bl	8019b8c <uxr_init_input_best_effort_stream>
 8012786:	2200      	movs	r2, #0
 8012788:	2101      	movs	r1, #1
 801278a:	4620      	mov	r0, r4
 801278c:	b002      	add	sp, #8
 801278e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012792:	f7ff bf3b 	b.w	801260c <uxr_stream_id>
 8012796:	bf00      	nop

08012798 <uxr_add_input_reliable_buffer>:
 8012798:	b510      	push	{r4, lr}
 801279a:	b084      	sub	sp, #16
 801279c:	4684      	mov	ip, r0
 801279e:	9806      	ldr	r0, [sp, #24]
 80127a0:	9000      	str	r0, [sp, #0]
 80127a2:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 80127a6:	2018      	movs	r0, #24
 80127a8:	fb00 c004 	mla	r0, r0, r4, ip
 80127ac:	f104 0e01 	add.w	lr, r4, #1
 80127b0:	3048      	adds	r0, #72	@ 0x48
 80127b2:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 80127b6:	f007 fa31 	bl	8019c1c <uxr_init_input_reliable_stream>
 80127ba:	2200      	movs	r2, #0
 80127bc:	2102      	movs	r1, #2
 80127be:	4620      	mov	r0, r4
 80127c0:	b004      	add	sp, #16
 80127c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80127c6:	f7ff bf21 	b.w	801260c <uxr_stream_id>
 80127ca:	bf00      	nop

080127cc <uxr_get_output_best_effort_stream>:
 80127cc:	7c03      	ldrb	r3, [r0, #16]
 80127ce:	428b      	cmp	r3, r1
 80127d0:	bf8c      	ite	hi
 80127d2:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80127d6:	2000      	movls	r0, #0
 80127d8:	4770      	bx	lr
 80127da:	bf00      	nop

080127dc <uxr_get_output_reliable_stream>:
 80127dc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80127e0:	428b      	cmp	r3, r1
 80127e2:	bf83      	ittte	hi
 80127e4:	2328      	movhi	r3, #40	@ 0x28
 80127e6:	fb03 0001 	mlahi	r0, r3, r1, r0
 80127ea:	3018      	addhi	r0, #24
 80127ec:	2000      	movls	r0, #0
 80127ee:	4770      	bx	lr

080127f0 <uxr_get_input_best_effort_stream>:
 80127f0:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80127f4:	428b      	cmp	r3, r1
 80127f6:	bf86      	itte	hi
 80127f8:	3121      	addhi	r1, #33	@ 0x21
 80127fa:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80127fe:	2000      	movls	r0, #0
 8012800:	4770      	bx	lr
 8012802:	bf00      	nop

08012804 <uxr_get_input_reliable_stream>:
 8012804:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 8012808:	428b      	cmp	r3, r1
 801280a:	bf83      	ittte	hi
 801280c:	2318      	movhi	r3, #24
 801280e:	fb03 0001 	mlahi	r0, r3, r1, r0
 8012812:	3048      	addhi	r0, #72	@ 0x48
 8012814:	2000      	movls	r0, #0
 8012816:	4770      	bx	lr

08012818 <uxr_output_streams_confirmed>:
 8012818:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 801281c:	b183      	cbz	r3, 8012840 <uxr_output_streams_confirmed+0x28>
 801281e:	b570      	push	{r4, r5, r6, lr}
 8012820:	4606      	mov	r6, r0
 8012822:	f100 0518 	add.w	r5, r0, #24
 8012826:	2400      	movs	r4, #0
 8012828:	e001      	b.n	801282e <uxr_output_streams_confirmed+0x16>
 801282a:	3528      	adds	r5, #40	@ 0x28
 801282c:	b138      	cbz	r0, 801283e <uxr_output_streams_confirmed+0x26>
 801282e:	4628      	mov	r0, r5
 8012830:	f007 feb2 	bl	801a598 <uxr_is_output_up_to_date>
 8012834:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 8012838:	3401      	adds	r4, #1
 801283a:	42a3      	cmp	r3, r4
 801283c:	d8f5      	bhi.n	801282a <uxr_output_streams_confirmed+0x12>
 801283e:	bd70      	pop	{r4, r5, r6, pc}
 8012840:	2001      	movs	r0, #1
 8012842:	4770      	bx	lr

08012844 <uxr_buffer_submessage_header>:
 8012844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012846:	4604      	mov	r4, r0
 8012848:	460e      	mov	r6, r1
 801284a:	2104      	movs	r1, #4
 801284c:	4615      	mov	r5, r2
 801284e:	461f      	mov	r7, r3
 8012850:	f7fb fc4c 	bl	800e0ec <ucdr_align_to>
 8012854:	2301      	movs	r3, #1
 8012856:	7523      	strb	r3, [r4, #20]
 8012858:	f047 0201 	orr.w	r2, r7, #1
 801285c:	462b      	mov	r3, r5
 801285e:	4631      	mov	r1, r6
 8012860:	4620      	mov	r0, r4
 8012862:	f000 fa2b 	bl	8012cbc <uxr_serialize_submessage_header>
 8012866:	4620      	mov	r0, r4
 8012868:	f7fb fc56 	bl	800e118 <ucdr_buffer_remaining>
 801286c:	42a8      	cmp	r0, r5
 801286e:	bf34      	ite	cc
 8012870:	2000      	movcc	r0, #0
 8012872:	2001      	movcs	r0, #1
 8012874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012876:	bf00      	nop

08012878 <uxr_read_submessage_header>:
 8012878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801287c:	4604      	mov	r4, r0
 801287e:	460d      	mov	r5, r1
 8012880:	2104      	movs	r1, #4
 8012882:	4616      	mov	r6, r2
 8012884:	4698      	mov	r8, r3
 8012886:	f7fb fc31 	bl	800e0ec <ucdr_align_to>
 801288a:	4620      	mov	r0, r4
 801288c:	f7fb fc44 	bl	800e118 <ucdr_buffer_remaining>
 8012890:	2803      	cmp	r0, #3
 8012892:	bf8c      	ite	hi
 8012894:	2701      	movhi	r7, #1
 8012896:	2700      	movls	r7, #0
 8012898:	d802      	bhi.n	80128a0 <uxr_read_submessage_header+0x28>
 801289a:	4638      	mov	r0, r7
 801289c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128a0:	4633      	mov	r3, r6
 80128a2:	4642      	mov	r2, r8
 80128a4:	4620      	mov	r0, r4
 80128a6:	4629      	mov	r1, r5
 80128a8:	f000 fa1a 	bl	8012ce0 <uxr_deserialize_submessage_header>
 80128ac:	f898 3000 	ldrb.w	r3, [r8]
 80128b0:	f003 0201 	and.w	r2, r3, #1
 80128b4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80128b8:	f888 3000 	strb.w	r3, [r8]
 80128bc:	7522      	strb	r2, [r4, #20]
 80128be:	4638      	mov	r0, r7
 80128c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080128c4 <uxr_submessage_padding>:
 80128c4:	f010 0003 	ands.w	r0, r0, #3
 80128c8:	bf18      	it	ne
 80128ca:	f1c0 0004 	rsbne	r0, r0, #4
 80128ce:	4770      	bx	lr

080128d0 <uxr_millis>:
 80128d0:	b510      	push	{r4, lr}
 80128d2:	b084      	sub	sp, #16
 80128d4:	4669      	mov	r1, sp
 80128d6:	2001      	movs	r0, #1
 80128d8:	f7ef fbba 	bl	8002050 <clock_gettime>
 80128dc:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80128e0:	4b06      	ldr	r3, [pc, #24]	@ (80128fc <uxr_millis+0x2c>)
 80128e2:	fba0 0103 	umull	r0, r1, r0, r3
 80128e6:	1900      	adds	r0, r0, r4
 80128e8:	fb03 1102 	mla	r1, r3, r2, r1
 80128ec:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80128f0:	4a03      	ldr	r2, [pc, #12]	@ (8012900 <uxr_millis+0x30>)
 80128f2:	2300      	movs	r3, #0
 80128f4:	f7ee f9e0 	bl	8000cb8 <__aeabi_ldivmod>
 80128f8:	b004      	add	sp, #16
 80128fa:	bd10      	pop	{r4, pc}
 80128fc:	3b9aca00 	.word	0x3b9aca00
 8012900:	000f4240 	.word	0x000f4240

08012904 <uxr_nanos>:
 8012904:	b510      	push	{r4, lr}
 8012906:	b084      	sub	sp, #16
 8012908:	4669      	mov	r1, sp
 801290a:	2001      	movs	r0, #1
 801290c:	f7ef fba0 	bl	8002050 <clock_gettime>
 8012910:	4a06      	ldr	r2, [pc, #24]	@ (801292c <uxr_nanos+0x28>)
 8012912:	9800      	ldr	r0, [sp, #0]
 8012914:	9902      	ldr	r1, [sp, #8]
 8012916:	9c01      	ldr	r4, [sp, #4]
 8012918:	fba0 0302 	umull	r0, r3, r0, r2
 801291c:	1840      	adds	r0, r0, r1
 801291e:	fb02 3304 	mla	r3, r2, r4, r3
 8012922:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8012926:	b004      	add	sp, #16
 8012928:	bd10      	pop	{r4, pc}
 801292a:	bf00      	nop
 801292c:	3b9aca00 	.word	0x3b9aca00

08012930 <on_full_output_buffer_fragmented>:
 8012930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012934:	460c      	mov	r4, r1
 8012936:	b08a      	sub	sp, #40	@ 0x28
 8012938:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 801293c:	4606      	mov	r6, r0
 801293e:	f104 0008 	add.w	r0, r4, #8
 8012942:	f7ff ff4b 	bl	80127dc <uxr_get_output_reliable_stream>
 8012946:	4605      	mov	r5, r0
 8012948:	f007 fe30 	bl	801a5ac <get_available_free_slots>
 801294c:	b968      	cbnz	r0, 801296a <on_full_output_buffer_fragmented+0x3a>
 801294e:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8012952:	4620      	mov	r0, r4
 8012954:	4798      	blx	r3
 8012956:	b918      	cbnz	r0, 8012960 <on_full_output_buffer_fragmented+0x30>
 8012958:	2001      	movs	r0, #1
 801295a:	b00a      	add	sp, #40	@ 0x28
 801295c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012960:	4628      	mov	r0, r5
 8012962:	f007 fe23 	bl	801a5ac <get_available_free_slots>
 8012966:	2800      	cmp	r0, #0
 8012968:	d0f6      	beq.n	8012958 <on_full_output_buffer_fragmented+0x28>
 801296a:	892a      	ldrh	r2, [r5, #8]
 801296c:	686b      	ldr	r3, [r5, #4]
 801296e:	fbb3 f8f2 	udiv	r8, r3, r2
 8012972:	89eb      	ldrh	r3, [r5, #14]
 8012974:	7b29      	ldrb	r1, [r5, #12]
 8012976:	fbb3 f0f2 	udiv	r0, r3, r2
 801297a:	fb02 3310 	mls	r3, r2, r0, r3
 801297e:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 8012982:	b29b      	uxth	r3, r3
 8012984:	fb08 f303 	mul.w	r3, r8, r3
 8012988:	31fc      	adds	r1, #252	@ 0xfc
 801298a:	f1a8 0804 	sub.w	r8, r8, #4
 801298e:	4441      	add	r1, r8
 8012990:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012994:	b28f      	uxth	r7, r1
 8012996:	6829      	ldr	r1, [r5, #0]
 8012998:	3304      	adds	r3, #4
 801299a:	1bd2      	subs	r2, r2, r7
 801299c:	4419      	add	r1, r3
 801299e:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 80129a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80129a6:	9300      	str	r3, [sp, #0]
 80129a8:	4642      	mov	r2, r8
 80129aa:	2300      	movs	r3, #0
 80129ac:	a802      	add	r0, sp, #8
 80129ae:	f7fb fb71 	bl	800e094 <ucdr_init_buffer_origin_offset>
 80129b2:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80129b6:	f102 0308 	add.w	r3, r2, #8
 80129ba:	4543      	cmp	r3, r8
 80129bc:	d928      	bls.n	8012a10 <on_full_output_buffer_fragmented+0xe0>
 80129be:	463a      	mov	r2, r7
 80129c0:	2300      	movs	r3, #0
 80129c2:	210d      	movs	r1, #13
 80129c4:	a802      	add	r0, sp, #8
 80129c6:	f7ff ff3d 	bl	8012844 <uxr_buffer_submessage_header>
 80129ca:	8929      	ldrh	r1, [r5, #8]
 80129cc:	89eb      	ldrh	r3, [r5, #14]
 80129ce:	fbb3 f2f1 	udiv	r2, r3, r1
 80129d2:	fb01 3312 	mls	r3, r1, r2, r3
 80129d6:	b29b      	uxth	r3, r3
 80129d8:	686a      	ldr	r2, [r5, #4]
 80129da:	fbb2 f2f1 	udiv	r2, r2, r1
 80129de:	fb02 f303 	mul.w	r3, r2, r3
 80129e2:	682a      	ldr	r2, [r5, #0]
 80129e4:	f842 8003 	str.w	r8, [r2, r3]
 80129e8:	89e8      	ldrh	r0, [r5, #14]
 80129ea:	2101      	movs	r1, #1
 80129ec:	f007 ff32 	bl	801a854 <uxr_seq_num_add>
 80129f0:	9904      	ldr	r1, [sp, #16]
 80129f2:	9a03      	ldr	r2, [sp, #12]
 80129f4:	81e8      	strh	r0, [r5, #14]
 80129f6:	1a52      	subs	r2, r2, r1
 80129f8:	4630      	mov	r0, r6
 80129fa:	f7fb fb5d 	bl	800e0b8 <ucdr_init_buffer>
 80129fe:	4630      	mov	r0, r6
 8012a00:	4910      	ldr	r1, [pc, #64]	@ (8012a44 <on_full_output_buffer_fragmented+0x114>)
 8012a02:	4622      	mov	r2, r4
 8012a04:	f7fb fb2c 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 8012a08:	2000      	movs	r0, #0
 8012a0a:	b00a      	add	sp, #40	@ 0x28
 8012a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a10:	b292      	uxth	r2, r2
 8012a12:	2302      	movs	r3, #2
 8012a14:	210d      	movs	r1, #13
 8012a16:	a802      	add	r0, sp, #8
 8012a18:	f7ff ff14 	bl	8012844 <uxr_buffer_submessage_header>
 8012a1c:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8012a20:	8928      	ldrh	r0, [r5, #8]
 8012a22:	f103 0208 	add.w	r2, r3, #8
 8012a26:	89eb      	ldrh	r3, [r5, #14]
 8012a28:	fbb3 f1f0 	udiv	r1, r3, r0
 8012a2c:	fb00 3311 	mls	r3, r0, r1, r3
 8012a30:	b29b      	uxth	r3, r3
 8012a32:	6869      	ldr	r1, [r5, #4]
 8012a34:	fbb1 f1f0 	udiv	r1, r1, r0
 8012a38:	fb01 f303 	mul.w	r3, r1, r3
 8012a3c:	6829      	ldr	r1, [r5, #0]
 8012a3e:	50ca      	str	r2, [r1, r3]
 8012a40:	e7d2      	b.n	80129e8 <on_full_output_buffer_fragmented+0xb8>
 8012a42:	bf00      	nop
 8012a44:	08012931 	.word	0x08012931

08012a48 <uxr_prepare_output_stream>:
 8012a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012a4a:	b087      	sub	sp, #28
 8012a4c:	2707      	movs	r7, #7
 8012a4e:	9202      	str	r2, [sp, #8]
 8012a50:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012a52:	2500      	movs	r5, #0
 8012a54:	3204      	adds	r2, #4
 8012a56:	e9cd 7500 	strd	r7, r5, [sp]
 8012a5a:	461c      	mov	r4, r3
 8012a5c:	4606      	mov	r6, r0
 8012a5e:	f7ff fc6d 	bl	801233c <uxr_prepare_stream_to_write_submessage>
 8012a62:	f080 0201 	eor.w	r2, r0, #1
 8012a66:	b2d2      	uxtb	r2, r2
 8012a68:	75a2      	strb	r2, [r4, #22]
 8012a6a:	b112      	cbz	r2, 8012a72 <uxr_prepare_output_stream+0x2a>
 8012a6c:	4628      	mov	r0, r5
 8012a6e:	b007      	add	sp, #28
 8012a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a72:	aa05      	add	r2, sp, #20
 8012a74:	9902      	ldr	r1, [sp, #8]
 8012a76:	4630      	mov	r0, r6
 8012a78:	f7ff fd9a 	bl	80125b0 <uxr_init_base_object_request>
 8012a7c:	a905      	add	r1, sp, #20
 8012a7e:	4605      	mov	r5, r0
 8012a80:	4620      	mov	r0, r4
 8012a82:	f001 f865 	bl	8013b50 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012a86:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8012a8a:	69a6      	ldr	r6, [r4, #24]
 8012a8c:	69e7      	ldr	r7, [r4, #28]
 8012a8e:	1a52      	subs	r2, r2, r1
 8012a90:	4620      	mov	r0, r4
 8012a92:	f7fb fb11 	bl	800e0b8 <ucdr_init_buffer>
 8012a96:	4620      	mov	r0, r4
 8012a98:	463a      	mov	r2, r7
 8012a9a:	4631      	mov	r1, r6
 8012a9c:	f7fb fae0 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 8012aa0:	4628      	mov	r0, r5
 8012aa2:	b007      	add	sp, #28
 8012aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012aa6:	bf00      	nop

08012aa8 <uxr_prepare_output_stream_fragmented>:
 8012aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012aac:	b093      	sub	sp, #76	@ 0x4c
 8012aae:	4605      	mov	r5, r0
 8012ab0:	9107      	str	r1, [sp, #28]
 8012ab2:	3008      	adds	r0, #8
 8012ab4:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012ab8:	9303      	str	r3, [sp, #12]
 8012aba:	9206      	str	r2, [sp, #24]
 8012abc:	f7ff fe8e 	bl	80127dc <uxr_get_output_reliable_stream>
 8012ac0:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8012ac4:	2b01      	cmp	r3, #1
 8012ac6:	f000 8095 	beq.w	8012bf4 <uxr_prepare_output_stream_fragmented+0x14c>
 8012aca:	4604      	mov	r4, r0
 8012acc:	2800      	cmp	r0, #0
 8012ace:	f000 8091 	beq.w	8012bf4 <uxr_prepare_output_stream_fragmented+0x14c>
 8012ad2:	f007 fd6b 	bl	801a5ac <get_available_free_slots>
 8012ad6:	2800      	cmp	r0, #0
 8012ad8:	f000 8087 	beq.w	8012bea <uxr_prepare_output_stream_fragmented+0x142>
 8012adc:	8922      	ldrh	r2, [r4, #8]
 8012ade:	89e7      	ldrh	r7, [r4, #14]
 8012ae0:	fbb7 f3f2 	udiv	r3, r7, r2
 8012ae4:	fb02 7313 	mls	r3, r2, r3, r7
 8012ae8:	b29b      	uxth	r3, r3
 8012aea:	6861      	ldr	r1, [r4, #4]
 8012aec:	fbb1 f1f2 	udiv	r1, r1, r2
 8012af0:	6822      	ldr	r2, [r4, #0]
 8012af2:	9105      	str	r1, [sp, #20]
 8012af4:	fb01 f303 	mul.w	r3, r1, r3
 8012af8:	3304      	adds	r3, #4
 8012afa:	eb02 0903 	add.w	r9, r2, r3
 8012afe:	7b23      	ldrb	r3, [r4, #12]
 8012b00:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012b04:	4543      	cmp	r3, r8
 8012b06:	f1a1 0b04 	sub.w	fp, r1, #4
 8012b0a:	d37f      	bcc.n	8012c0c <uxr_prepare_output_stream_fragmented+0x164>
 8012b0c:	f1ab 0a04 	sub.w	sl, fp, #4
 8012b10:	ebaa 0a03 	sub.w	sl, sl, r3
 8012b14:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012b16:	f8cd 8000 	str.w	r8, [sp]
 8012b1a:	fa1f f38a 	uxth.w	r3, sl
 8012b1e:	9304      	str	r3, [sp, #16]
 8012b20:	465a      	mov	r2, fp
 8012b22:	2300      	movs	r3, #0
 8012b24:	4649      	mov	r1, r9
 8012b26:	a80a      	add	r0, sp, #40	@ 0x28
 8012b28:	f7fb fab4 	bl	800e094 <ucdr_init_buffer_origin_offset>
 8012b2c:	f106 0a08 	add.w	sl, r6, #8
 8012b30:	45da      	cmp	sl, fp
 8012b32:	bf2c      	ite	cs
 8012b34:	2300      	movcs	r3, #0
 8012b36:	2301      	movcc	r3, #1
 8012b38:	9a04      	ldr	r2, [sp, #16]
 8012b3a:	005b      	lsls	r3, r3, #1
 8012b3c:	210d      	movs	r1, #13
 8012b3e:	a80a      	add	r0, sp, #40	@ 0x28
 8012b40:	f7ff fe80 	bl	8012844 <uxr_buffer_submessage_header>
 8012b44:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8012b48:	fbb7 f2fc 	udiv	r2, r7, ip
 8012b4c:	fb0c 7212 	mls	r2, ip, r2, r7
 8012b50:	b292      	uxth	r2, r2
 8012b52:	6863      	ldr	r3, [r4, #4]
 8012b54:	fbb3 f3fc 	udiv	r3, r3, ip
 8012b58:	fb02 f303 	mul.w	r3, r2, r3
 8012b5c:	6822      	ldr	r2, [r4, #0]
 8012b5e:	2101      	movs	r1, #1
 8012b60:	f842 b003 	str.w	fp, [r2, r3]
 8012b64:	4638      	mov	r0, r7
 8012b66:	f007 fe75 	bl	801a854 <uxr_seq_num_add>
 8012b6a:	9b05      	ldr	r3, [sp, #20]
 8012b6c:	9e03      	ldr	r6, [sp, #12]
 8012b6e:	f1a3 0208 	sub.w	r2, r3, #8
 8012b72:	f108 0104 	add.w	r1, r8, #4
 8012b76:	4607      	mov	r7, r0
 8012b78:	eba2 0208 	sub.w	r2, r2, r8
 8012b7c:	4449      	add	r1, r9
 8012b7e:	4630      	mov	r0, r6
 8012b80:	f7fb fa9a 	bl	800e0b8 <ucdr_init_buffer>
 8012b84:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012b86:	81e7      	strh	r7, [r4, #14]
 8012b88:	1d1a      	adds	r2, r3, #4
 8012b8a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012b8e:	bf28      	it	cs
 8012b90:	2200      	movcs	r2, #0
 8012b92:	2300      	movs	r3, #0
 8012b94:	b292      	uxth	r2, r2
 8012b96:	2107      	movs	r1, #7
 8012b98:	4630      	mov	r0, r6
 8012b9a:	f7ff fe53 	bl	8012844 <uxr_buffer_submessage_header>
 8012b9e:	9906      	ldr	r1, [sp, #24]
 8012ba0:	aa09      	add	r2, sp, #36	@ 0x24
 8012ba2:	4628      	mov	r0, r5
 8012ba4:	f7ff fd04 	bl	80125b0 <uxr_init_base_object_request>
 8012ba8:	4604      	mov	r4, r0
 8012baa:	b320      	cbz	r0, 8012bf6 <uxr_prepare_output_stream_fragmented+0x14e>
 8012bac:	9e03      	ldr	r6, [sp, #12]
 8012bae:	a909      	add	r1, sp, #36	@ 0x24
 8012bb0:	4630      	mov	r0, r6
 8012bb2:	f000 ffcd 	bl	8013b50 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012bb6:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8012bba:	4630      	mov	r0, r6
 8012bbc:	1a52      	subs	r2, r2, r1
 8012bbe:	f7fb fa7b 	bl	800e0b8 <ucdr_init_buffer>
 8012bc2:	9b07      	ldr	r3, [sp, #28]
 8012bc4:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012bc8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012bca:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8012bce:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012bd0:	491a      	ldr	r1, [pc, #104]	@ (8012c3c <uxr_prepare_output_stream_fragmented+0x194>)
 8012bd2:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8012bd6:	4630      	mov	r0, r6
 8012bd8:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8012bdc:	462a      	mov	r2, r5
 8012bde:	f7fb fa3f 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 8012be2:	4620      	mov	r0, r4
 8012be4:	b013      	add	sp, #76	@ 0x4c
 8012be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bea:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8012bec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012bee:	4628      	mov	r0, r5
 8012bf0:	4798      	blx	r3
 8012bf2:	b920      	cbnz	r0, 8012bfe <uxr_prepare_output_stream_fragmented+0x156>
 8012bf4:	2400      	movs	r4, #0
 8012bf6:	4620      	mov	r0, r4
 8012bf8:	b013      	add	sp, #76	@ 0x4c
 8012bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bfe:	4620      	mov	r0, r4
 8012c00:	f007 fcd4 	bl	801a5ac <get_available_free_slots>
 8012c04:	2800      	cmp	r0, #0
 8012c06:	f47f af69 	bne.w	8012adc <uxr_prepare_output_stream_fragmented+0x34>
 8012c0a:	e7f3      	b.n	8012bf4 <uxr_prepare_output_stream_fragmented+0x14c>
 8012c0c:	4638      	mov	r0, r7
 8012c0e:	2101      	movs	r1, #1
 8012c10:	f007 fe20 	bl	801a854 <uxr_seq_num_add>
 8012c14:	8921      	ldrh	r1, [r4, #8]
 8012c16:	fbb0 f2f1 	udiv	r2, r0, r1
 8012c1a:	fb01 0212 	mls	r2, r1, r2, r0
 8012c1e:	b292      	uxth	r2, r2
 8012c20:	6863      	ldr	r3, [r4, #4]
 8012c22:	fbb3 f3f1 	udiv	r3, r3, r1
 8012c26:	fb02 f303 	mul.w	r3, r2, r3
 8012c2a:	6822      	ldr	r2, [r4, #0]
 8012c2c:	3304      	adds	r3, #4
 8012c2e:	eb02 0903 	add.w	r9, r2, r3
 8012c32:	4607      	mov	r7, r0
 8012c34:	7b23      	ldrb	r3, [r4, #12]
 8012c36:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012c3a:	e767      	b.n	8012b0c <uxr_prepare_output_stream_fragmented+0x64>
 8012c3c:	08012931 	.word	0x08012931

08012c40 <uxr_serialize_message_header>:
 8012c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c44:	4617      	mov	r7, r2
 8012c46:	4604      	mov	r4, r0
 8012c48:	461e      	mov	r6, r3
 8012c4a:	460d      	mov	r5, r1
 8012c4c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012c50:	f7f9 ff72 	bl	800cb38 <ucdr_serialize_uint8_t>
 8012c54:	4639      	mov	r1, r7
 8012c56:	4620      	mov	r0, r4
 8012c58:	f7f9 ff6e 	bl	800cb38 <ucdr_serialize_uint8_t>
 8012c5c:	4632      	mov	r2, r6
 8012c5e:	2101      	movs	r1, #1
 8012c60:	4620      	mov	r0, r4
 8012c62:	f7fa f81f 	bl	800cca4 <ucdr_serialize_endian_uint16_t>
 8012c66:	062b      	lsls	r3, r5, #24
 8012c68:	d501      	bpl.n	8012c6e <uxr_serialize_message_header+0x2e>
 8012c6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c6e:	4641      	mov	r1, r8
 8012c70:	4620      	mov	r0, r4
 8012c72:	2204      	movs	r2, #4
 8012c74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c78:	f7fe b84a 	b.w	8010d10 <ucdr_serialize_array_uint8_t>

08012c7c <uxr_deserialize_message_header>:
 8012c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c80:	4617      	mov	r7, r2
 8012c82:	4604      	mov	r4, r0
 8012c84:	461e      	mov	r6, r3
 8012c86:	460d      	mov	r5, r1
 8012c88:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012c8c:	f7f9 ff6a 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8012c90:	4639      	mov	r1, r7
 8012c92:	4620      	mov	r0, r4
 8012c94:	f7f9 ff66 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8012c98:	4632      	mov	r2, r6
 8012c9a:	2101      	movs	r1, #1
 8012c9c:	4620      	mov	r0, r4
 8012c9e:	f7fa f8f7 	bl	800ce90 <ucdr_deserialize_endian_uint16_t>
 8012ca2:	f995 3000 	ldrsb.w	r3, [r5]
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	da01      	bge.n	8012cae <uxr_deserialize_message_header+0x32>
 8012caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012cae:	4641      	mov	r1, r8
 8012cb0:	4620      	mov	r0, r4
 8012cb2:	2204      	movs	r2, #4
 8012cb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012cb8:	f7fe b88e 	b.w	8010dd8 <ucdr_deserialize_array_uint8_t>

08012cbc <uxr_serialize_submessage_header>:
 8012cbc:	b570      	push	{r4, r5, r6, lr}
 8012cbe:	4616      	mov	r6, r2
 8012cc0:	4604      	mov	r4, r0
 8012cc2:	461d      	mov	r5, r3
 8012cc4:	f7f9 ff38 	bl	800cb38 <ucdr_serialize_uint8_t>
 8012cc8:	4631      	mov	r1, r6
 8012cca:	4620      	mov	r0, r4
 8012ccc:	f7f9 ff34 	bl	800cb38 <ucdr_serialize_uint8_t>
 8012cd0:	462a      	mov	r2, r5
 8012cd2:	4620      	mov	r0, r4
 8012cd4:	2101      	movs	r1, #1
 8012cd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012cda:	f7f9 bfe3 	b.w	800cca4 <ucdr_serialize_endian_uint16_t>
 8012cde:	bf00      	nop

08012ce0 <uxr_deserialize_submessage_header>:
 8012ce0:	b570      	push	{r4, r5, r6, lr}
 8012ce2:	4616      	mov	r6, r2
 8012ce4:	4604      	mov	r4, r0
 8012ce6:	461d      	mov	r5, r3
 8012ce8:	f7f9 ff3c 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8012cec:	4631      	mov	r1, r6
 8012cee:	4620      	mov	r0, r4
 8012cf0:	f7f9 ff38 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8012cf4:	462a      	mov	r2, r5
 8012cf6:	4620      	mov	r0, r4
 8012cf8:	2101      	movs	r1, #1
 8012cfa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012cfe:	f7fa b8c7 	b.w	800ce90 <ucdr_deserialize_endian_uint16_t>
 8012d02:	bf00      	nop

08012d04 <uxr_serialize_CLIENT_Representation>:
 8012d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d08:	2204      	movs	r2, #4
 8012d0a:	460e      	mov	r6, r1
 8012d0c:	4605      	mov	r5, r0
 8012d0e:	f7fd ffff 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8012d12:	2202      	movs	r2, #2
 8012d14:	1d31      	adds	r1, r6, #4
 8012d16:	4604      	mov	r4, r0
 8012d18:	4628      	mov	r0, r5
 8012d1a:	f7fd fff9 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8012d1e:	2202      	movs	r2, #2
 8012d20:	4004      	ands	r4, r0
 8012d22:	1db1      	adds	r1, r6, #6
 8012d24:	4628      	mov	r0, r5
 8012d26:	f7fd fff3 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8012d2a:	b2e4      	uxtb	r4, r4
 8012d2c:	2204      	movs	r2, #4
 8012d2e:	4004      	ands	r4, r0
 8012d30:	f106 0108 	add.w	r1, r6, #8
 8012d34:	4628      	mov	r0, r5
 8012d36:	f7fd ffeb 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8012d3a:	7b31      	ldrb	r1, [r6, #12]
 8012d3c:	ea00 0804 	and.w	r8, r0, r4
 8012d40:	4628      	mov	r0, r5
 8012d42:	f7f9 fef9 	bl	800cb38 <ucdr_serialize_uint8_t>
 8012d46:	7b71      	ldrb	r1, [r6, #13]
 8012d48:	ea08 0800 	and.w	r8, r8, r0
 8012d4c:	4628      	mov	r0, r5
 8012d4e:	f7f9 fec5 	bl	800cadc <ucdr_serialize_bool>
 8012d52:	7b73      	ldrb	r3, [r6, #13]
 8012d54:	ea08 0800 	and.w	r8, r8, r0
 8012d58:	b93b      	cbnz	r3, 8012d6a <uxr_serialize_CLIENT_Representation+0x66>
 8012d5a:	8bb1      	ldrh	r1, [r6, #28]
 8012d5c:	4628      	mov	r0, r5
 8012d5e:	f7f9 ff17 	bl	800cb90 <ucdr_serialize_uint16_t>
 8012d62:	ea08 0000 	and.w	r0, r8, r0
 8012d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d6a:	6931      	ldr	r1, [r6, #16]
 8012d6c:	4628      	mov	r0, r5
 8012d6e:	f7fa f8ff 	bl	800cf70 <ucdr_serialize_uint32_t>
 8012d72:	6933      	ldr	r3, [r6, #16]
 8012d74:	b1e3      	cbz	r3, 8012db0 <uxr_serialize_CLIENT_Representation+0xac>
 8012d76:	b1c0      	cbz	r0, 8012daa <uxr_serialize_CLIENT_Representation+0xa6>
 8012d78:	4637      	mov	r7, r6
 8012d7a:	f04f 0900 	mov.w	r9, #0
 8012d7e:	e001      	b.n	8012d84 <uxr_serialize_CLIENT_Representation+0x80>
 8012d80:	3708      	adds	r7, #8
 8012d82:	b194      	cbz	r4, 8012daa <uxr_serialize_CLIENT_Representation+0xa6>
 8012d84:	6979      	ldr	r1, [r7, #20]
 8012d86:	4628      	mov	r0, r5
 8012d88:	f006 fe28 	bl	80199dc <ucdr_serialize_string>
 8012d8c:	69b9      	ldr	r1, [r7, #24]
 8012d8e:	4604      	mov	r4, r0
 8012d90:	4628      	mov	r0, r5
 8012d92:	f006 fe23 	bl	80199dc <ucdr_serialize_string>
 8012d96:	6933      	ldr	r3, [r6, #16]
 8012d98:	f109 0901 	add.w	r9, r9, #1
 8012d9c:	4004      	ands	r4, r0
 8012d9e:	4599      	cmp	r9, r3
 8012da0:	b2e4      	uxtb	r4, r4
 8012da2:	d3ed      	bcc.n	8012d80 <uxr_serialize_CLIENT_Representation+0x7c>
 8012da4:	ea08 0804 	and.w	r8, r8, r4
 8012da8:	e7d7      	b.n	8012d5a <uxr_serialize_CLIENT_Representation+0x56>
 8012daa:	f04f 0800 	mov.w	r8, #0
 8012dae:	e7d4      	b.n	8012d5a <uxr_serialize_CLIENT_Representation+0x56>
 8012db0:	ea08 0800 	and.w	r8, r8, r0
 8012db4:	e7d1      	b.n	8012d5a <uxr_serialize_CLIENT_Representation+0x56>
 8012db6:	bf00      	nop

08012db8 <uxr_deserialize_CLIENT_Representation>:
 8012db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012dbc:	2204      	movs	r2, #4
 8012dbe:	460c      	mov	r4, r1
 8012dc0:	4605      	mov	r5, r0
 8012dc2:	f7fe f809 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8012dc6:	2202      	movs	r2, #2
 8012dc8:	1d21      	adds	r1, r4, #4
 8012dca:	4606      	mov	r6, r0
 8012dcc:	4628      	mov	r0, r5
 8012dce:	f7fe f803 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8012dd2:	2202      	movs	r2, #2
 8012dd4:	4006      	ands	r6, r0
 8012dd6:	1da1      	adds	r1, r4, #6
 8012dd8:	4628      	mov	r0, r5
 8012dda:	f7fd fffd 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8012dde:	b2f6      	uxtb	r6, r6
 8012de0:	2204      	movs	r2, #4
 8012de2:	4006      	ands	r6, r0
 8012de4:	f104 0108 	add.w	r1, r4, #8
 8012de8:	4628      	mov	r0, r5
 8012dea:	f7fd fff5 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8012dee:	f104 010c 	add.w	r1, r4, #12
 8012df2:	ea00 0706 	and.w	r7, r0, r6
 8012df6:	4628      	mov	r0, r5
 8012df8:	f7f9 feb4 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8012dfc:	f104 010d 	add.w	r1, r4, #13
 8012e00:	4007      	ands	r7, r0
 8012e02:	4628      	mov	r0, r5
 8012e04:	f7f9 fe80 	bl	800cb08 <ucdr_deserialize_bool>
 8012e08:	7b63      	ldrb	r3, [r4, #13]
 8012e0a:	4007      	ands	r7, r0
 8012e0c:	b93b      	cbnz	r3, 8012e1e <uxr_deserialize_CLIENT_Representation+0x66>
 8012e0e:	f104 011c 	add.w	r1, r4, #28
 8012e12:	4628      	mov	r0, r5
 8012e14:	f7f9 ffc0 	bl	800cd98 <ucdr_deserialize_uint16_t>
 8012e18:	4038      	ands	r0, r7
 8012e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e1e:	f104 0110 	add.w	r1, r4, #16
 8012e22:	4628      	mov	r0, r5
 8012e24:	f7fa f9ce 	bl	800d1c4 <ucdr_deserialize_uint32_t>
 8012e28:	6923      	ldr	r3, [r4, #16]
 8012e2a:	2b01      	cmp	r3, #1
 8012e2c:	d903      	bls.n	8012e36 <uxr_deserialize_CLIENT_Representation+0x7e>
 8012e2e:	2301      	movs	r3, #1
 8012e30:	75ab      	strb	r3, [r5, #22]
 8012e32:	2700      	movs	r7, #0
 8012e34:	e7eb      	b.n	8012e0e <uxr_deserialize_CLIENT_Representation+0x56>
 8012e36:	b30b      	cbz	r3, 8012e7c <uxr_deserialize_CLIENT_Representation+0xc4>
 8012e38:	2800      	cmp	r0, #0
 8012e3a:	d0fa      	beq.n	8012e32 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012e3c:	46a0      	mov	r8, r4
 8012e3e:	f04f 0900 	mov.w	r9, #0
 8012e42:	e003      	b.n	8012e4c <uxr_deserialize_CLIENT_Representation+0x94>
 8012e44:	f108 0808 	add.w	r8, r8, #8
 8012e48:	2e00      	cmp	r6, #0
 8012e4a:	d0f2      	beq.n	8012e32 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012e4c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012e50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e54:	4628      	mov	r0, r5
 8012e56:	f006 fdcf 	bl	80199f8 <ucdr_deserialize_string>
 8012e5a:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012e5e:	4606      	mov	r6, r0
 8012e60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e64:	4628      	mov	r0, r5
 8012e66:	f006 fdc7 	bl	80199f8 <ucdr_deserialize_string>
 8012e6a:	6923      	ldr	r3, [r4, #16]
 8012e6c:	f109 0901 	add.w	r9, r9, #1
 8012e70:	4006      	ands	r6, r0
 8012e72:	4599      	cmp	r9, r3
 8012e74:	b2f6      	uxtb	r6, r6
 8012e76:	d3e5      	bcc.n	8012e44 <uxr_deserialize_CLIENT_Representation+0x8c>
 8012e78:	4037      	ands	r7, r6
 8012e7a:	e7c8      	b.n	8012e0e <uxr_deserialize_CLIENT_Representation+0x56>
 8012e7c:	4007      	ands	r7, r0
 8012e7e:	e7c6      	b.n	8012e0e <uxr_deserialize_CLIENT_Representation+0x56>

08012e80 <uxr_serialize_AGENT_Representation>:
 8012e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e84:	2204      	movs	r2, #4
 8012e86:	460f      	mov	r7, r1
 8012e88:	4605      	mov	r5, r0
 8012e8a:	f7fd ff41 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8012e8e:	2202      	movs	r2, #2
 8012e90:	4604      	mov	r4, r0
 8012e92:	1d39      	adds	r1, r7, #4
 8012e94:	4628      	mov	r0, r5
 8012e96:	f7fd ff3b 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8012e9a:	4020      	ands	r0, r4
 8012e9c:	2202      	movs	r2, #2
 8012e9e:	b2c4      	uxtb	r4, r0
 8012ea0:	1db9      	adds	r1, r7, #6
 8012ea2:	4628      	mov	r0, r5
 8012ea4:	f7fd ff34 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8012ea8:	7a39      	ldrb	r1, [r7, #8]
 8012eaa:	4004      	ands	r4, r0
 8012eac:	4628      	mov	r0, r5
 8012eae:	f7f9 fe15 	bl	800cadc <ucdr_serialize_bool>
 8012eb2:	7a3b      	ldrb	r3, [r7, #8]
 8012eb4:	ea00 0804 	and.w	r8, r0, r4
 8012eb8:	b913      	cbnz	r3, 8012ec0 <uxr_serialize_AGENT_Representation+0x40>
 8012eba:	4640      	mov	r0, r8
 8012ebc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ec0:	68f9      	ldr	r1, [r7, #12]
 8012ec2:	4628      	mov	r0, r5
 8012ec4:	f7fa f854 	bl	800cf70 <ucdr_serialize_uint32_t>
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	b303      	cbz	r3, 8012f0e <uxr_serialize_AGENT_Representation+0x8e>
 8012ecc:	b1d0      	cbz	r0, 8012f04 <uxr_serialize_AGENT_Representation+0x84>
 8012ece:	463e      	mov	r6, r7
 8012ed0:	f04f 0900 	mov.w	r9, #0
 8012ed4:	e001      	b.n	8012eda <uxr_serialize_AGENT_Representation+0x5a>
 8012ed6:	3608      	adds	r6, #8
 8012ed8:	b1a4      	cbz	r4, 8012f04 <uxr_serialize_AGENT_Representation+0x84>
 8012eda:	6931      	ldr	r1, [r6, #16]
 8012edc:	4628      	mov	r0, r5
 8012ede:	f006 fd7d 	bl	80199dc <ucdr_serialize_string>
 8012ee2:	6971      	ldr	r1, [r6, #20]
 8012ee4:	4604      	mov	r4, r0
 8012ee6:	4628      	mov	r0, r5
 8012ee8:	f006 fd78 	bl	80199dc <ucdr_serialize_string>
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	f109 0901 	add.w	r9, r9, #1
 8012ef2:	4004      	ands	r4, r0
 8012ef4:	4599      	cmp	r9, r3
 8012ef6:	b2e4      	uxtb	r4, r4
 8012ef8:	d3ed      	bcc.n	8012ed6 <uxr_serialize_AGENT_Representation+0x56>
 8012efa:	ea08 0804 	and.w	r8, r8, r4
 8012efe:	4640      	mov	r0, r8
 8012f00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f04:	f04f 0800 	mov.w	r8, #0
 8012f08:	4640      	mov	r0, r8
 8012f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f0e:	ea08 0800 	and.w	r8, r8, r0
 8012f12:	e7d2      	b.n	8012eba <uxr_serialize_AGENT_Representation+0x3a>

08012f14 <uxr_serialize_DATAWRITER_Representation>:
 8012f14:	b570      	push	{r4, r5, r6, lr}
 8012f16:	460d      	mov	r5, r1
 8012f18:	7809      	ldrb	r1, [r1, #0]
 8012f1a:	4606      	mov	r6, r0
 8012f1c:	f7f9 fe0c 	bl	800cb38 <ucdr_serialize_uint8_t>
 8012f20:	4604      	mov	r4, r0
 8012f22:	b130      	cbz	r0, 8012f32 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f24:	782b      	ldrb	r3, [r5, #0]
 8012f26:	2b02      	cmp	r3, #2
 8012f28:	d00c      	beq.n	8012f44 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012f2a:	2b03      	cmp	r3, #3
 8012f2c:	d010      	beq.n	8012f50 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8012f2e:	2b01      	cmp	r3, #1
 8012f30:	d008      	beq.n	8012f44 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012f32:	2202      	movs	r2, #2
 8012f34:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012f38:	4630      	mov	r0, r6
 8012f3a:	f7fd fee9 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8012f3e:	4020      	ands	r0, r4
 8012f40:	b2c0      	uxtb	r0, r0
 8012f42:	bd70      	pop	{r4, r5, r6, pc}
 8012f44:	6869      	ldr	r1, [r5, #4]
 8012f46:	4630      	mov	r0, r6
 8012f48:	f006 fd48 	bl	80199dc <ucdr_serialize_string>
 8012f4c:	4604      	mov	r4, r0
 8012f4e:	e7f0      	b.n	8012f32 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f50:	4629      	mov	r1, r5
 8012f52:	4630      	mov	r0, r6
 8012f54:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012f58:	3104      	adds	r1, #4
 8012f5a:	f7fe f879 	bl	8011050 <ucdr_serialize_sequence_uint8_t>
 8012f5e:	4604      	mov	r4, r0
 8012f60:	e7e7      	b.n	8012f32 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f62:	bf00      	nop

08012f64 <uxr_serialize_ObjectVariant.part.0>:
 8012f64:	b570      	push	{r4, r5, r6, lr}
 8012f66:	780b      	ldrb	r3, [r1, #0]
 8012f68:	3b01      	subs	r3, #1
 8012f6a:	460c      	mov	r4, r1
 8012f6c:	4605      	mov	r5, r0
 8012f6e:	2b0d      	cmp	r3, #13
 8012f70:	d816      	bhi.n	8012fa0 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8012f72:	e8df f003 	tbb	[pc, r3]
 8012f76:	0733      	.short	0x0733
 8012f78:	07071717 	.word	0x07071717
 8012f7c:	0c150707 	.word	0x0c150707
 8012f80:	4c510c0c 	.word	0x4c510c0c
 8012f84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f88:	3104      	adds	r1, #4
 8012f8a:	f7ff bfc3 	b.w	8012f14 <uxr_serialize_DATAWRITER_Representation>
 8012f8e:	7909      	ldrb	r1, [r1, #4]
 8012f90:	f7f9 fdd2 	bl	800cb38 <ucdr_serialize_uint8_t>
 8012f94:	b300      	cbz	r0, 8012fd8 <uxr_serialize_ObjectVariant.part.0+0x74>
 8012f96:	7923      	ldrb	r3, [r4, #4]
 8012f98:	2b01      	cmp	r3, #1
 8012f9a:	d042      	beq.n	8013022 <uxr_serialize_ObjectVariant.part.0+0xbe>
 8012f9c:	2b02      	cmp	r3, #2
 8012f9e:	d040      	beq.n	8013022 <uxr_serialize_ObjectVariant.part.0+0xbe>
 8012fa0:	2001      	movs	r0, #1
 8012fa2:	bd70      	pop	{r4, r5, r6, pc}
 8012fa4:	7909      	ldrb	r1, [r1, #4]
 8012fa6:	f7f9 fdc7 	bl	800cb38 <ucdr_serialize_uint8_t>
 8012faa:	4606      	mov	r6, r0
 8012fac:	b158      	cbz	r0, 8012fc6 <uxr_serialize_ObjectVariant.part.0+0x62>
 8012fae:	7923      	ldrb	r3, [r4, #4]
 8012fb0:	2b02      	cmp	r3, #2
 8012fb2:	d03c      	beq.n	801302e <uxr_serialize_ObjectVariant.part.0+0xca>
 8012fb4:	2b03      	cmp	r3, #3
 8012fb6:	d106      	bne.n	8012fc6 <uxr_serialize_ObjectVariant.part.0+0x62>
 8012fb8:	68a2      	ldr	r2, [r4, #8]
 8012fba:	f104 010c 	add.w	r1, r4, #12
 8012fbe:	4628      	mov	r0, r5
 8012fc0:	f7fe f846 	bl	8011050 <ucdr_serialize_sequence_uint8_t>
 8012fc4:	4606      	mov	r6, r0
 8012fc6:	2202      	movs	r2, #2
 8012fc8:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8012fcc:	4628      	mov	r0, r5
 8012fce:	f7fd fe9f 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8012fd2:	4030      	ands	r0, r6
 8012fd4:	b2c0      	uxtb	r0, r0
 8012fd6:	bd70      	pop	{r4, r5, r6, pc}
 8012fd8:	2000      	movs	r0, #0
 8012fda:	bd70      	pop	{r4, r5, r6, pc}
 8012fdc:	7909      	ldrb	r1, [r1, #4]
 8012fde:	f7f9 fdab 	bl	800cb38 <ucdr_serialize_uint8_t>
 8012fe2:	4606      	mov	r6, r0
 8012fe4:	b158      	cbz	r0, 8012ffe <uxr_serialize_ObjectVariant.part.0+0x9a>
 8012fe6:	7923      	ldrb	r3, [r4, #4]
 8012fe8:	2b02      	cmp	r3, #2
 8012fea:	d003      	beq.n	8012ff4 <uxr_serialize_ObjectVariant.part.0+0x90>
 8012fec:	2b03      	cmp	r3, #3
 8012fee:	d024      	beq.n	801303a <uxr_serialize_ObjectVariant.part.0+0xd6>
 8012ff0:	2b01      	cmp	r3, #1
 8012ff2:	d104      	bne.n	8012ffe <uxr_serialize_ObjectVariant.part.0+0x9a>
 8012ff4:	68a1      	ldr	r1, [r4, #8]
 8012ff6:	4628      	mov	r0, r5
 8012ff8:	f006 fcf0 	bl	80199dc <ucdr_serialize_string>
 8012ffc:	4606      	mov	r6, r0
 8012ffe:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8013002:	4628      	mov	r0, r5
 8013004:	f7fa fac0 	bl	800d588 <ucdr_serialize_int16_t>
 8013008:	4030      	ands	r0, r6
 801300a:	b2c0      	uxtb	r0, r0
 801300c:	bd70      	pop	{r4, r5, r6, pc}
 801300e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013012:	3104      	adds	r1, #4
 8013014:	f7ff be76 	b.w	8012d04 <uxr_serialize_CLIENT_Representation>
 8013018:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801301c:	3104      	adds	r1, #4
 801301e:	f7ff bf2f 	b.w	8012e80 <uxr_serialize_AGENT_Representation>
 8013022:	68a1      	ldr	r1, [r4, #8]
 8013024:	4628      	mov	r0, r5
 8013026:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801302a:	f006 bcd7 	b.w	80199dc <ucdr_serialize_string>
 801302e:	68a1      	ldr	r1, [r4, #8]
 8013030:	4628      	mov	r0, r5
 8013032:	f006 fcd3 	bl	80199dc <ucdr_serialize_string>
 8013036:	4606      	mov	r6, r0
 8013038:	e7c5      	b.n	8012fc6 <uxr_serialize_ObjectVariant.part.0+0x62>
 801303a:	68a2      	ldr	r2, [r4, #8]
 801303c:	f104 010c 	add.w	r1, r4, #12
 8013040:	4628      	mov	r0, r5
 8013042:	f7fe f805 	bl	8011050 <ucdr_serialize_sequence_uint8_t>
 8013046:	4606      	mov	r6, r0
 8013048:	e7d9      	b.n	8012ffe <uxr_serialize_ObjectVariant.part.0+0x9a>
 801304a:	bf00      	nop

0801304c <uxr_deserialize_DATAWRITER_Representation>:
 801304c:	b570      	push	{r4, r5, r6, lr}
 801304e:	4606      	mov	r6, r0
 8013050:	460d      	mov	r5, r1
 8013052:	f7f9 fd87 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8013056:	4604      	mov	r4, r0
 8013058:	b130      	cbz	r0, 8013068 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801305a:	782b      	ldrb	r3, [r5, #0]
 801305c:	2b02      	cmp	r3, #2
 801305e:	d00c      	beq.n	801307a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013060:	2b03      	cmp	r3, #3
 8013062:	d012      	beq.n	801308a <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8013064:	2b01      	cmp	r3, #1
 8013066:	d008      	beq.n	801307a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013068:	2202      	movs	r2, #2
 801306a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 801306e:	4630      	mov	r0, r6
 8013070:	f7fd feb2 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013074:	4020      	ands	r0, r4
 8013076:	b2c0      	uxtb	r0, r0
 8013078:	bd70      	pop	{r4, r5, r6, pc}
 801307a:	6869      	ldr	r1, [r5, #4]
 801307c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013080:	4630      	mov	r0, r6
 8013082:	f006 fcb9 	bl	80199f8 <ucdr_deserialize_string>
 8013086:	4604      	mov	r4, r0
 8013088:	e7ee      	b.n	8013068 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801308a:	1d2b      	adds	r3, r5, #4
 801308c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013090:	f105 0108 	add.w	r1, r5, #8
 8013094:	4630      	mov	r0, r6
 8013096:	f7fd ffed 	bl	8011074 <ucdr_deserialize_sequence_uint8_t>
 801309a:	4604      	mov	r4, r0
 801309c:	e7e4      	b.n	8013068 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801309e:	bf00      	nop

080130a0 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 80130a0:	b570      	push	{r4, r5, r6, lr}
 80130a2:	460d      	mov	r5, r1
 80130a4:	7809      	ldrb	r1, [r1, #0]
 80130a6:	4606      	mov	r6, r0
 80130a8:	f7f9 fd18 	bl	800cadc <ucdr_serialize_bool>
 80130ac:	782b      	ldrb	r3, [r5, #0]
 80130ae:	4604      	mov	r4, r0
 80130b0:	b94b      	cbnz	r3, 80130c6 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 80130b2:	7a29      	ldrb	r1, [r5, #8]
 80130b4:	4630      	mov	r0, r6
 80130b6:	f7f9 fd11 	bl	800cadc <ucdr_serialize_bool>
 80130ba:	7a2b      	ldrb	r3, [r5, #8]
 80130bc:	4004      	ands	r4, r0
 80130be:	b2e4      	uxtb	r4, r4
 80130c0:	b943      	cbnz	r3, 80130d4 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 80130c2:	4620      	mov	r0, r4
 80130c4:	bd70      	pop	{r4, r5, r6, pc}
 80130c6:	6869      	ldr	r1, [r5, #4]
 80130c8:	4630      	mov	r0, r6
 80130ca:	f006 fc87 	bl	80199dc <ucdr_serialize_string>
 80130ce:	4004      	ands	r4, r0
 80130d0:	b2e4      	uxtb	r4, r4
 80130d2:	e7ee      	b.n	80130b2 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 80130d4:	68e9      	ldr	r1, [r5, #12]
 80130d6:	4630      	mov	r0, r6
 80130d8:	f006 fc80 	bl	80199dc <ucdr_serialize_string>
 80130dc:	4004      	ands	r4, r0
 80130de:	4620      	mov	r0, r4
 80130e0:	bd70      	pop	{r4, r5, r6, pc}
 80130e2:	bf00      	nop

080130e4 <uxr_serialize_OBJK_Topic_Binary>:
 80130e4:	b570      	push	{r4, r5, r6, lr}
 80130e6:	460d      	mov	r5, r1
 80130e8:	6809      	ldr	r1, [r1, #0]
 80130ea:	4606      	mov	r6, r0
 80130ec:	f006 fc76 	bl	80199dc <ucdr_serialize_string>
 80130f0:	7929      	ldrb	r1, [r5, #4]
 80130f2:	4604      	mov	r4, r0
 80130f4:	4630      	mov	r0, r6
 80130f6:	f7f9 fcf1 	bl	800cadc <ucdr_serialize_bool>
 80130fa:	792b      	ldrb	r3, [r5, #4]
 80130fc:	4004      	ands	r4, r0
 80130fe:	b2e4      	uxtb	r4, r4
 8013100:	b943      	cbnz	r3, 8013114 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8013102:	7b29      	ldrb	r1, [r5, #12]
 8013104:	4630      	mov	r0, r6
 8013106:	f7f9 fce9 	bl	800cadc <ucdr_serialize_bool>
 801310a:	7b2b      	ldrb	r3, [r5, #12]
 801310c:	4004      	ands	r4, r0
 801310e:	b93b      	cbnz	r3, 8013120 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8013110:	4620      	mov	r0, r4
 8013112:	bd70      	pop	{r4, r5, r6, pc}
 8013114:	68a9      	ldr	r1, [r5, #8]
 8013116:	4630      	mov	r0, r6
 8013118:	f006 fc60 	bl	80199dc <ucdr_serialize_string>
 801311c:	4004      	ands	r4, r0
 801311e:	e7f0      	b.n	8013102 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8013120:	6929      	ldr	r1, [r5, #16]
 8013122:	4630      	mov	r0, r6
 8013124:	f006 fc5a 	bl	80199dc <ucdr_serialize_string>
 8013128:	4004      	ands	r4, r0
 801312a:	b2e4      	uxtb	r4, r4
 801312c:	4620      	mov	r0, r4
 801312e:	bd70      	pop	{r4, r5, r6, pc}

08013130 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8013130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013134:	460c      	mov	r4, r1
 8013136:	7809      	ldrb	r1, [r1, #0]
 8013138:	4606      	mov	r6, r0
 801313a:	f7f9 fccf 	bl	800cadc <ucdr_serialize_bool>
 801313e:	7823      	ldrb	r3, [r4, #0]
 8013140:	4605      	mov	r5, r0
 8013142:	b96b      	cbnz	r3, 8013160 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8013144:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013148:	4630      	mov	r0, r6
 801314a:	f7f9 fcc7 	bl	800cadc <ucdr_serialize_bool>
 801314e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8013152:	4005      	ands	r5, r0
 8013154:	b2ed      	uxtb	r5, r5
 8013156:	2b00      	cmp	r3, #0
 8013158:	d16a      	bne.n	8013230 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 801315a:	4628      	mov	r0, r5
 801315c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013160:	6861      	ldr	r1, [r4, #4]
 8013162:	4630      	mov	r0, r6
 8013164:	f7f9 ff04 	bl	800cf70 <ucdr_serialize_uint32_t>
 8013168:	6863      	ldr	r3, [r4, #4]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d06c      	beq.n	8013248 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 801316e:	2800      	cmp	r0, #0
 8013170:	d068      	beq.n	8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013172:	68a1      	ldr	r1, [r4, #8]
 8013174:	4630      	mov	r0, r6
 8013176:	f006 fc31 	bl	80199dc <ucdr_serialize_string>
 801317a:	6862      	ldr	r2, [r4, #4]
 801317c:	2a01      	cmp	r2, #1
 801317e:	d953      	bls.n	8013228 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013180:	2800      	cmp	r0, #0
 8013182:	d05f      	beq.n	8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013184:	68e1      	ldr	r1, [r4, #12]
 8013186:	4630      	mov	r0, r6
 8013188:	f006 fc28 	bl	80199dc <ucdr_serialize_string>
 801318c:	6862      	ldr	r2, [r4, #4]
 801318e:	2a02      	cmp	r2, #2
 8013190:	d94a      	bls.n	8013228 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013192:	2800      	cmp	r0, #0
 8013194:	d056      	beq.n	8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013196:	6921      	ldr	r1, [r4, #16]
 8013198:	4630      	mov	r0, r6
 801319a:	f006 fc1f 	bl	80199dc <ucdr_serialize_string>
 801319e:	6862      	ldr	r2, [r4, #4]
 80131a0:	2a03      	cmp	r2, #3
 80131a2:	d941      	bls.n	8013228 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131a4:	2800      	cmp	r0, #0
 80131a6:	d04d      	beq.n	8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80131a8:	6961      	ldr	r1, [r4, #20]
 80131aa:	4630      	mov	r0, r6
 80131ac:	f006 fc16 	bl	80199dc <ucdr_serialize_string>
 80131b0:	6862      	ldr	r2, [r4, #4]
 80131b2:	2a04      	cmp	r2, #4
 80131b4:	d938      	bls.n	8013228 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131b6:	2800      	cmp	r0, #0
 80131b8:	d044      	beq.n	8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80131ba:	69a1      	ldr	r1, [r4, #24]
 80131bc:	4630      	mov	r0, r6
 80131be:	f006 fc0d 	bl	80199dc <ucdr_serialize_string>
 80131c2:	6862      	ldr	r2, [r4, #4]
 80131c4:	2a05      	cmp	r2, #5
 80131c6:	d92f      	bls.n	8013228 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131c8:	2800      	cmp	r0, #0
 80131ca:	d03b      	beq.n	8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80131cc:	69e1      	ldr	r1, [r4, #28]
 80131ce:	4630      	mov	r0, r6
 80131d0:	f006 fc04 	bl	80199dc <ucdr_serialize_string>
 80131d4:	6862      	ldr	r2, [r4, #4]
 80131d6:	2a06      	cmp	r2, #6
 80131d8:	d926      	bls.n	8013228 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131da:	b398      	cbz	r0, 8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80131dc:	6a21      	ldr	r1, [r4, #32]
 80131de:	4630      	mov	r0, r6
 80131e0:	f006 fbfc 	bl	80199dc <ucdr_serialize_string>
 80131e4:	6862      	ldr	r2, [r4, #4]
 80131e6:	2a07      	cmp	r2, #7
 80131e8:	d91e      	bls.n	8013228 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131ea:	b358      	cbz	r0, 8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80131ec:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80131ee:	4630      	mov	r0, r6
 80131f0:	f006 fbf4 	bl	80199dc <ucdr_serialize_string>
 80131f4:	6862      	ldr	r2, [r4, #4]
 80131f6:	2a08      	cmp	r2, #8
 80131f8:	d916      	bls.n	8013228 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131fa:	b318      	cbz	r0, 8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80131fc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80131fe:	4630      	mov	r0, r6
 8013200:	f006 fbec 	bl	80199dc <ucdr_serialize_string>
 8013204:	6862      	ldr	r2, [r4, #4]
 8013206:	2a09      	cmp	r2, #9
 8013208:	d90e      	bls.n	8013228 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801320a:	b1d8      	cbz	r0, 8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801320c:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8013210:	2709      	movs	r7, #9
 8013212:	e000      	b.n	8013216 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8013214:	b1b0      	cbz	r0, 8013244 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013216:	f858 1f04 	ldr.w	r1, [r8, #4]!
 801321a:	4630      	mov	r0, r6
 801321c:	f006 fbde 	bl	80199dc <ucdr_serialize_string>
 8013220:	6862      	ldr	r2, [r4, #4]
 8013222:	3701      	adds	r7, #1
 8013224:	4297      	cmp	r7, r2
 8013226:	d3f5      	bcc.n	8013214 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8013228:	ea05 0300 	and.w	r3, r5, r0
 801322c:	b2dd      	uxtb	r5, r3
 801322e:	e789      	b.n	8013144 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013230:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013232:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013236:	4630      	mov	r0, r6
 8013238:	f7fd ff0a 	bl	8011050 <ucdr_serialize_sequence_uint8_t>
 801323c:	4005      	ands	r5, r0
 801323e:	4628      	mov	r0, r5
 8013240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013244:	2500      	movs	r5, #0
 8013246:	e77d      	b.n	8013144 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013248:	4028      	ands	r0, r5
 801324a:	b2c5      	uxtb	r5, r0
 801324c:	e77a      	b.n	8013144 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 801324e:	bf00      	nop

08013250 <uxr_serialize_OBJK_Publisher_Binary>:
 8013250:	b570      	push	{r4, r5, r6, lr}
 8013252:	460d      	mov	r5, r1
 8013254:	7809      	ldrb	r1, [r1, #0]
 8013256:	4606      	mov	r6, r0
 8013258:	f7f9 fc40 	bl	800cadc <ucdr_serialize_bool>
 801325c:	782b      	ldrb	r3, [r5, #0]
 801325e:	4604      	mov	r4, r0
 8013260:	b94b      	cbnz	r3, 8013276 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8013262:	7a29      	ldrb	r1, [r5, #8]
 8013264:	4630      	mov	r0, r6
 8013266:	f7f9 fc39 	bl	800cadc <ucdr_serialize_bool>
 801326a:	7a2b      	ldrb	r3, [r5, #8]
 801326c:	4004      	ands	r4, r0
 801326e:	b2e4      	uxtb	r4, r4
 8013270:	b943      	cbnz	r3, 8013284 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8013272:	4620      	mov	r0, r4
 8013274:	bd70      	pop	{r4, r5, r6, pc}
 8013276:	6869      	ldr	r1, [r5, #4]
 8013278:	4630      	mov	r0, r6
 801327a:	f006 fbaf 	bl	80199dc <ucdr_serialize_string>
 801327e:	4004      	ands	r4, r0
 8013280:	b2e4      	uxtb	r4, r4
 8013282:	e7ee      	b.n	8013262 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8013284:	f105 010c 	add.w	r1, r5, #12
 8013288:	4630      	mov	r0, r6
 801328a:	f7ff ff51 	bl	8013130 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 801328e:	4004      	ands	r4, r0
 8013290:	4620      	mov	r0, r4
 8013292:	bd70      	pop	{r4, r5, r6, pc}

08013294 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8013294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013298:	460c      	mov	r4, r1
 801329a:	7809      	ldrb	r1, [r1, #0]
 801329c:	4606      	mov	r6, r0
 801329e:	f7f9 fc1d 	bl	800cadc <ucdr_serialize_bool>
 80132a2:	7823      	ldrb	r3, [r4, #0]
 80132a4:	4605      	mov	r5, r0
 80132a6:	b96b      	cbnz	r3, 80132c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 80132a8:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 80132ac:	4630      	mov	r0, r6
 80132ae:	f7f9 fc15 	bl	800cadc <ucdr_serialize_bool>
 80132b2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80132b6:	4005      	ands	r5, r0
 80132b8:	b2ed      	uxtb	r5, r5
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d16a      	bne.n	8013394 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 80132be:	4628      	mov	r0, r5
 80132c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132c4:	6861      	ldr	r1, [r4, #4]
 80132c6:	4630      	mov	r0, r6
 80132c8:	f7f9 fe52 	bl	800cf70 <ucdr_serialize_uint32_t>
 80132cc:	6863      	ldr	r3, [r4, #4]
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d06c      	beq.n	80133ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 80132d2:	2800      	cmp	r0, #0
 80132d4:	d068      	beq.n	80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80132d6:	68a1      	ldr	r1, [r4, #8]
 80132d8:	4630      	mov	r0, r6
 80132da:	f006 fb7f 	bl	80199dc <ucdr_serialize_string>
 80132de:	6862      	ldr	r2, [r4, #4]
 80132e0:	2a01      	cmp	r2, #1
 80132e2:	d953      	bls.n	801338c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132e4:	2800      	cmp	r0, #0
 80132e6:	d05f      	beq.n	80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80132e8:	68e1      	ldr	r1, [r4, #12]
 80132ea:	4630      	mov	r0, r6
 80132ec:	f006 fb76 	bl	80199dc <ucdr_serialize_string>
 80132f0:	6862      	ldr	r2, [r4, #4]
 80132f2:	2a02      	cmp	r2, #2
 80132f4:	d94a      	bls.n	801338c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132f6:	2800      	cmp	r0, #0
 80132f8:	d056      	beq.n	80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80132fa:	6921      	ldr	r1, [r4, #16]
 80132fc:	4630      	mov	r0, r6
 80132fe:	f006 fb6d 	bl	80199dc <ucdr_serialize_string>
 8013302:	6862      	ldr	r2, [r4, #4]
 8013304:	2a03      	cmp	r2, #3
 8013306:	d941      	bls.n	801338c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013308:	2800      	cmp	r0, #0
 801330a:	d04d      	beq.n	80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801330c:	6961      	ldr	r1, [r4, #20]
 801330e:	4630      	mov	r0, r6
 8013310:	f006 fb64 	bl	80199dc <ucdr_serialize_string>
 8013314:	6862      	ldr	r2, [r4, #4]
 8013316:	2a04      	cmp	r2, #4
 8013318:	d938      	bls.n	801338c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801331a:	2800      	cmp	r0, #0
 801331c:	d044      	beq.n	80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801331e:	69a1      	ldr	r1, [r4, #24]
 8013320:	4630      	mov	r0, r6
 8013322:	f006 fb5b 	bl	80199dc <ucdr_serialize_string>
 8013326:	6862      	ldr	r2, [r4, #4]
 8013328:	2a05      	cmp	r2, #5
 801332a:	d92f      	bls.n	801338c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801332c:	2800      	cmp	r0, #0
 801332e:	d03b      	beq.n	80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013330:	69e1      	ldr	r1, [r4, #28]
 8013332:	4630      	mov	r0, r6
 8013334:	f006 fb52 	bl	80199dc <ucdr_serialize_string>
 8013338:	6862      	ldr	r2, [r4, #4]
 801333a:	2a06      	cmp	r2, #6
 801333c:	d926      	bls.n	801338c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801333e:	b398      	cbz	r0, 80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013340:	6a21      	ldr	r1, [r4, #32]
 8013342:	4630      	mov	r0, r6
 8013344:	f006 fb4a 	bl	80199dc <ucdr_serialize_string>
 8013348:	6862      	ldr	r2, [r4, #4]
 801334a:	2a07      	cmp	r2, #7
 801334c:	d91e      	bls.n	801338c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801334e:	b358      	cbz	r0, 80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013350:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8013352:	4630      	mov	r0, r6
 8013354:	f006 fb42 	bl	80199dc <ucdr_serialize_string>
 8013358:	6862      	ldr	r2, [r4, #4]
 801335a:	2a08      	cmp	r2, #8
 801335c:	d916      	bls.n	801338c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801335e:	b318      	cbz	r0, 80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013360:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8013362:	4630      	mov	r0, r6
 8013364:	f006 fb3a 	bl	80199dc <ucdr_serialize_string>
 8013368:	6862      	ldr	r2, [r4, #4]
 801336a:	2a09      	cmp	r2, #9
 801336c:	d90e      	bls.n	801338c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801336e:	b1d8      	cbz	r0, 80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013370:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8013374:	2709      	movs	r7, #9
 8013376:	e000      	b.n	801337a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8013378:	b1b0      	cbz	r0, 80133a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801337a:	f858 1f04 	ldr.w	r1, [r8, #4]!
 801337e:	4630      	mov	r0, r6
 8013380:	f006 fb2c 	bl	80199dc <ucdr_serialize_string>
 8013384:	6862      	ldr	r2, [r4, #4]
 8013386:	3701      	adds	r7, #1
 8013388:	4297      	cmp	r7, r2
 801338a:	d3f5      	bcc.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 801338c:	ea05 0300 	and.w	r3, r5, r0
 8013390:	b2dd      	uxtb	r5, r3
 8013392:	e789      	b.n	80132a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8013394:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013396:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801339a:	4630      	mov	r0, r6
 801339c:	f7fd fe58 	bl	8011050 <ucdr_serialize_sequence_uint8_t>
 80133a0:	4005      	ands	r5, r0
 80133a2:	4628      	mov	r0, r5
 80133a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133a8:	2500      	movs	r5, #0
 80133aa:	e77d      	b.n	80132a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80133ac:	4028      	ands	r0, r5
 80133ae:	b2c5      	uxtb	r5, r0
 80133b0:	e77a      	b.n	80132a8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80133b2:	bf00      	nop

080133b4 <uxr_serialize_OBJK_Subscriber_Binary>:
 80133b4:	b570      	push	{r4, r5, r6, lr}
 80133b6:	460d      	mov	r5, r1
 80133b8:	7809      	ldrb	r1, [r1, #0]
 80133ba:	4606      	mov	r6, r0
 80133bc:	f7f9 fb8e 	bl	800cadc <ucdr_serialize_bool>
 80133c0:	782b      	ldrb	r3, [r5, #0]
 80133c2:	4604      	mov	r4, r0
 80133c4:	b94b      	cbnz	r3, 80133da <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 80133c6:	7a29      	ldrb	r1, [r5, #8]
 80133c8:	4630      	mov	r0, r6
 80133ca:	f7f9 fb87 	bl	800cadc <ucdr_serialize_bool>
 80133ce:	7a2b      	ldrb	r3, [r5, #8]
 80133d0:	4004      	ands	r4, r0
 80133d2:	b2e4      	uxtb	r4, r4
 80133d4:	b943      	cbnz	r3, 80133e8 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 80133d6:	4620      	mov	r0, r4
 80133d8:	bd70      	pop	{r4, r5, r6, pc}
 80133da:	6869      	ldr	r1, [r5, #4]
 80133dc:	4630      	mov	r0, r6
 80133de:	f006 fafd 	bl	80199dc <ucdr_serialize_string>
 80133e2:	4004      	ands	r4, r0
 80133e4:	b2e4      	uxtb	r4, r4
 80133e6:	e7ee      	b.n	80133c6 <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 80133e8:	f105 010c 	add.w	r1, r5, #12
 80133ec:	4630      	mov	r0, r6
 80133ee:	f7ff ff51 	bl	8013294 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 80133f2:	4004      	ands	r4, r0
 80133f4:	4620      	mov	r0, r4
 80133f6:	bd70      	pop	{r4, r5, r6, pc}

080133f8 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 80133f8:	b570      	push	{r4, r5, r6, lr}
 80133fa:	460d      	mov	r5, r1
 80133fc:	8809      	ldrh	r1, [r1, #0]
 80133fe:	4606      	mov	r6, r0
 8013400:	f7f9 fbc6 	bl	800cb90 <ucdr_serialize_uint16_t>
 8013404:	78a9      	ldrb	r1, [r5, #2]
 8013406:	4604      	mov	r4, r0
 8013408:	4630      	mov	r0, r6
 801340a:	f7f9 fb67 	bl	800cadc <ucdr_serialize_bool>
 801340e:	78ab      	ldrb	r3, [r5, #2]
 8013410:	4004      	ands	r4, r0
 8013412:	b2e4      	uxtb	r4, r4
 8013414:	b9b3      	cbnz	r3, 8013444 <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 8013416:	79a9      	ldrb	r1, [r5, #6]
 8013418:	4630      	mov	r0, r6
 801341a:	f7f9 fb5f 	bl	800cadc <ucdr_serialize_bool>
 801341e:	79ab      	ldrb	r3, [r5, #6]
 8013420:	4004      	ands	r4, r0
 8013422:	bb33      	cbnz	r3, 8013472 <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 8013424:	7b29      	ldrb	r1, [r5, #12]
 8013426:	4630      	mov	r0, r6
 8013428:	f7f9 fb58 	bl	800cadc <ucdr_serialize_bool>
 801342c:	7b2b      	ldrb	r3, [r5, #12]
 801342e:	4004      	ands	r4, r0
 8013430:	b9c3      	cbnz	r3, 8013464 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 8013432:	7d29      	ldrb	r1, [r5, #20]
 8013434:	4630      	mov	r0, r6
 8013436:	f7f9 fb51 	bl	800cadc <ucdr_serialize_bool>
 801343a:	7d2b      	ldrb	r3, [r5, #20]
 801343c:	4004      	ands	r4, r0
 801343e:	b93b      	cbnz	r3, 8013450 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 8013440:	4620      	mov	r0, r4
 8013442:	bd70      	pop	{r4, r5, r6, pc}
 8013444:	88a9      	ldrh	r1, [r5, #4]
 8013446:	4630      	mov	r0, r6
 8013448:	f7f9 fba2 	bl	800cb90 <ucdr_serialize_uint16_t>
 801344c:	4004      	ands	r4, r0
 801344e:	e7e2      	b.n	8013416 <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 8013450:	69aa      	ldr	r2, [r5, #24]
 8013452:	f105 011c 	add.w	r1, r5, #28
 8013456:	4630      	mov	r0, r6
 8013458:	f7fd fdfa 	bl	8011050 <ucdr_serialize_sequence_uint8_t>
 801345c:	4004      	ands	r4, r0
 801345e:	b2e4      	uxtb	r4, r4
 8013460:	4620      	mov	r0, r4
 8013462:	bd70      	pop	{r4, r5, r6, pc}
 8013464:	6929      	ldr	r1, [r5, #16]
 8013466:	4630      	mov	r0, r6
 8013468:	f7f9 fd82 	bl	800cf70 <ucdr_serialize_uint32_t>
 801346c:	4004      	ands	r4, r0
 801346e:	b2e4      	uxtb	r4, r4
 8013470:	e7df      	b.n	8013432 <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 8013472:	68a9      	ldr	r1, [r5, #8]
 8013474:	4630      	mov	r0, r6
 8013476:	f7f9 fd7b 	bl	800cf70 <ucdr_serialize_uint32_t>
 801347a:	4004      	ands	r4, r0
 801347c:	b2e4      	uxtb	r4, r4
 801347e:	e7d1      	b.n	8013424 <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

08013480 <uxr_serialize_OBJK_DataReader_Binary>:
 8013480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013482:	2202      	movs	r2, #2
 8013484:	460c      	mov	r4, r1
 8013486:	4606      	mov	r6, r0
 8013488:	f7fd fc42 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 801348c:	78a1      	ldrb	r1, [r4, #2]
 801348e:	4605      	mov	r5, r0
 8013490:	4630      	mov	r0, r6
 8013492:	f7f9 fb23 	bl	800cadc <ucdr_serialize_bool>
 8013496:	78a3      	ldrb	r3, [r4, #2]
 8013498:	4005      	ands	r5, r0
 801349a:	b2ed      	uxtb	r5, r5
 801349c:	b90b      	cbnz	r3, 80134a2 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 801349e:	4628      	mov	r0, r5
 80134a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134a2:	f104 0108 	add.w	r1, r4, #8
 80134a6:	4630      	mov	r0, r6
 80134a8:	f7ff ffa6 	bl	80133f8 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80134ac:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80134b0:	4607      	mov	r7, r0
 80134b2:	4630      	mov	r0, r6
 80134b4:	f7f9 fb12 	bl	800cadc <ucdr_serialize_bool>
 80134b8:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80134bc:	4007      	ands	r7, r0
 80134be:	b2ff      	uxtb	r7, r7
 80134c0:	b95b      	cbnz	r3, 80134da <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 80134c2:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 80134c6:	4630      	mov	r0, r6
 80134c8:	f7f9 fb08 	bl	800cadc <ucdr_serialize_bool>
 80134cc:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80134d0:	4007      	ands	r7, r0
 80134d2:	b94b      	cbnz	r3, 80134e8 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 80134d4:	403d      	ands	r5, r7
 80134d6:	4628      	mov	r0, r5
 80134d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134da:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 80134de:	4630      	mov	r0, r6
 80134e0:	f7f9 ff8a 	bl	800d3f8 <ucdr_serialize_uint64_t>
 80134e4:	4007      	ands	r7, r0
 80134e6:	e7ec      	b.n	80134c2 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 80134e8:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80134ea:	4630      	mov	r0, r6
 80134ec:	f006 fa76 	bl	80199dc <ucdr_serialize_string>
 80134f0:	4007      	ands	r7, r0
 80134f2:	b2ff      	uxtb	r7, r7
 80134f4:	e7ee      	b.n	80134d4 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 80134f6:	bf00      	nop

080134f8 <uxr_serialize_OBJK_DataWriter_Binary>:
 80134f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134fa:	2202      	movs	r2, #2
 80134fc:	460d      	mov	r5, r1
 80134fe:	4606      	mov	r6, r0
 8013500:	f7fd fc06 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013504:	78a9      	ldrb	r1, [r5, #2]
 8013506:	4604      	mov	r4, r0
 8013508:	4630      	mov	r0, r6
 801350a:	f7f9 fae7 	bl	800cadc <ucdr_serialize_bool>
 801350e:	78ab      	ldrb	r3, [r5, #2]
 8013510:	4004      	ands	r4, r0
 8013512:	b2e4      	uxtb	r4, r4
 8013514:	b90b      	cbnz	r3, 801351a <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8013516:	4620      	mov	r0, r4
 8013518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801351a:	f105 0108 	add.w	r1, r5, #8
 801351e:	4630      	mov	r0, r6
 8013520:	f7ff ff6a 	bl	80133f8 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8013524:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8013528:	4607      	mov	r7, r0
 801352a:	4630      	mov	r0, r6
 801352c:	f7f9 fad6 	bl	800cadc <ucdr_serialize_bool>
 8013530:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8013534:	4007      	ands	r7, r0
 8013536:	b2ff      	uxtb	r7, r7
 8013538:	b913      	cbnz	r3, 8013540 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 801353a:	403c      	ands	r4, r7
 801353c:	4620      	mov	r0, r4
 801353e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013540:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8013544:	4630      	mov	r0, r6
 8013546:	f7f9 ff57 	bl	800d3f8 <ucdr_serialize_uint64_t>
 801354a:	4007      	ands	r7, r0
 801354c:	e7f5      	b.n	801353a <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 801354e:	bf00      	nop

08013550 <uxr_deserialize_ObjectVariant>:
 8013550:	b570      	push	{r4, r5, r6, lr}
 8013552:	4605      	mov	r5, r0
 8013554:	460e      	mov	r6, r1
 8013556:	f7f9 fb05 	bl	800cb64 <ucdr_deserialize_uint8_t>
 801355a:	b168      	cbz	r0, 8013578 <uxr_deserialize_ObjectVariant+0x28>
 801355c:	7833      	ldrb	r3, [r6, #0]
 801355e:	3b01      	subs	r3, #1
 8013560:	4604      	mov	r4, r0
 8013562:	2b0d      	cmp	r3, #13
 8013564:	d809      	bhi.n	801357a <uxr_deserialize_ObjectVariant+0x2a>
 8013566:	e8df f003 	tbb	[pc, r3]
 801356a:	0a64      	.short	0x0a64
 801356c:	0a0a2323 	.word	0x0a0a2323
 8013570:	10080a0a 	.word	0x10080a0a
 8013574:	5e411010 	.word	0x5e411010
 8013578:	2400      	movs	r4, #0
 801357a:	4620      	mov	r0, r4
 801357c:	bd70      	pop	{r4, r5, r6, pc}
 801357e:	1d31      	adds	r1, r6, #4
 8013580:	4628      	mov	r0, r5
 8013582:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013586:	f7ff bd61 	b.w	801304c <uxr_deserialize_DATAWRITER_Representation>
 801358a:	1d31      	adds	r1, r6, #4
 801358c:	4628      	mov	r0, r5
 801358e:	f7f9 fae9 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8013592:	2800      	cmp	r0, #0
 8013594:	d0f0      	beq.n	8013578 <uxr_deserialize_ObjectVariant+0x28>
 8013596:	7933      	ldrb	r3, [r6, #4]
 8013598:	2b01      	cmp	r3, #1
 801359a:	d001      	beq.n	80135a0 <uxr_deserialize_ObjectVariant+0x50>
 801359c:	2b02      	cmp	r3, #2
 801359e:	d1ec      	bne.n	801357a <uxr_deserialize_ObjectVariant+0x2a>
 80135a0:	68b1      	ldr	r1, [r6, #8]
 80135a2:	4628      	mov	r0, r5
 80135a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80135a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80135ac:	f006 ba24 	b.w	80199f8 <ucdr_deserialize_string>
 80135b0:	1d31      	adds	r1, r6, #4
 80135b2:	4628      	mov	r0, r5
 80135b4:	f7f9 fad6 	bl	800cb64 <ucdr_deserialize_uint8_t>
 80135b8:	4604      	mov	r4, r0
 80135ba:	b170      	cbz	r0, 80135da <uxr_deserialize_ObjectVariant+0x8a>
 80135bc:	7933      	ldrb	r3, [r6, #4]
 80135be:	2b02      	cmp	r3, #2
 80135c0:	d053      	beq.n	801366a <uxr_deserialize_ObjectVariant+0x11a>
 80135c2:	2b03      	cmp	r3, #3
 80135c4:	d109      	bne.n	80135da <uxr_deserialize_ObjectVariant+0x8a>
 80135c6:	f106 0308 	add.w	r3, r6, #8
 80135ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80135ce:	f106 010c 	add.w	r1, r6, #12
 80135d2:	4628      	mov	r0, r5
 80135d4:	f7fd fd4e 	bl	8011074 <ucdr_deserialize_sequence_uint8_t>
 80135d8:	4604      	mov	r4, r0
 80135da:	2202      	movs	r2, #2
 80135dc:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80135e0:	4628      	mov	r0, r5
 80135e2:	f7fd fbf9 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 80135e6:	4004      	ands	r4, r0
 80135e8:	b2e4      	uxtb	r4, r4
 80135ea:	e7c6      	b.n	801357a <uxr_deserialize_ObjectVariant+0x2a>
 80135ec:	2204      	movs	r2, #4
 80135ee:	18b1      	adds	r1, r6, r2
 80135f0:	4628      	mov	r0, r5
 80135f2:	f7fd fbf1 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 80135f6:	2202      	movs	r2, #2
 80135f8:	f106 0108 	add.w	r1, r6, #8
 80135fc:	4604      	mov	r4, r0
 80135fe:	4628      	mov	r0, r5
 8013600:	f7fd fbea 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013604:	2202      	movs	r2, #2
 8013606:	4004      	ands	r4, r0
 8013608:	f106 010a 	add.w	r1, r6, #10
 801360c:	4628      	mov	r0, r5
 801360e:	f7fd fbe3 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013612:	b2e4      	uxtb	r4, r4
 8013614:	4603      	mov	r3, r0
 8013616:	f106 010c 	add.w	r1, r6, #12
 801361a:	4628      	mov	r0, r5
 801361c:	401c      	ands	r4, r3
 801361e:	f7f9 fa73 	bl	800cb08 <ucdr_deserialize_bool>
 8013622:	4004      	ands	r4, r0
 8013624:	e7a9      	b.n	801357a <uxr_deserialize_ObjectVariant+0x2a>
 8013626:	1d31      	adds	r1, r6, #4
 8013628:	4628      	mov	r0, r5
 801362a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801362e:	f7ff bbc3 	b.w	8012db8 <uxr_deserialize_CLIENT_Representation>
 8013632:	1d31      	adds	r1, r6, #4
 8013634:	4628      	mov	r0, r5
 8013636:	f7f9 fa95 	bl	800cb64 <ucdr_deserialize_uint8_t>
 801363a:	4604      	mov	r4, r0
 801363c:	b168      	cbz	r0, 801365a <uxr_deserialize_ObjectVariant+0x10a>
 801363e:	7933      	ldrb	r3, [r6, #4]
 8013640:	2b02      	cmp	r3, #2
 8013642:	d003      	beq.n	801364c <uxr_deserialize_ObjectVariant+0xfc>
 8013644:	2b03      	cmp	r3, #3
 8013646:	d018      	beq.n	801367a <uxr_deserialize_ObjectVariant+0x12a>
 8013648:	2b01      	cmp	r3, #1
 801364a:	d106      	bne.n	801365a <uxr_deserialize_ObjectVariant+0x10a>
 801364c:	68b1      	ldr	r1, [r6, #8]
 801364e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013652:	4628      	mov	r0, r5
 8013654:	f006 f9d0 	bl	80199f8 <ucdr_deserialize_string>
 8013658:	4604      	mov	r4, r0
 801365a:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 801365e:	4628      	mov	r0, r5
 8013660:	f7fa f81c 	bl	800d69c <ucdr_deserialize_int16_t>
 8013664:	4004      	ands	r4, r0
 8013666:	b2e4      	uxtb	r4, r4
 8013668:	e787      	b.n	801357a <uxr_deserialize_ObjectVariant+0x2a>
 801366a:	68b1      	ldr	r1, [r6, #8]
 801366c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013670:	4628      	mov	r0, r5
 8013672:	f006 f9c1 	bl	80199f8 <ucdr_deserialize_string>
 8013676:	4604      	mov	r4, r0
 8013678:	e7af      	b.n	80135da <uxr_deserialize_ObjectVariant+0x8a>
 801367a:	f106 0308 	add.w	r3, r6, #8
 801367e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013682:	f106 010c 	add.w	r1, r6, #12
 8013686:	4628      	mov	r0, r5
 8013688:	f7fd fcf4 	bl	8011074 <ucdr_deserialize_sequence_uint8_t>
 801368c:	4604      	mov	r4, r0
 801368e:	e7e4      	b.n	801365a <uxr_deserialize_ObjectVariant+0x10a>

08013690 <uxr_deserialize_BaseObjectRequest>:
 8013690:	b570      	push	{r4, r5, r6, lr}
 8013692:	2202      	movs	r2, #2
 8013694:	4605      	mov	r5, r0
 8013696:	460e      	mov	r6, r1
 8013698:	f7fd fb9e 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 801369c:	2202      	movs	r2, #2
 801369e:	4604      	mov	r4, r0
 80136a0:	18b1      	adds	r1, r6, r2
 80136a2:	4628      	mov	r0, r5
 80136a4:	f7fd fb98 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 80136a8:	4020      	ands	r0, r4
 80136aa:	b2c0      	uxtb	r0, r0
 80136ac:	bd70      	pop	{r4, r5, r6, pc}
 80136ae:	bf00      	nop

080136b0 <uxr_serialize_ActivityInfoVariant>:
 80136b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80136b4:	460d      	mov	r5, r1
 80136b6:	7809      	ldrb	r1, [r1, #0]
 80136b8:	4606      	mov	r6, r0
 80136ba:	f7f9 fa3d 	bl	800cb38 <ucdr_serialize_uint8_t>
 80136be:	b130      	cbz	r0, 80136ce <uxr_serialize_ActivityInfoVariant+0x1e>
 80136c0:	782b      	ldrb	r3, [r5, #0]
 80136c2:	2b06      	cmp	r3, #6
 80136c4:	d014      	beq.n	80136f0 <uxr_serialize_ActivityInfoVariant+0x40>
 80136c6:	2b0d      	cmp	r3, #13
 80136c8:	d019      	beq.n	80136fe <uxr_serialize_ActivityInfoVariant+0x4e>
 80136ca:	2b05      	cmp	r3, #5
 80136cc:	d001      	beq.n	80136d2 <uxr_serialize_ActivityInfoVariant+0x22>
 80136ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80136d2:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80136d6:	4630      	mov	r0, r6
 80136d8:	f7f9 ff56 	bl	800d588 <ucdr_serialize_int16_t>
 80136dc:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80136e0:	4604      	mov	r4, r0
 80136e2:	4630      	mov	r0, r6
 80136e4:	f7f9 fe88 	bl	800d3f8 <ucdr_serialize_uint64_t>
 80136e8:	4020      	ands	r0, r4
 80136ea:	b2c0      	uxtb	r0, r0
 80136ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80136f0:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80136f4:	4630      	mov	r0, r6
 80136f6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80136fa:	f7f9 bf45 	b.w	800d588 <ucdr_serialize_int16_t>
 80136fe:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8013702:	4630      	mov	r0, r6
 8013704:	f7f9 ff40 	bl	800d588 <ucdr_serialize_int16_t>
 8013708:	68e9      	ldr	r1, [r5, #12]
 801370a:	4681      	mov	r9, r0
 801370c:	4630      	mov	r0, r6
 801370e:	f7f9 fc2f 	bl	800cf70 <ucdr_serialize_uint32_t>
 8013712:	68eb      	ldr	r3, [r5, #12]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d051      	beq.n	80137bc <uxr_serialize_ActivityInfoVariant+0x10c>
 8013718:	b1e8      	cbz	r0, 8013756 <uxr_serialize_ActivityInfoVariant+0xa6>
 801371a:	f105 0714 	add.w	r7, r5, #20
 801371e:	f04f 0800 	mov.w	r8, #0
 8013722:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 8013726:	4630      	mov	r0, r6
 8013728:	f7f9 fa06 	bl	800cb38 <ucdr_serialize_uint8_t>
 801372c:	b198      	cbz	r0, 8013756 <uxr_serialize_ActivityInfoVariant+0xa6>
 801372e:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 8013732:	2b03      	cmp	r3, #3
 8013734:	d839      	bhi.n	80137aa <uxr_serialize_ActivityInfoVariant+0xfa>
 8013736:	e8df f003 	tbb	[pc, r3]
 801373a:	1e2b      	.short	0x1e2b
 801373c:	0211      	.short	0x0211
 801373e:	6839      	ldr	r1, [r7, #0]
 8013740:	4630      	mov	r0, r6
 8013742:	f006 f94b 	bl	80199dc <ucdr_serialize_string>
 8013746:	68eb      	ldr	r3, [r5, #12]
 8013748:	f108 0801 	add.w	r8, r8, #1
 801374c:	4598      	cmp	r8, r3
 801374e:	d231      	bcs.n	80137b4 <uxr_serialize_ActivityInfoVariant+0x104>
 8013750:	3718      	adds	r7, #24
 8013752:	2800      	cmp	r0, #0
 8013754:	d1e5      	bne.n	8013722 <uxr_serialize_ActivityInfoVariant+0x72>
 8013756:	2000      	movs	r0, #0
 8013758:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801375c:	2210      	movs	r2, #16
 801375e:	4639      	mov	r1, r7
 8013760:	4630      	mov	r0, r6
 8013762:	f7fd fad5 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013766:	6939      	ldr	r1, [r7, #16]
 8013768:	4604      	mov	r4, r0
 801376a:	4630      	mov	r0, r6
 801376c:	f7f9 fc00 	bl	800cf70 <ucdr_serialize_uint32_t>
 8013770:	4020      	ands	r0, r4
 8013772:	b2c0      	uxtb	r0, r0
 8013774:	e7e7      	b.n	8013746 <uxr_serialize_ActivityInfoVariant+0x96>
 8013776:	2204      	movs	r2, #4
 8013778:	4639      	mov	r1, r7
 801377a:	4630      	mov	r0, r6
 801377c:	f7fd fac8 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013780:	88b9      	ldrh	r1, [r7, #4]
 8013782:	4604      	mov	r4, r0
 8013784:	4630      	mov	r0, r6
 8013786:	f7f9 fa03 	bl	800cb90 <ucdr_serialize_uint16_t>
 801378a:	4020      	ands	r0, r4
 801378c:	b2c0      	uxtb	r0, r0
 801378e:	e7da      	b.n	8013746 <uxr_serialize_ActivityInfoVariant+0x96>
 8013790:	2202      	movs	r2, #2
 8013792:	4639      	mov	r1, r7
 8013794:	4630      	mov	r0, r6
 8013796:	f7fd fabb 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 801379a:	78b9      	ldrb	r1, [r7, #2]
 801379c:	4604      	mov	r4, r0
 801379e:	4630      	mov	r0, r6
 80137a0:	f7f9 f9ca 	bl	800cb38 <ucdr_serialize_uint8_t>
 80137a4:	4020      	ands	r0, r4
 80137a6:	b2c0      	uxtb	r0, r0
 80137a8:	e7cd      	b.n	8013746 <uxr_serialize_ActivityInfoVariant+0x96>
 80137aa:	68eb      	ldr	r3, [r5, #12]
 80137ac:	f108 0801 	add.w	r8, r8, #1
 80137b0:	4598      	cmp	r8, r3
 80137b2:	d308      	bcc.n	80137c6 <uxr_serialize_ActivityInfoVariant+0x116>
 80137b4:	ea09 0000 	and.w	r0, r9, r0
 80137b8:	b2c0      	uxtb	r0, r0
 80137ba:	e788      	b.n	80136ce <uxr_serialize_ActivityInfoVariant+0x1e>
 80137bc:	ea09 0900 	and.w	r9, r9, r0
 80137c0:	fa5f f089 	uxtb.w	r0, r9
 80137c4:	e783      	b.n	80136ce <uxr_serialize_ActivityInfoVariant+0x1e>
 80137c6:	3718      	adds	r7, #24
 80137c8:	e7ab      	b.n	8013722 <uxr_serialize_ActivityInfoVariant+0x72>
 80137ca:	bf00      	nop

080137cc <uxr_deserialize_BaseObjectReply>:
 80137cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137d0:	2202      	movs	r2, #2
 80137d2:	4606      	mov	r6, r0
 80137d4:	460f      	mov	r7, r1
 80137d6:	f7fd faff 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 80137da:	2202      	movs	r2, #2
 80137dc:	18b9      	adds	r1, r7, r2
 80137de:	4605      	mov	r5, r0
 80137e0:	4630      	mov	r0, r6
 80137e2:	f7fd faf9 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 80137e6:	1d39      	adds	r1, r7, #4
 80137e8:	4680      	mov	r8, r0
 80137ea:	4630      	mov	r0, r6
 80137ec:	f7f9 f9ba 	bl	800cb64 <ucdr_deserialize_uint8_t>
 80137f0:	1d79      	adds	r1, r7, #5
 80137f2:	4604      	mov	r4, r0
 80137f4:	4630      	mov	r0, r6
 80137f6:	f7f9 f9b5 	bl	800cb64 <ucdr_deserialize_uint8_t>
 80137fa:	ea05 0508 	and.w	r5, r5, r8
 80137fe:	402c      	ands	r4, r5
 8013800:	4020      	ands	r0, r4
 8013802:	b2c0      	uxtb	r0, r0
 8013804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013808 <uxr_serialize_ReadSpecification>:
 8013808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801380c:	460d      	mov	r5, r1
 801380e:	7809      	ldrb	r1, [r1, #0]
 8013810:	4606      	mov	r6, r0
 8013812:	f7f9 f991 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013816:	7869      	ldrb	r1, [r5, #1]
 8013818:	4604      	mov	r4, r0
 801381a:	4630      	mov	r0, r6
 801381c:	f7f9 f98c 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013820:	78a9      	ldrb	r1, [r5, #2]
 8013822:	4004      	ands	r4, r0
 8013824:	4630      	mov	r0, r6
 8013826:	f7f9 f959 	bl	800cadc <ucdr_serialize_bool>
 801382a:	78ab      	ldrb	r3, [r5, #2]
 801382c:	b2e4      	uxtb	r4, r4
 801382e:	4004      	ands	r4, r0
 8013830:	b94b      	cbnz	r3, 8013846 <uxr_serialize_ReadSpecification+0x3e>
 8013832:	7a29      	ldrb	r1, [r5, #8]
 8013834:	4630      	mov	r0, r6
 8013836:	f7f9 f951 	bl	800cadc <ucdr_serialize_bool>
 801383a:	7a2b      	ldrb	r3, [r5, #8]
 801383c:	4004      	ands	r4, r0
 801383e:	b943      	cbnz	r3, 8013852 <uxr_serialize_ReadSpecification+0x4a>
 8013840:	4620      	mov	r0, r4
 8013842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013846:	6869      	ldr	r1, [r5, #4]
 8013848:	4630      	mov	r0, r6
 801384a:	f006 f8c7 	bl	80199dc <ucdr_serialize_string>
 801384e:	4004      	ands	r4, r0
 8013850:	e7ef      	b.n	8013832 <uxr_serialize_ReadSpecification+0x2a>
 8013852:	8969      	ldrh	r1, [r5, #10]
 8013854:	4630      	mov	r0, r6
 8013856:	f7f9 f99b 	bl	800cb90 <ucdr_serialize_uint16_t>
 801385a:	89a9      	ldrh	r1, [r5, #12]
 801385c:	4607      	mov	r7, r0
 801385e:	4630      	mov	r0, r6
 8013860:	f7f9 f996 	bl	800cb90 <ucdr_serialize_uint16_t>
 8013864:	89e9      	ldrh	r1, [r5, #14]
 8013866:	4007      	ands	r7, r0
 8013868:	4630      	mov	r0, r6
 801386a:	f7f9 f991 	bl	800cb90 <ucdr_serialize_uint16_t>
 801386e:	8a29      	ldrh	r1, [r5, #16]
 8013870:	4680      	mov	r8, r0
 8013872:	4630      	mov	r0, r6
 8013874:	f7f9 f98c 	bl	800cb90 <ucdr_serialize_uint16_t>
 8013878:	b2ff      	uxtb	r7, r7
 801387a:	ea04 0507 	and.w	r5, r4, r7
 801387e:	ea05 0508 	and.w	r5, r5, r8
 8013882:	ea00 0405 	and.w	r4, r0, r5
 8013886:	4620      	mov	r0, r4
 8013888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801388c <uxr_serialize_CREATE_CLIENT_Payload>:
 801388c:	f7ff ba3a 	b.w	8012d04 <uxr_serialize_CLIENT_Representation>

08013890 <uxr_serialize_CREATE_Payload>:
 8013890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013892:	2202      	movs	r2, #2
 8013894:	4606      	mov	r6, r0
 8013896:	460d      	mov	r5, r1
 8013898:	f7fd fa3a 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 801389c:	2202      	movs	r2, #2
 801389e:	18a9      	adds	r1, r5, r2
 80138a0:	4604      	mov	r4, r0
 80138a2:	4630      	mov	r0, r6
 80138a4:	f7fd fa34 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 80138a8:	7929      	ldrb	r1, [r5, #4]
 80138aa:	4607      	mov	r7, r0
 80138ac:	4630      	mov	r0, r6
 80138ae:	f7f9 f943 	bl	800cb38 <ucdr_serialize_uint8_t>
 80138b2:	b170      	cbz	r0, 80138d2 <uxr_serialize_CREATE_Payload+0x42>
 80138b4:	792b      	ldrb	r3, [r5, #4]
 80138b6:	403c      	ands	r4, r7
 80138b8:	3b01      	subs	r3, #1
 80138ba:	b2e4      	uxtb	r4, r4
 80138bc:	2b0d      	cmp	r3, #13
 80138be:	d809      	bhi.n	80138d4 <uxr_serialize_CREATE_Payload+0x44>
 80138c0:	e8df f003 	tbb	[pc, r3]
 80138c4:	23230a3e 	.word	0x23230a3e
 80138c8:	0a0a0a0a 	.word	0x0a0a0a0a
 80138cc:	12121208 	.word	0x12121208
 80138d0:	5f58      	.short	0x5f58
 80138d2:	2400      	movs	r4, #0
 80138d4:	4620      	mov	r0, r4
 80138d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138d8:	f105 0108 	add.w	r1, r5, #8
 80138dc:	4630      	mov	r0, r6
 80138de:	f7ff fb19 	bl	8012f14 <uxr_serialize_DATAWRITER_Representation>
 80138e2:	4004      	ands	r4, r0
 80138e4:	4620      	mov	r0, r4
 80138e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138e8:	7a29      	ldrb	r1, [r5, #8]
 80138ea:	4630      	mov	r0, r6
 80138ec:	f7f9 f924 	bl	800cb38 <ucdr_serialize_uint8_t>
 80138f0:	2800      	cmp	r0, #0
 80138f2:	d0ee      	beq.n	80138d2 <uxr_serialize_CREATE_Payload+0x42>
 80138f4:	7a2b      	ldrb	r3, [r5, #8]
 80138f6:	2b01      	cmp	r3, #1
 80138f8:	d001      	beq.n	80138fe <uxr_serialize_CREATE_Payload+0x6e>
 80138fa:	2b02      	cmp	r3, #2
 80138fc:	d1ea      	bne.n	80138d4 <uxr_serialize_CREATE_Payload+0x44>
 80138fe:	68e9      	ldr	r1, [r5, #12]
 8013900:	4630      	mov	r0, r6
 8013902:	f006 f86b 	bl	80199dc <ucdr_serialize_string>
 8013906:	4004      	ands	r4, r0
 8013908:	e7e4      	b.n	80138d4 <uxr_serialize_CREATE_Payload+0x44>
 801390a:	7a29      	ldrb	r1, [r5, #8]
 801390c:	4630      	mov	r0, r6
 801390e:	f7f9 f913 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013912:	4607      	mov	r7, r0
 8013914:	b158      	cbz	r0, 801392e <uxr_serialize_CREATE_Payload+0x9e>
 8013916:	7a2b      	ldrb	r3, [r5, #8]
 8013918:	2b02      	cmp	r3, #2
 801391a:	d039      	beq.n	8013990 <uxr_serialize_CREATE_Payload+0x100>
 801391c:	2b03      	cmp	r3, #3
 801391e:	d106      	bne.n	801392e <uxr_serialize_CREATE_Payload+0x9e>
 8013920:	68ea      	ldr	r2, [r5, #12]
 8013922:	f105 0110 	add.w	r1, r5, #16
 8013926:	4630      	mov	r0, r6
 8013928:	f7fd fb92 	bl	8011050 <ucdr_serialize_sequence_uint8_t>
 801392c:	4607      	mov	r7, r0
 801392e:	2202      	movs	r2, #2
 8013930:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 8013934:	4630      	mov	r0, r6
 8013936:	f7fd f9eb 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 801393a:	4038      	ands	r0, r7
 801393c:	4004      	ands	r4, r0
 801393e:	e7c9      	b.n	80138d4 <uxr_serialize_CREATE_Payload+0x44>
 8013940:	7a29      	ldrb	r1, [r5, #8]
 8013942:	4630      	mov	r0, r6
 8013944:	f7f9 f8f8 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013948:	4607      	mov	r7, r0
 801394a:	b158      	cbz	r0, 8013964 <uxr_serialize_CREATE_Payload+0xd4>
 801394c:	7a2b      	ldrb	r3, [r5, #8]
 801394e:	2b02      	cmp	r3, #2
 8013950:	d003      	beq.n	801395a <uxr_serialize_CREATE_Payload+0xca>
 8013952:	2b03      	cmp	r3, #3
 8013954:	d022      	beq.n	801399c <uxr_serialize_CREATE_Payload+0x10c>
 8013956:	2b01      	cmp	r3, #1
 8013958:	d104      	bne.n	8013964 <uxr_serialize_CREATE_Payload+0xd4>
 801395a:	68e9      	ldr	r1, [r5, #12]
 801395c:	4630      	mov	r0, r6
 801395e:	f006 f83d 	bl	80199dc <ucdr_serialize_string>
 8013962:	4607      	mov	r7, r0
 8013964:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 8013968:	4630      	mov	r0, r6
 801396a:	f7f9 fe0d 	bl	800d588 <ucdr_serialize_int16_t>
 801396e:	4038      	ands	r0, r7
 8013970:	4004      	ands	r4, r0
 8013972:	e7af      	b.n	80138d4 <uxr_serialize_CREATE_Payload+0x44>
 8013974:	f105 0108 	add.w	r1, r5, #8
 8013978:	4630      	mov	r0, r6
 801397a:	f7ff fa81 	bl	8012e80 <uxr_serialize_AGENT_Representation>
 801397e:	4004      	ands	r4, r0
 8013980:	e7a8      	b.n	80138d4 <uxr_serialize_CREATE_Payload+0x44>
 8013982:	f105 0108 	add.w	r1, r5, #8
 8013986:	4630      	mov	r0, r6
 8013988:	f7ff f9bc 	bl	8012d04 <uxr_serialize_CLIENT_Representation>
 801398c:	4004      	ands	r4, r0
 801398e:	e7a1      	b.n	80138d4 <uxr_serialize_CREATE_Payload+0x44>
 8013990:	68e9      	ldr	r1, [r5, #12]
 8013992:	4630      	mov	r0, r6
 8013994:	f006 f822 	bl	80199dc <ucdr_serialize_string>
 8013998:	4607      	mov	r7, r0
 801399a:	e7c8      	b.n	801392e <uxr_serialize_CREATE_Payload+0x9e>
 801399c:	68ea      	ldr	r2, [r5, #12]
 801399e:	f105 0110 	add.w	r1, r5, #16
 80139a2:	4630      	mov	r0, r6
 80139a4:	f7fd fb54 	bl	8011050 <ucdr_serialize_sequence_uint8_t>
 80139a8:	4607      	mov	r7, r0
 80139aa:	e7db      	b.n	8013964 <uxr_serialize_CREATE_Payload+0xd4>

080139ac <uxr_deserialize_GET_INFO_Payload>:
 80139ac:	b570      	push	{r4, r5, r6, lr}
 80139ae:	2202      	movs	r2, #2
 80139b0:	4605      	mov	r5, r0
 80139b2:	460e      	mov	r6, r1
 80139b4:	f7fd fa10 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 80139b8:	2202      	movs	r2, #2
 80139ba:	18b1      	adds	r1, r6, r2
 80139bc:	4604      	mov	r4, r0
 80139be:	4628      	mov	r0, r5
 80139c0:	f7fd fa0a 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 80139c4:	1d31      	adds	r1, r6, #4
 80139c6:	4004      	ands	r4, r0
 80139c8:	4628      	mov	r0, r5
 80139ca:	f7f9 fbfb 	bl	800d1c4 <ucdr_deserialize_uint32_t>
 80139ce:	b2e4      	uxtb	r4, r4
 80139d0:	4020      	ands	r0, r4
 80139d2:	bd70      	pop	{r4, r5, r6, pc}

080139d4 <uxr_serialize_DELETE_Payload>:
 80139d4:	b570      	push	{r4, r5, r6, lr}
 80139d6:	2202      	movs	r2, #2
 80139d8:	4605      	mov	r5, r0
 80139da:	460e      	mov	r6, r1
 80139dc:	f7fd f998 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 80139e0:	2202      	movs	r2, #2
 80139e2:	4604      	mov	r4, r0
 80139e4:	18b1      	adds	r1, r6, r2
 80139e6:	4628      	mov	r0, r5
 80139e8:	f7fd f992 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 80139ec:	4020      	ands	r0, r4
 80139ee:	b2c0      	uxtb	r0, r0
 80139f0:	bd70      	pop	{r4, r5, r6, pc}
 80139f2:	bf00      	nop

080139f4 <uxr_deserialize_STATUS_AGENT_Payload>:
 80139f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80139f8:	4605      	mov	r5, r0
 80139fa:	460e      	mov	r6, r1
 80139fc:	f7f9 f8b2 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8013a00:	1c71      	adds	r1, r6, #1
 8013a02:	4604      	mov	r4, r0
 8013a04:	4628      	mov	r0, r5
 8013a06:	f7f9 f8ad 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8013a0a:	2204      	movs	r2, #4
 8013a0c:	18b1      	adds	r1, r6, r2
 8013a0e:	4681      	mov	r9, r0
 8013a10:	4628      	mov	r0, r5
 8013a12:	f7fd f9e1 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013a16:	f106 0108 	add.w	r1, r6, #8
 8013a1a:	4680      	mov	r8, r0
 8013a1c:	2202      	movs	r2, #2
 8013a1e:	4628      	mov	r0, r5
 8013a20:	f7fd f9da 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013a24:	2202      	movs	r2, #2
 8013a26:	f106 010a 	add.w	r1, r6, #10
 8013a2a:	4607      	mov	r7, r0
 8013a2c:	4628      	mov	r0, r5
 8013a2e:	f7fd f9d3 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013a32:	ea04 0409 	and.w	r4, r4, r9
 8013a36:	4603      	mov	r3, r0
 8013a38:	f106 010c 	add.w	r1, r6, #12
 8013a3c:	4628      	mov	r0, r5
 8013a3e:	b2e4      	uxtb	r4, r4
 8013a40:	461d      	mov	r5, r3
 8013a42:	ea04 0408 	and.w	r4, r4, r8
 8013a46:	f7f9 f85f 	bl	800cb08 <ucdr_deserialize_bool>
 8013a4a:	4027      	ands	r7, r4
 8013a4c:	403d      	ands	r5, r7
 8013a4e:	4028      	ands	r0, r5
 8013a50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013a54 <uxr_deserialize_STATUS_Payload>:
 8013a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a58:	2202      	movs	r2, #2
 8013a5a:	4606      	mov	r6, r0
 8013a5c:	460f      	mov	r7, r1
 8013a5e:	f7fd f9bb 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013a62:	2202      	movs	r2, #2
 8013a64:	18b9      	adds	r1, r7, r2
 8013a66:	4605      	mov	r5, r0
 8013a68:	4630      	mov	r0, r6
 8013a6a:	f7fd f9b5 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013a6e:	1d39      	adds	r1, r7, #4
 8013a70:	4680      	mov	r8, r0
 8013a72:	4630      	mov	r0, r6
 8013a74:	f7f9 f876 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8013a78:	1d79      	adds	r1, r7, #5
 8013a7a:	4604      	mov	r4, r0
 8013a7c:	4630      	mov	r0, r6
 8013a7e:	f7f9 f871 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8013a82:	ea05 0508 	and.w	r5, r5, r8
 8013a86:	402c      	ands	r4, r5
 8013a88:	4020      	ands	r0, r4
 8013a8a:	b2c0      	uxtb	r0, r0
 8013a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013a90 <uxr_serialize_INFO_Payload>:
 8013a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a94:	2202      	movs	r2, #2
 8013a96:	460c      	mov	r4, r1
 8013a98:	4605      	mov	r5, r0
 8013a9a:	f7fd f939 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013a9e:	2202      	movs	r2, #2
 8013aa0:	18a1      	adds	r1, r4, r2
 8013aa2:	4680      	mov	r8, r0
 8013aa4:	4628      	mov	r0, r5
 8013aa6:	f7fd f933 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013aaa:	7921      	ldrb	r1, [r4, #4]
 8013aac:	4607      	mov	r7, r0
 8013aae:	4628      	mov	r0, r5
 8013ab0:	f7f9 f842 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013ab4:	7961      	ldrb	r1, [r4, #5]
 8013ab6:	4606      	mov	r6, r0
 8013ab8:	4628      	mov	r0, r5
 8013aba:	f7f9 f83d 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013abe:	ea08 0807 	and.w	r8, r8, r7
 8013ac2:	ea06 0608 	and.w	r6, r6, r8
 8013ac6:	ea00 0706 	and.w	r7, r0, r6
 8013aca:	7a21      	ldrb	r1, [r4, #8]
 8013acc:	4628      	mov	r0, r5
 8013ace:	f7f9 f805 	bl	800cadc <ucdr_serialize_bool>
 8013ad2:	7a23      	ldrb	r3, [r4, #8]
 8013ad4:	b2ff      	uxtb	r7, r7
 8013ad6:	4606      	mov	r6, r0
 8013ad8:	b96b      	cbnz	r3, 8013af6 <uxr_serialize_INFO_Payload+0x66>
 8013ada:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8013ade:	4628      	mov	r0, r5
 8013ae0:	f7f8 fffc 	bl	800cadc <ucdr_serialize_bool>
 8013ae4:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8013ae8:	4030      	ands	r0, r6
 8013aea:	b2c6      	uxtb	r6, r0
 8013aec:	b983      	cbnz	r3, 8013b10 <uxr_serialize_INFO_Payload+0x80>
 8013aee:	ea06 0007 	and.w	r0, r6, r7
 8013af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013af6:	7b21      	ldrb	r1, [r4, #12]
 8013af8:	4628      	mov	r0, r5
 8013afa:	f7f9 f81d 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013afe:	b188      	cbz	r0, 8013b24 <uxr_serialize_INFO_Payload+0x94>
 8013b00:	f104 010c 	add.w	r1, r4, #12
 8013b04:	4628      	mov	r0, r5
 8013b06:	f7ff fa2d 	bl	8012f64 <uxr_serialize_ObjectVariant.part.0>
 8013b0a:	4030      	ands	r0, r6
 8013b0c:	b2c6      	uxtb	r6, r0
 8013b0e:	e7e4      	b.n	8013ada <uxr_serialize_INFO_Payload+0x4a>
 8013b10:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8013b14:	4628      	mov	r0, r5
 8013b16:	f7ff fdcb 	bl	80136b0 <uxr_serialize_ActivityInfoVariant>
 8013b1a:	4006      	ands	r6, r0
 8013b1c:	ea06 0007 	and.w	r0, r6, r7
 8013b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b24:	4606      	mov	r6, r0
 8013b26:	e7d8      	b.n	8013ada <uxr_serialize_INFO_Payload+0x4a>

08013b28 <uxr_serialize_READ_DATA_Payload>:
 8013b28:	b570      	push	{r4, r5, r6, lr}
 8013b2a:	2202      	movs	r2, #2
 8013b2c:	4605      	mov	r5, r0
 8013b2e:	460e      	mov	r6, r1
 8013b30:	f7fd f8ee 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013b34:	2202      	movs	r2, #2
 8013b36:	18b1      	adds	r1, r6, r2
 8013b38:	4604      	mov	r4, r0
 8013b3a:	4628      	mov	r0, r5
 8013b3c:	f7fd f8e8 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013b40:	1d31      	adds	r1, r6, #4
 8013b42:	4004      	ands	r4, r0
 8013b44:	4628      	mov	r0, r5
 8013b46:	f7ff fe5f 	bl	8013808 <uxr_serialize_ReadSpecification>
 8013b4a:	b2e4      	uxtb	r4, r4
 8013b4c:	4020      	ands	r0, r4
 8013b4e:	bd70      	pop	{r4, r5, r6, pc}

08013b50 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013b50:	b570      	push	{r4, r5, r6, lr}
 8013b52:	2202      	movs	r2, #2
 8013b54:	4605      	mov	r5, r0
 8013b56:	460e      	mov	r6, r1
 8013b58:	f7fd f8da 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013b5c:	2202      	movs	r2, #2
 8013b5e:	4604      	mov	r4, r0
 8013b60:	18b1      	adds	r1, r6, r2
 8013b62:	4628      	mov	r0, r5
 8013b64:	f7fd f8d4 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013b68:	4020      	ands	r0, r4
 8013b6a:	b2c0      	uxtb	r0, r0
 8013b6c:	bd70      	pop	{r4, r5, r6, pc}
 8013b6e:	bf00      	nop

08013b70 <uxr_serialize_ACKNACK_Payload>:
 8013b70:	b570      	push	{r4, r5, r6, lr}
 8013b72:	460c      	mov	r4, r1
 8013b74:	460e      	mov	r6, r1
 8013b76:	f834 1b02 	ldrh.w	r1, [r4], #2
 8013b7a:	4605      	mov	r5, r0
 8013b7c:	f7f9 f808 	bl	800cb90 <ucdr_serialize_uint16_t>
 8013b80:	2202      	movs	r2, #2
 8013b82:	4621      	mov	r1, r4
 8013b84:	4604      	mov	r4, r0
 8013b86:	4628      	mov	r0, r5
 8013b88:	f7fd f8c2 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013b8c:	7931      	ldrb	r1, [r6, #4]
 8013b8e:	4004      	ands	r4, r0
 8013b90:	4628      	mov	r0, r5
 8013b92:	f7f8 ffd1 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013b96:	b2e4      	uxtb	r4, r4
 8013b98:	4020      	ands	r0, r4
 8013b9a:	bd70      	pop	{r4, r5, r6, pc}

08013b9c <uxr_deserialize_ACKNACK_Payload>:
 8013b9c:	b570      	push	{r4, r5, r6, lr}
 8013b9e:	4605      	mov	r5, r0
 8013ba0:	460e      	mov	r6, r1
 8013ba2:	f7f9 f8f9 	bl	800cd98 <ucdr_deserialize_uint16_t>
 8013ba6:	2202      	movs	r2, #2
 8013ba8:	18b1      	adds	r1, r6, r2
 8013baa:	4604      	mov	r4, r0
 8013bac:	4628      	mov	r0, r5
 8013bae:	f7fd f913 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013bb2:	1d31      	adds	r1, r6, #4
 8013bb4:	4004      	ands	r4, r0
 8013bb6:	4628      	mov	r0, r5
 8013bb8:	f7f8 ffd4 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8013bbc:	b2e4      	uxtb	r4, r4
 8013bbe:	4020      	ands	r0, r4
 8013bc0:	bd70      	pop	{r4, r5, r6, pc}
 8013bc2:	bf00      	nop

08013bc4 <uxr_serialize_HEARTBEAT_Payload>:
 8013bc4:	b570      	push	{r4, r5, r6, lr}
 8013bc6:	460d      	mov	r5, r1
 8013bc8:	8809      	ldrh	r1, [r1, #0]
 8013bca:	4606      	mov	r6, r0
 8013bcc:	f7f8 ffe0 	bl	800cb90 <ucdr_serialize_uint16_t>
 8013bd0:	8869      	ldrh	r1, [r5, #2]
 8013bd2:	4604      	mov	r4, r0
 8013bd4:	4630      	mov	r0, r6
 8013bd6:	f7f8 ffdb 	bl	800cb90 <ucdr_serialize_uint16_t>
 8013bda:	7929      	ldrb	r1, [r5, #4]
 8013bdc:	4004      	ands	r4, r0
 8013bde:	4630      	mov	r0, r6
 8013be0:	f7f8 ffaa 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013be4:	b2e4      	uxtb	r4, r4
 8013be6:	4020      	ands	r0, r4
 8013be8:	bd70      	pop	{r4, r5, r6, pc}
 8013bea:	bf00      	nop

08013bec <uxr_deserialize_HEARTBEAT_Payload>:
 8013bec:	b570      	push	{r4, r5, r6, lr}
 8013bee:	4605      	mov	r5, r0
 8013bf0:	460e      	mov	r6, r1
 8013bf2:	f7f9 f8d1 	bl	800cd98 <ucdr_deserialize_uint16_t>
 8013bf6:	1cb1      	adds	r1, r6, #2
 8013bf8:	4604      	mov	r4, r0
 8013bfa:	4628      	mov	r0, r5
 8013bfc:	f7f9 f8cc 	bl	800cd98 <ucdr_deserialize_uint16_t>
 8013c00:	1d31      	adds	r1, r6, #4
 8013c02:	4004      	ands	r4, r0
 8013c04:	4628      	mov	r0, r5
 8013c06:	f7f8 ffad 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8013c0a:	b2e4      	uxtb	r4, r4
 8013c0c:	4020      	ands	r0, r4
 8013c0e:	bd70      	pop	{r4, r5, r6, pc}

08013c10 <uxr_serialize_TIMESTAMP_Payload>:
 8013c10:	b570      	push	{r4, r5, r6, lr}
 8013c12:	460d      	mov	r5, r1
 8013c14:	6809      	ldr	r1, [r1, #0]
 8013c16:	4606      	mov	r6, r0
 8013c18:	f7f9 fdbc 	bl	800d794 <ucdr_serialize_int32_t>
 8013c1c:	6869      	ldr	r1, [r5, #4]
 8013c1e:	4604      	mov	r4, r0
 8013c20:	4630      	mov	r0, r6
 8013c22:	f7f9 f9a5 	bl	800cf70 <ucdr_serialize_uint32_t>
 8013c26:	4020      	ands	r0, r4
 8013c28:	b2c0      	uxtb	r0, r0
 8013c2a:	bd70      	pop	{r4, r5, r6, pc}

08013c2c <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8013c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c30:	4605      	mov	r5, r0
 8013c32:	460e      	mov	r6, r1
 8013c34:	f7f9 fe48 	bl	800d8c8 <ucdr_deserialize_int32_t>
 8013c38:	1d31      	adds	r1, r6, #4
 8013c3a:	4607      	mov	r7, r0
 8013c3c:	4628      	mov	r0, r5
 8013c3e:	f7f9 fac1 	bl	800d1c4 <ucdr_deserialize_uint32_t>
 8013c42:	f106 0108 	add.w	r1, r6, #8
 8013c46:	4680      	mov	r8, r0
 8013c48:	4628      	mov	r0, r5
 8013c4a:	f7f9 fe3d 	bl	800d8c8 <ucdr_deserialize_int32_t>
 8013c4e:	f106 010c 	add.w	r1, r6, #12
 8013c52:	4604      	mov	r4, r0
 8013c54:	4628      	mov	r0, r5
 8013c56:	f7f9 fab5 	bl	800d1c4 <ucdr_deserialize_uint32_t>
 8013c5a:	ea07 0708 	and.w	r7, r7, r8
 8013c5e:	403c      	ands	r4, r7
 8013c60:	f106 0110 	add.w	r1, r6, #16
 8013c64:	4004      	ands	r4, r0
 8013c66:	4628      	mov	r0, r5
 8013c68:	f7f9 fe2e 	bl	800d8c8 <ucdr_deserialize_int32_t>
 8013c6c:	f106 0114 	add.w	r1, r6, #20
 8013c70:	4607      	mov	r7, r0
 8013c72:	4628      	mov	r0, r5
 8013c74:	f7f9 faa6 	bl	800d1c4 <ucdr_deserialize_uint32_t>
 8013c78:	b2e4      	uxtb	r4, r4
 8013c7a:	403c      	ands	r4, r7
 8013c7c:	4020      	ands	r0, r4
 8013c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c82:	bf00      	nop

08013c84 <uxr_serialize_SampleIdentity>:
 8013c84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c88:	220c      	movs	r2, #12
 8013c8a:	4604      	mov	r4, r0
 8013c8c:	460d      	mov	r5, r1
 8013c8e:	f7fd f83f 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013c92:	2203      	movs	r2, #3
 8013c94:	f105 010c 	add.w	r1, r5, #12
 8013c98:	4680      	mov	r8, r0
 8013c9a:	4620      	mov	r0, r4
 8013c9c:	f7fd f838 	bl	8010d10 <ucdr_serialize_array_uint8_t>
 8013ca0:	7be9      	ldrb	r1, [r5, #15]
 8013ca2:	4681      	mov	r9, r0
 8013ca4:	4620      	mov	r0, r4
 8013ca6:	f7f8 ff47 	bl	800cb38 <ucdr_serialize_uint8_t>
 8013caa:	6929      	ldr	r1, [r5, #16]
 8013cac:	4607      	mov	r7, r0
 8013cae:	4620      	mov	r0, r4
 8013cb0:	f7f9 fd70 	bl	800d794 <ucdr_serialize_int32_t>
 8013cb4:	6969      	ldr	r1, [r5, #20]
 8013cb6:	4606      	mov	r6, r0
 8013cb8:	4620      	mov	r0, r4
 8013cba:	f7f9 f959 	bl	800cf70 <ucdr_serialize_uint32_t>
 8013cbe:	ea08 0809 	and.w	r8, r8, r9
 8013cc2:	ea07 0708 	and.w	r7, r7, r8
 8013cc6:	403e      	ands	r6, r7
 8013cc8:	4030      	ands	r0, r6
 8013cca:	b2c0      	uxtb	r0, r0
 8013ccc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013cd0 <uxr_deserialize_SampleIdentity>:
 8013cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013cd4:	220c      	movs	r2, #12
 8013cd6:	4604      	mov	r4, r0
 8013cd8:	460d      	mov	r5, r1
 8013cda:	f7fd f87d 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013cde:	2203      	movs	r2, #3
 8013ce0:	f105 010c 	add.w	r1, r5, #12
 8013ce4:	4680      	mov	r8, r0
 8013ce6:	4620      	mov	r0, r4
 8013ce8:	f7fd f876 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 8013cec:	f105 010f 	add.w	r1, r5, #15
 8013cf0:	4681      	mov	r9, r0
 8013cf2:	4620      	mov	r0, r4
 8013cf4:	f7f8 ff36 	bl	800cb64 <ucdr_deserialize_uint8_t>
 8013cf8:	f105 0110 	add.w	r1, r5, #16
 8013cfc:	4607      	mov	r7, r0
 8013cfe:	4620      	mov	r0, r4
 8013d00:	f7f9 fde2 	bl	800d8c8 <ucdr_deserialize_int32_t>
 8013d04:	f105 0114 	add.w	r1, r5, #20
 8013d08:	4606      	mov	r6, r0
 8013d0a:	4620      	mov	r0, r4
 8013d0c:	f7f9 fa5a 	bl	800d1c4 <ucdr_deserialize_uint32_t>
 8013d10:	ea08 0809 	and.w	r8, r8, r9
 8013d14:	ea07 0708 	and.w	r7, r7, r8
 8013d18:	403e      	ands	r6, r7
 8013d1a:	4030      	ands	r0, r6
 8013d1c:	b2c0      	uxtb	r0, r0
 8013d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013d22:	bf00      	nop

08013d24 <nav_msgs__msg__Odometry__get_type_hash>:
 8013d24:	4800      	ldr	r0, [pc, #0]	@ (8013d28 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 8013d26:	4770      	bx	lr
 8013d28:	20000c70 	.word	0x20000c70

08013d2c <nav_msgs__msg__Odometry__get_type_description>:
 8013d2c:	b570      	push	{r4, r5, r6, lr}
 8013d2e:	4e2c      	ldr	r6, [pc, #176]	@ (8013de0 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8013d30:	7835      	ldrb	r5, [r6, #0]
 8013d32:	b10d      	cbz	r5, 8013d38 <nav_msgs__msg__Odometry__get_type_description+0xc>
 8013d34:	482b      	ldr	r0, [pc, #172]	@ (8013de4 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8013d36:	bd70      	pop	{r4, r5, r6, pc}
 8013d38:	4628      	mov	r0, r5
 8013d3a:	f005 f94b 	bl	8018fd4 <builtin_interfaces__msg__Time__get_type_description>
 8013d3e:	300c      	adds	r0, #12
 8013d40:	c807      	ldmia	r0, {r0, r1, r2}
 8013d42:	4c29      	ldr	r4, [pc, #164]	@ (8013de8 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8013d44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013d48:	4628      	mov	r0, r5
 8013d4a:	f005 f979 	bl	8019040 <geometry_msgs__msg__Point__get_type_description>
 8013d4e:	300c      	adds	r0, #12
 8013d50:	c807      	ldmia	r0, {r0, r1, r2}
 8013d52:	f104 0318 	add.w	r3, r4, #24
 8013d56:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013d5a:	4628      	mov	r0, r5
 8013d5c:	f005 f9a0 	bl	80190a0 <geometry_msgs__msg__Pose__get_type_description>
 8013d60:	300c      	adds	r0, #12
 8013d62:	c807      	ldmia	r0, {r0, r1, r2}
 8013d64:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8013d68:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013d6c:	4628      	mov	r0, r5
 8013d6e:	f005 f9f7 	bl	8019160 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8013d72:	300c      	adds	r0, #12
 8013d74:	c807      	ldmia	r0, {r0, r1, r2}
 8013d76:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8013d7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013d7e:	4628      	mov	r0, r5
 8013d80:	f005 fa78 	bl	8019274 <geometry_msgs__msg__Quaternion__get_type_description>
 8013d84:	300c      	adds	r0, #12
 8013d86:	c807      	ldmia	r0, {r0, r1, r2}
 8013d88:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8013d8c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013d90:	4628      	mov	r0, r5
 8013d92:	f7fc fcab 	bl	80106ec <geometry_msgs__msg__Twist__get_type_description>
 8013d96:	300c      	adds	r0, #12
 8013d98:	c807      	ldmia	r0, {r0, r1, r2}
 8013d9a:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 8013d9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013da2:	4628      	mov	r0, r5
 8013da4:	f005 fbca 	bl	801953c <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 8013da8:	300c      	adds	r0, #12
 8013daa:	c807      	ldmia	r0, {r0, r1, r2}
 8013dac:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 8013db0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013db4:	4628      	mov	r0, r5
 8013db6:	f7fc fd0d 	bl	80107d4 <geometry_msgs__msg__Vector3__get_type_description>
 8013dba:	300c      	adds	r0, #12
 8013dbc:	c807      	ldmia	r0, {r0, r1, r2}
 8013dbe:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 8013dc2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013dc6:	4628      	mov	r0, r5
 8013dc8:	f004 ffc0 	bl	8018d4c <std_msgs__msg__Header__get_type_description>
 8013dcc:	300c      	adds	r0, #12
 8013dce:	c807      	ldmia	r0, {r0, r1, r2}
 8013dd0:	34c0      	adds	r4, #192	@ 0xc0
 8013dd2:	2301      	movs	r3, #1
 8013dd4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013dd8:	7033      	strb	r3, [r6, #0]
 8013dda:	4802      	ldr	r0, [pc, #8]	@ (8013de4 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8013ddc:	bd70      	pop	{r4, r5, r6, pc}
 8013dde:	bf00      	nop
 8013de0:	200111d5 	.word	0x200111d5
 8013de4:	08020254 	.word	0x08020254
 8013de8:	20000f2c 	.word	0x20000f2c

08013dec <nav_msgs__msg__Odometry__get_type_description_sources>:
 8013dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dee:	4d4c      	ldr	r5, [pc, #304]	@ (8013f20 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 8013df0:	782e      	ldrb	r6, [r5, #0]
 8013df2:	b10e      	cbz	r6, 8013df8 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 8013df4:	484b      	ldr	r0, [pc, #300]	@ (8013f24 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8013df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013df8:	4f4b      	ldr	r7, [pc, #300]	@ (8013f28 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 8013dfa:	4c4c      	ldr	r4, [pc, #304]	@ (8013f2c <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 8013dfc:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013dfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013e00:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013e02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013e04:	683b      	ldr	r3, [r7, #0]
 8013e06:	4627      	mov	r7, r4
 8013e08:	4630      	mov	r0, r6
 8013e0a:	f847 3b04 	str.w	r3, [r7], #4
 8013e0e:	f005 f8ed 	bl	8018fec <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8013e12:	4684      	mov	ip, r0
 8013e14:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e18:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e1a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e1e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e20:	4630      	mov	r0, r6
 8013e22:	f8dc 3000 	ldr.w	r3, [ip]
 8013e26:	603b      	str	r3, [r7, #0]
 8013e28:	f005 f916 	bl	8019058 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8013e2c:	4684      	mov	ip, r0
 8013e2e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e32:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8013e36:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e38:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e3c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e3e:	4630      	mov	r0, r6
 8013e40:	f8dc 3000 	ldr.w	r3, [ip]
 8013e44:	603b      	str	r3, [r7, #0]
 8013e46:	f005 f94b 	bl	80190e0 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8013e4a:	4684      	mov	ip, r0
 8013e4c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e50:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8013e54:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e56:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e5a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e5c:	4630      	mov	r0, r6
 8013e5e:	f8dc 3000 	ldr.w	r3, [ip]
 8013e62:	603b      	str	r3, [r7, #0]
 8013e64:	f005 f9a6 	bl	80191b4 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8013e68:	4684      	mov	ip, r0
 8013e6a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e6e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8013e72:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e74:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e78:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e7a:	4630      	mov	r0, r6
 8013e7c:	f8dc 3000 	ldr.w	r3, [ip]
 8013e80:	603b      	str	r3, [r7, #0]
 8013e82:	f005 fa03 	bl	801928c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8013e86:	4684      	mov	ip, r0
 8013e88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e8c:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8013e90:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e92:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e96:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013e98:	4630      	mov	r0, r6
 8013e9a:	f8dc 3000 	ldr.w	r3, [ip]
 8013e9e:	603b      	str	r3, [r7, #0]
 8013ea0:	f7fc fc3c 	bl	801071c <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8013ea4:	4684      	mov	ip, r0
 8013ea6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013eaa:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 8013eae:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013eb0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013eb4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013eb6:	4630      	mov	r0, r6
 8013eb8:	f8dc 3000 	ldr.w	r3, [ip]
 8013ebc:	603b      	str	r3, [r7, #0]
 8013ebe:	f005 fb5d 	bl	801957c <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 8013ec2:	4684      	mov	ip, r0
 8013ec4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013ec8:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 8013ecc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013ece:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013ed2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013ed4:	4630      	mov	r0, r6
 8013ed6:	f8dc 3000 	ldr.w	r3, [ip]
 8013eda:	603b      	str	r3, [r7, #0]
 8013edc:	f7fc fc86 	bl	80107ec <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8013ee0:	4684      	mov	ip, r0
 8013ee2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013ee6:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 8013eea:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013eec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013ef0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013ef2:	4630      	mov	r0, r6
 8013ef4:	f8dc 3000 	ldr.w	r3, [ip]
 8013ef8:	603b      	str	r3, [r7, #0]
 8013efa:	f004 ff3f 	bl	8018d7c <std_msgs__msg__Header__get_individual_type_description_source>
 8013efe:	2301      	movs	r3, #1
 8013f00:	4684      	mov	ip, r0
 8013f02:	702b      	strb	r3, [r5, #0]
 8013f04:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f08:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 8013f0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013f0e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013f14:	f8dc 3000 	ldr.w	r3, [ip]
 8013f18:	4802      	ldr	r0, [pc, #8]	@ (8013f24 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8013f1a:	6023      	str	r3, [r4, #0]
 8013f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f1e:	bf00      	nop
 8013f20:	200111d4 	.word	0x200111d4
 8013f24:	08020224 	.word	0x08020224
 8013f28:	08020230 	.word	0x08020230
 8013f2c:	2001106c 	.word	0x2001106c

08013f30 <nav_msgs__msg__Odometry__init>:
 8013f30:	b3d8      	cbz	r0, 8013faa <nav_msgs__msg__Odometry__init+0x7a>
 8013f32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f34:	4604      	mov	r4, r0
 8013f36:	f004 ff4d 	bl	8018dd4 <std_msgs__msg__Header__init>
 8013f3a:	b190      	cbz	r0, 8013f62 <nav_msgs__msg__Odometry__init+0x32>
 8013f3c:	f104 0514 	add.w	r5, r4, #20
 8013f40:	4628      	mov	r0, r5
 8013f42:	f004 fe9d 	bl	8018c80 <rosidl_runtime_c__String__init>
 8013f46:	b358      	cbz	r0, 8013fa0 <nav_msgs__msg__Odometry__init+0x70>
 8013f48:	f104 0620 	add.w	r6, r4, #32
 8013f4c:	4630      	mov	r0, r6
 8013f4e:	f005 f97b 	bl	8019248 <geometry_msgs__msg__PoseWithCovariance__init>
 8013f52:	b1b8      	cbz	r0, 8013f84 <nav_msgs__msg__Odometry__init+0x54>
 8013f54:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8013f58:	4638      	mov	r0, r7
 8013f5a:	f005 fb4b 	bl	80195f4 <geometry_msgs__msg__TwistWithCovariance__init>
 8013f5e:	b330      	cbz	r0, 8013fae <nav_msgs__msg__Odometry__init+0x7e>
 8013f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f62:	4620      	mov	r0, r4
 8013f64:	f004 ff56 	bl	8018e14 <std_msgs__msg__Header__fini>
 8013f68:	f104 0014 	add.w	r0, r4, #20
 8013f6c:	f004 fea2 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8013f70:	f104 0020 	add.w	r0, r4, #32
 8013f74:	f005 f976 	bl	8019264 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013f78:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013f7c:	f005 fb48 	bl	8019610 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013f80:	2000      	movs	r0, #0
 8013f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f84:	4620      	mov	r0, r4
 8013f86:	f004 ff45 	bl	8018e14 <std_msgs__msg__Header__fini>
 8013f8a:	4628      	mov	r0, r5
 8013f8c:	f004 fe92 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8013f90:	4630      	mov	r0, r6
 8013f92:	f005 f967 	bl	8019264 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013f96:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013f9a:	f005 fb39 	bl	8019610 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013f9e:	e7ef      	b.n	8013f80 <nav_msgs__msg__Odometry__init+0x50>
 8013fa0:	4620      	mov	r0, r4
 8013fa2:	f004 ff37 	bl	8018e14 <std_msgs__msg__Header__fini>
 8013fa6:	4628      	mov	r0, r5
 8013fa8:	e7e0      	b.n	8013f6c <nav_msgs__msg__Odometry__init+0x3c>
 8013faa:	2000      	movs	r0, #0
 8013fac:	4770      	bx	lr
 8013fae:	4620      	mov	r0, r4
 8013fb0:	f004 ff30 	bl	8018e14 <std_msgs__msg__Header__fini>
 8013fb4:	4628      	mov	r0, r5
 8013fb6:	f004 fe7d 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8013fba:	4630      	mov	r0, r6
 8013fbc:	f005 f952 	bl	8019264 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013fc0:	4638      	mov	r0, r7
 8013fc2:	f005 fb25 	bl	8019610 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013fc6:	e7db      	b.n	8013f80 <nav_msgs__msg__Odometry__init+0x50>

08013fc8 <nav_msgs__msg__Odometry__fini>:
 8013fc8:	b188      	cbz	r0, 8013fee <nav_msgs__msg__Odometry__fini+0x26>
 8013fca:	b510      	push	{r4, lr}
 8013fcc:	4604      	mov	r4, r0
 8013fce:	f004 ff21 	bl	8018e14 <std_msgs__msg__Header__fini>
 8013fd2:	f104 0014 	add.w	r0, r4, #20
 8013fd6:	f004 fe6d 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8013fda:	f104 0020 	add.w	r0, r4, #32
 8013fde:	f005 f941 	bl	8019264 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013fe2:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013fe6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013fea:	f005 bb11 	b.w	8019610 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013fee:	4770      	bx	lr

08013ff0 <rcl_client_get_rmw_handle>:
 8013ff0:	b118      	cbz	r0, 8013ffa <rcl_client_get_rmw_handle+0xa>
 8013ff2:	6800      	ldr	r0, [r0, #0]
 8013ff4:	b108      	cbz	r0, 8013ffa <rcl_client_get_rmw_handle+0xa>
 8013ff6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013ffa:	4770      	bx	lr

08013ffc <rcl_send_request>:
 8013ffc:	2800      	cmp	r0, #0
 8013ffe:	d048      	beq.n	8014092 <rcl_send_request+0x96>
 8014000:	b570      	push	{r4, r5, r6, lr}
 8014002:	4604      	mov	r4, r0
 8014004:	6800      	ldr	r0, [r0, #0]
 8014006:	b08a      	sub	sp, #40	@ 0x28
 8014008:	b1c0      	cbz	r0, 801403c <rcl_send_request+0x40>
 801400a:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 801400e:	b1ab      	cbz	r3, 801403c <rcl_send_request+0x40>
 8014010:	460e      	mov	r6, r1
 8014012:	b1b9      	cbz	r1, 8014044 <rcl_send_request+0x48>
 8014014:	4615      	mov	r5, r2
 8014016:	b1aa      	cbz	r2, 8014044 <rcl_send_request+0x48>
 8014018:	2105      	movs	r1, #5
 801401a:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 801401e:	f002 ff87 	bl	8016f30 <__atomic_load_8>
 8014022:	6823      	ldr	r3, [r4, #0]
 8014024:	e9c5 0100 	strd	r0, r1, [r5]
 8014028:	462a      	mov	r2, r5
 801402a:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801402e:	4631      	mov	r1, r6
 8014030:	f004 f940 	bl	80182b4 <rmw_send_request>
 8014034:	b148      	cbz	r0, 801404a <rcl_send_request+0x4e>
 8014036:	2001      	movs	r0, #1
 8014038:	b00a      	add	sp, #40	@ 0x28
 801403a:	bd70      	pop	{r4, r5, r6, pc}
 801403c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8014040:	b00a      	add	sp, #40	@ 0x28
 8014042:	bd70      	pop	{r4, r5, r6, pc}
 8014044:	200b      	movs	r0, #11
 8014046:	b00a      	add	sp, #40	@ 0x28
 8014048:	bd70      	pop	{r4, r5, r6, pc}
 801404a:	6820      	ldr	r0, [r4, #0]
 801404c:	2305      	movs	r3, #5
 801404e:	9300      	str	r3, [sp, #0]
 8014050:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014054:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8014058:	f002 ffd6 	bl	8017008 <__atomic_exchange_8>
 801405c:	6823      	ldr	r3, [r4, #0]
 801405e:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8014062:	b1a2      	cbz	r2, 801408e <rcl_send_request+0x92>
 8014064:	a905      	add	r1, sp, #20
 8014066:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801406a:	f003 fd1f 	bl	8017aac <rmw_get_gid_for_client>
 801406e:	4601      	mov	r1, r0
 8014070:	b990      	cbnz	r0, 8014098 <rcl_send_request+0x9c>
 8014072:	6822      	ldr	r2, [r4, #0]
 8014074:	ab06      	add	r3, sp, #24
 8014076:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 801407a:	9302      	str	r3, [sp, #8]
 801407c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014080:	4632      	mov	r2, r6
 8014082:	e9cd 4500 	strd	r4, r5, [sp]
 8014086:	f000 fe13 	bl	8014cb0 <rcl_send_service_event_message>
 801408a:	2800      	cmp	r0, #0
 801408c:	d1d4      	bne.n	8014038 <rcl_send_request+0x3c>
 801408e:	2000      	movs	r0, #0
 8014090:	e7d2      	b.n	8014038 <rcl_send_request+0x3c>
 8014092:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8014096:	4770      	bx	lr
 8014098:	f000 f878 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 801409c:	e7cc      	b.n	8014038 <rcl_send_request+0x3c>
 801409e:	bf00      	nop

080140a0 <rcl_take_response>:
 80140a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80140a2:	468e      	mov	lr, r1
 80140a4:	460c      	mov	r4, r1
 80140a6:	4617      	mov	r7, r2
 80140a8:	4605      	mov	r5, r0
 80140aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80140ae:	b095      	sub	sp, #84	@ 0x54
 80140b0:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 80140b4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80140b8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80140bc:	e88c 0003 	stmia.w	ip, {r0, r1}
 80140c0:	2d00      	cmp	r5, #0
 80140c2:	d044      	beq.n	801414e <rcl_take_response+0xae>
 80140c4:	682b      	ldr	r3, [r5, #0]
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d041      	beq.n	801414e <rcl_take_response+0xae>
 80140ca:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80140ce:	2800      	cmp	r0, #0
 80140d0:	d03d      	beq.n	801414e <rcl_take_response+0xae>
 80140d2:	2f00      	cmp	r7, #0
 80140d4:	d03e      	beq.n	8014154 <rcl_take_response+0xb4>
 80140d6:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8014170 <rcl_take_response+0xd0>
 80140da:	2300      	movs	r3, #0
 80140dc:	f88d 3013 	strb.w	r3, [sp, #19]
 80140e0:	463a      	mov	r2, r7
 80140e2:	f10d 0313 	add.w	r3, sp, #19
 80140e6:	a90a      	add	r1, sp, #40	@ 0x28
 80140e8:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80140ec:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80140f0:	f004 f9e0 	bl	80184b4 <rmw_take_response>
 80140f4:	4606      	mov	r6, r0
 80140f6:	bb78      	cbnz	r0, 8014158 <rcl_take_response+0xb8>
 80140f8:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80140fc:	b373      	cbz	r3, 801415c <rcl_take_response+0xbc>
 80140fe:	682b      	ldr	r3, [r5, #0]
 8014100:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8014104:	b1aa      	cbz	r2, 8014132 <rcl_take_response+0x92>
 8014106:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801410a:	a905      	add	r1, sp, #20
 801410c:	f003 fcce 	bl	8017aac <rmw_get_gid_for_client>
 8014110:	bb38      	cbnz	r0, 8014162 <rcl_take_response+0xc2>
 8014112:	682b      	ldr	r3, [r5, #0]
 8014114:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 8014118:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 801411c:	ab06      	add	r3, sp, #24
 801411e:	ed8d 7b00 	vstr	d7, [sp]
 8014122:	463a      	mov	r2, r7
 8014124:	9302      	str	r3, [sp, #8]
 8014126:	2103      	movs	r1, #3
 8014128:	f000 fdc2 	bl	8014cb0 <rcl_send_service_event_message>
 801412c:	2800      	cmp	r0, #0
 801412e:	bf18      	it	ne
 8014130:	4606      	movne	r6, r0
 8014132:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 8014136:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801413a:	46a4      	mov	ip, r4
 801413c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014140:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014144:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014148:	4630      	mov	r0, r6
 801414a:	b015      	add	sp, #84	@ 0x54
 801414c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801414e:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8014152:	e7ee      	b.n	8014132 <rcl_take_response+0x92>
 8014154:	260b      	movs	r6, #11
 8014156:	e7ec      	b.n	8014132 <rcl_take_response+0x92>
 8014158:	2601      	movs	r6, #1
 801415a:	e7ea      	b.n	8014132 <rcl_take_response+0x92>
 801415c:	f240 16f5 	movw	r6, #501	@ 0x1f5
 8014160:	e7e7      	b.n	8014132 <rcl_take_response+0x92>
 8014162:	f000 f813 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 8014166:	4606      	mov	r6, r0
 8014168:	e7e3      	b.n	8014132 <rcl_take_response+0x92>
 801416a:	bf00      	nop
 801416c:	f3af 8000 	nop.w
	...

08014178 <rcl_client_is_valid>:
 8014178:	b130      	cbz	r0, 8014188 <rcl_client_is_valid+0x10>
 801417a:	6800      	ldr	r0, [r0, #0]
 801417c:	b120      	cbz	r0, 8014188 <rcl_client_is_valid+0x10>
 801417e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014182:	3800      	subs	r0, #0
 8014184:	bf18      	it	ne
 8014186:	2001      	movne	r0, #1
 8014188:	4770      	bx	lr
 801418a:	bf00      	nop

0801418c <rcl_convert_rmw_ret_to_rcl_ret>:
 801418c:	280b      	cmp	r0, #11
 801418e:	dc0d      	bgt.n	80141ac <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8014190:	2800      	cmp	r0, #0
 8014192:	db09      	blt.n	80141a8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8014194:	280b      	cmp	r0, #11
 8014196:	d807      	bhi.n	80141a8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8014198:	e8df f000 	tbb	[pc, r0]
 801419c:	07060607 	.word	0x07060607
 80141a0:	06060606 	.word	0x06060606
 80141a4:	07070606 	.word	0x07070606
 80141a8:	2001      	movs	r0, #1
 80141aa:	4770      	bx	lr
 80141ac:	28cb      	cmp	r0, #203	@ 0xcb
 80141ae:	bf14      	ite	ne
 80141b0:	2001      	movne	r0, #1
 80141b2:	20cb      	moveq	r0, #203	@ 0xcb
 80141b4:	4770      	bx	lr
 80141b6:	bf00      	nop

080141b8 <rcl_get_zero_initialized_context>:
 80141b8:	2200      	movs	r2, #0
 80141ba:	e9c0 2200 	strd	r2, r2, [r0]
 80141be:	4770      	bx	lr

080141c0 <rcl_context_is_valid>:
 80141c0:	b118      	cbz	r0, 80141ca <rcl_context_is_valid+0xa>
 80141c2:	6840      	ldr	r0, [r0, #4]
 80141c4:	3800      	subs	r0, #0
 80141c6:	bf18      	it	ne
 80141c8:	2001      	movne	r0, #1
 80141ca:	4770      	bx	lr

080141cc <__cleanup_context>:
 80141cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141d0:	4606      	mov	r6, r0
 80141d2:	6800      	ldr	r0, [r0, #0]
 80141d4:	2300      	movs	r3, #0
 80141d6:	6073      	str	r3, [r6, #4]
 80141d8:	2800      	cmp	r0, #0
 80141da:	d042      	beq.n	8014262 <__cleanup_context+0x96>
 80141dc:	6943      	ldr	r3, [r0, #20]
 80141de:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80141e2:	6907      	ldr	r7, [r0, #16]
 80141e4:	b39b      	cbz	r3, 801424e <__cleanup_context+0x82>
 80141e6:	3014      	adds	r0, #20
 80141e8:	f000 f9b2 	bl	8014550 <rcl_init_options_fini>
 80141ec:	4680      	mov	r8, r0
 80141ee:	2800      	cmp	r0, #0
 80141f0:	d144      	bne.n	801427c <__cleanup_context+0xb0>
 80141f2:	6830      	ldr	r0, [r6, #0]
 80141f4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80141f6:	b123      	cbz	r3, 8014202 <__cleanup_context+0x36>
 80141f8:	3028      	adds	r0, #40	@ 0x28
 80141fa:	f003 fe9f 	bl	8017f3c <rmw_context_fini>
 80141fe:	bbb8      	cbnz	r0, 8014270 <__cleanup_context+0xa4>
 8014200:	6830      	ldr	r0, [r6, #0]
 8014202:	6a03      	ldr	r3, [r0, #32]
 8014204:	b1db      	cbz	r3, 801423e <__cleanup_context+0x72>
 8014206:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 801420a:	2a01      	cmp	r2, #1
 801420c:	f17c 0100 	sbcs.w	r1, ip, #0
 8014210:	db11      	blt.n	8014236 <__cleanup_context+0x6a>
 8014212:	2400      	movs	r4, #0
 8014214:	4625      	mov	r5, r4
 8014216:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801421a:	4639      	mov	r1, r7
 801421c:	b1c8      	cbz	r0, 8014252 <__cleanup_context+0x86>
 801421e:	47c8      	blx	r9
 8014220:	6833      	ldr	r3, [r6, #0]
 8014222:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8014226:	3401      	adds	r4, #1
 8014228:	f145 0500 	adc.w	r5, r5, #0
 801422c:	4294      	cmp	r4, r2
 801422e:	eb75 010c 	sbcs.w	r1, r5, ip
 8014232:	6a1b      	ldr	r3, [r3, #32]
 8014234:	dbef      	blt.n	8014216 <__cleanup_context+0x4a>
 8014236:	4618      	mov	r0, r3
 8014238:	4639      	mov	r1, r7
 801423a:	47c8      	blx	r9
 801423c:	6830      	ldr	r0, [r6, #0]
 801423e:	4639      	mov	r1, r7
 8014240:	47c8      	blx	r9
 8014242:	2300      	movs	r3, #0
 8014244:	e9c6 3300 	strd	r3, r3, [r6]
 8014248:	4640      	mov	r0, r8
 801424a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801424e:	4698      	mov	r8, r3
 8014250:	e7d0      	b.n	80141f4 <__cleanup_context+0x28>
 8014252:	3401      	adds	r4, #1
 8014254:	f145 0500 	adc.w	r5, r5, #0
 8014258:	4294      	cmp	r4, r2
 801425a:	eb75 010c 	sbcs.w	r1, r5, ip
 801425e:	dbda      	blt.n	8014216 <__cleanup_context+0x4a>
 8014260:	e7e9      	b.n	8014236 <__cleanup_context+0x6a>
 8014262:	4680      	mov	r8, r0
 8014264:	2300      	movs	r3, #0
 8014266:	e9c6 3300 	strd	r3, r3, [r6]
 801426a:	4640      	mov	r0, r8
 801426c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014270:	f1b8 0f00 	cmp.w	r8, #0
 8014274:	d005      	beq.n	8014282 <__cleanup_context+0xb6>
 8014276:	f7fb f913 	bl	800f4a0 <rcutils_reset_error>
 801427a:	e7c1      	b.n	8014200 <__cleanup_context+0x34>
 801427c:	f7fb f910 	bl	800f4a0 <rcutils_reset_error>
 8014280:	e7b7      	b.n	80141f2 <__cleanup_context+0x26>
 8014282:	f7ff ff83 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 8014286:	4680      	mov	r8, r0
 8014288:	e7f5      	b.n	8014276 <__cleanup_context+0xaa>
 801428a:	bf00      	nop

0801428c <rcl_init>:
 801428c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014290:	1e04      	subs	r4, r0, #0
 8014292:	b0a5      	sub	sp, #148	@ 0x94
 8014294:	460d      	mov	r5, r1
 8014296:	4617      	mov	r7, r2
 8014298:	461e      	mov	r6, r3
 801429a:	dd13      	ble.n	80142c4 <rcl_init+0x38>
 801429c:	b161      	cbz	r1, 80142b8 <rcl_init+0x2c>
 801429e:	f1a1 0e04 	sub.w	lr, r1, #4
 80142a2:	f04f 0c00 	mov.w	ip, #0
 80142a6:	e001      	b.n	80142ac <rcl_init+0x20>
 80142a8:	4564      	cmp	r4, ip
 80142aa:	d00d      	beq.n	80142c8 <rcl_init+0x3c>
 80142ac:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 80142b0:	f10c 0c01 	add.w	ip, ip, #1
 80142b4:	2800      	cmp	r0, #0
 80142b6:	d1f7      	bne.n	80142a8 <rcl_init+0x1c>
 80142b8:	f04f 080b 	mov.w	r8, #11
 80142bc:	4640      	mov	r0, r8
 80142be:	b025      	add	sp, #148	@ 0x94
 80142c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142c4:	2900      	cmp	r1, #0
 80142c6:	d1f7      	bne.n	80142b8 <rcl_init+0x2c>
 80142c8:	2f00      	cmp	r7, #0
 80142ca:	d0f5      	beq.n	80142b8 <rcl_init+0x2c>
 80142cc:	683b      	ldr	r3, [r7, #0]
 80142ce:	2b00      	cmp	r3, #0
 80142d0:	d0f2      	beq.n	80142b8 <rcl_init+0x2c>
 80142d2:	469c      	mov	ip, r3
 80142d4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80142d8:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 80142dc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80142e0:	f8dc 3000 	ldr.w	r3, [ip]
 80142e4:	f8ce 3000 	str.w	r3, [lr]
 80142e8:	a81f      	add	r0, sp, #124	@ 0x7c
 80142ea:	f7fb f8ad 	bl	800f448 <rcutils_allocator_is_valid>
 80142ee:	2800      	cmp	r0, #0
 80142f0:	d0e2      	beq.n	80142b8 <rcl_init+0x2c>
 80142f2:	2e00      	cmp	r6, #0
 80142f4:	d0e0      	beq.n	80142b8 <rcl_init+0x2c>
 80142f6:	6833      	ldr	r3, [r6, #0]
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d173      	bne.n	80143e4 <rcl_init+0x158>
 80142fc:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8014300:	2198      	movs	r1, #152	@ 0x98
 8014302:	2001      	movs	r0, #1
 8014304:	4798      	blx	r3
 8014306:	4680      	mov	r8, r0
 8014308:	6030      	str	r0, [r6, #0]
 801430a:	2800      	cmp	r0, #0
 801430c:	f000 80ac 	beq.w	8014468 <rcl_init+0x1dc>
 8014310:	a802      	add	r0, sp, #8
 8014312:	f003 f965 	bl	80175e0 <rmw_get_zero_initialized_context>
 8014316:	a902      	add	r1, sp, #8
 8014318:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 801431c:	2270      	movs	r2, #112	@ 0x70
 801431e:	f008 fd50 	bl	801cdc2 <memcpy>
 8014322:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8014326:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801432a:	f8d6 8000 	ldr.w	r8, [r6]
 801432e:	46c4      	mov	ip, r8
 8014330:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014334:	f8de 3000 	ldr.w	r3, [lr]
 8014338:	f8cc 3000 	str.w	r3, [ip]
 801433c:	f108 0114 	add.w	r1, r8, #20
 8014340:	4638      	mov	r0, r7
 8014342:	f000 f92f 	bl	80145a4 <rcl_init_options_copy>
 8014346:	4680      	mov	r8, r0
 8014348:	2800      	cmp	r0, #0
 801434a:	d147      	bne.n	80143dc <rcl_init+0x150>
 801434c:	f8d6 9000 	ldr.w	r9, [r6]
 8014350:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 8014354:	f8c9 0020 	str.w	r0, [r9, #32]
 8014358:	f8c9 4018 	str.w	r4, [r9, #24]
 801435c:	f8c9 a01c 	str.w	sl, [r9, #28]
 8014360:	2c00      	cmp	r4, #0
 8014362:	d047      	beq.n	80143f4 <rcl_init+0x168>
 8014364:	2d00      	cmp	r5, #0
 8014366:	d045      	beq.n	80143f4 <rcl_init+0x168>
 8014368:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 801436c:	2104      	movs	r1, #4
 801436e:	4620      	mov	r0, r4
 8014370:	4798      	blx	r3
 8014372:	f8c9 0020 	str.w	r0, [r9, #32]
 8014376:	f8d6 9000 	ldr.w	r9, [r6]
 801437a:	f8d9 b020 	ldr.w	fp, [r9, #32]
 801437e:	f1bb 0f00 	cmp.w	fp, #0
 8014382:	d029      	beq.n	80143d8 <rcl_init+0x14c>
 8014384:	2c01      	cmp	r4, #1
 8014386:	f17a 0300 	sbcs.w	r3, sl, #0
 801438a:	db33      	blt.n	80143f4 <rcl_init+0x168>
 801438c:	f04f 0800 	mov.w	r8, #0
 8014390:	3d04      	subs	r5, #4
 8014392:	46c1      	mov	r9, r8
 8014394:	e00d      	b.n	80143b2 <rcl_init+0x126>
 8014396:	6829      	ldr	r1, [r5, #0]
 8014398:	f008 fd13 	bl	801cdc2 <memcpy>
 801439c:	f118 0801 	adds.w	r8, r8, #1
 80143a0:	f149 0900 	adc.w	r9, r9, #0
 80143a4:	45ca      	cmp	sl, r9
 80143a6:	bf08      	it	eq
 80143a8:	4544      	cmpeq	r4, r8
 80143aa:	d021      	beq.n	80143f0 <rcl_init+0x164>
 80143ac:	6833      	ldr	r3, [r6, #0]
 80143ae:	f8d3 b020 	ldr.w	fp, [r3, #32]
 80143b2:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80143b6:	f7eb ff73 	bl	80002a0 <strlen>
 80143ba:	1c42      	adds	r2, r0, #1
 80143bc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80143be:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 80143c0:	9201      	str	r2, [sp, #4]
 80143c2:	4610      	mov	r0, r2
 80143c4:	4798      	blx	r3
 80143c6:	6833      	ldr	r3, [r6, #0]
 80143c8:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 80143cc:	6a1b      	ldr	r3, [r3, #32]
 80143ce:	9a01      	ldr	r2, [sp, #4]
 80143d0:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80143d4:	2800      	cmp	r0, #0
 80143d6:	d1de      	bne.n	8014396 <rcl_init+0x10a>
 80143d8:	f04f 080a 	mov.w	r8, #10
 80143dc:	4630      	mov	r0, r6
 80143de:	f7ff fef5 	bl	80141cc <__cleanup_context>
 80143e2:	e76b      	b.n	80142bc <rcl_init+0x30>
 80143e4:	f04f 0864 	mov.w	r8, #100	@ 0x64
 80143e8:	4640      	mov	r0, r8
 80143ea:	b025      	add	sp, #148	@ 0x94
 80143ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143f0:	f8d6 9000 	ldr.w	r9, [r6]
 80143f4:	4a26      	ldr	r2, [pc, #152]	@ (8014490 <rcl_init+0x204>)
 80143f6:	6813      	ldr	r3, [r2, #0]
 80143f8:	3301      	adds	r3, #1
 80143fa:	d030      	beq.n	801445e <rcl_init+0x1d2>
 80143fc:	461d      	mov	r5, r3
 80143fe:	2000      	movs	r0, #0
 8014400:	4619      	mov	r1, r3
 8014402:	f8d9 4014 	ldr.w	r4, [r9, #20]
 8014406:	6073      	str	r3, [r6, #4]
 8014408:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 801440a:	6011      	str	r1, [r2, #0]
 801440c:	3301      	adds	r3, #1
 801440e:	e9c4 5006 	strd	r5, r0, [r4, #24]
 8014412:	d033      	beq.n	801447c <rcl_init+0x1f0>
 8014414:	683b      	ldr	r3, [r7, #0]
 8014416:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801441a:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 801441e:	b333      	cbz	r3, 801446e <rcl_init+0x1e2>
 8014420:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8014422:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8014426:	b953      	cbnz	r3, 801443e <rcl_init+0x1b2>
 8014428:	2801      	cmp	r0, #1
 801442a:	d008      	beq.n	801443e <rcl_init+0x1b2>
 801442c:	a91f      	add	r1, sp, #124	@ 0x7c
 801442e:	4628      	mov	r0, r5
 8014430:	f006 fee0 	bl	801b1f4 <rcl_get_discovery_static_peers>
 8014434:	4680      	mov	r8, r0
 8014436:	2800      	cmp	r0, #0
 8014438:	d1d0      	bne.n	80143dc <rcl_init+0x150>
 801443a:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 801443e:	f006 fecf 	bl	801b1e0 <rcl_automatic_discovery_range_to_string>
 8014442:	6831      	ldr	r1, [r6, #0]
 8014444:	6948      	ldr	r0, [r1, #20]
 8014446:	3128      	adds	r1, #40	@ 0x28
 8014448:	3018      	adds	r0, #24
 801444a:	f003 fc43 	bl	8017cd4 <rmw_init>
 801444e:	4680      	mov	r8, r0
 8014450:	2800      	cmp	r0, #0
 8014452:	f43f af33 	beq.w	80142bc <rcl_init+0x30>
 8014456:	f7ff fe99 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 801445a:	4680      	mov	r8, r0
 801445c:	e7be      	b.n	80143dc <rcl_init+0x150>
 801445e:	2101      	movs	r1, #1
 8014460:	4618      	mov	r0, r3
 8014462:	460d      	mov	r5, r1
 8014464:	460b      	mov	r3, r1
 8014466:	e7cc      	b.n	8014402 <rcl_init+0x176>
 8014468:	f04f 080a 	mov.w	r8, #10
 801446c:	e726      	b.n	80142bc <rcl_init+0x30>
 801446e:	4628      	mov	r0, r5
 8014470:	f006 fe74 	bl	801b15c <rcl_get_automatic_discovery_range>
 8014474:	4680      	mov	r8, r0
 8014476:	2800      	cmp	r0, #0
 8014478:	d0d2      	beq.n	8014420 <rcl_init+0x194>
 801447a:	e7af      	b.n	80143dc <rcl_init+0x150>
 801447c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8014480:	f006 ff22 	bl	801b2c8 <rcl_get_default_domain_id>
 8014484:	4680      	mov	r8, r0
 8014486:	2800      	cmp	r0, #0
 8014488:	d1a8      	bne.n	80143dc <rcl_init+0x150>
 801448a:	6833      	ldr	r3, [r6, #0]
 801448c:	695c      	ldr	r4, [r3, #20]
 801448e:	e7c1      	b.n	8014414 <rcl_init+0x188>
 8014490:	200111d8 	.word	0x200111d8

08014494 <rcl_get_zero_initialized_init_options>:
 8014494:	2000      	movs	r0, #0
 8014496:	4770      	bx	lr

08014498 <rcl_init_options_init>:
 8014498:	b084      	sub	sp, #16
 801449a:	b570      	push	{r4, r5, r6, lr}
 801449c:	b09e      	sub	sp, #120	@ 0x78
 801449e:	ad23      	add	r5, sp, #140	@ 0x8c
 80144a0:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80144a4:	2800      	cmp	r0, #0
 80144a6:	d046      	beq.n	8014536 <rcl_init_options_init+0x9e>
 80144a8:	6803      	ldr	r3, [r0, #0]
 80144aa:	4604      	mov	r4, r0
 80144ac:	b133      	cbz	r3, 80144bc <rcl_init_options_init+0x24>
 80144ae:	2564      	movs	r5, #100	@ 0x64
 80144b0:	4628      	mov	r0, r5
 80144b2:	b01e      	add	sp, #120	@ 0x78
 80144b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80144b8:	b004      	add	sp, #16
 80144ba:	4770      	bx	lr
 80144bc:	4628      	mov	r0, r5
 80144be:	f7fa ffc3 	bl	800f448 <rcutils_allocator_is_valid>
 80144c2:	2800      	cmp	r0, #0
 80144c4:	d037      	beq.n	8014536 <rcl_init_options_init+0x9e>
 80144c6:	46ae      	mov	lr, r5
 80144c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80144cc:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80144d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80144d4:	f8de 3000 	ldr.w	r3, [lr]
 80144d8:	f8cc 3000 	str.w	r3, [ip]
 80144dc:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 80144de:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80144e0:	2070      	movs	r0, #112	@ 0x70
 80144e2:	4798      	blx	r3
 80144e4:	4606      	mov	r6, r0
 80144e6:	6020      	str	r0, [r4, #0]
 80144e8:	b338      	cbz	r0, 801453a <rcl_init_options_init+0xa2>
 80144ea:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80144ee:	4686      	mov	lr, r0
 80144f0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80144f4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80144f8:	f8dc 3000 	ldr.w	r3, [ip]
 80144fc:	f8ce 3000 	str.w	r3, [lr]
 8014500:	a802      	add	r0, sp, #8
 8014502:	f003 f877 	bl	80175f4 <rmw_get_zero_initialized_init_options>
 8014506:	2258      	movs	r2, #88	@ 0x58
 8014508:	a902      	add	r1, sp, #8
 801450a:	f106 0018 	add.w	r0, r6, #24
 801450e:	f008 fc58 	bl	801cdc2 <memcpy>
 8014512:	ab26      	add	r3, sp, #152	@ 0x98
 8014514:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014518:	6826      	ldr	r6, [r4, #0]
 801451a:	e88d 0003 	stmia.w	sp, {r0, r1}
 801451e:	f106 0018 	add.w	r0, r6, #24
 8014522:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8014526:	f003 fae5 	bl	8017af4 <rmw_init_options_init>
 801452a:	4605      	mov	r5, r0
 801452c:	b938      	cbnz	r0, 801453e <rcl_init_options_init+0xa6>
 801452e:	6823      	ldr	r3, [r4, #0]
 8014530:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 8014534:	e7bc      	b.n	80144b0 <rcl_init_options_init+0x18>
 8014536:	250b      	movs	r5, #11
 8014538:	e7ba      	b.n	80144b0 <rcl_init_options_init+0x18>
 801453a:	250a      	movs	r5, #10
 801453c:	e7b8      	b.n	80144b0 <rcl_init_options_init+0x18>
 801453e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8014540:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8014542:	6820      	ldr	r0, [r4, #0]
 8014544:	4798      	blx	r3
 8014546:	4628      	mov	r0, r5
 8014548:	f7ff fe20 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 801454c:	4605      	mov	r5, r0
 801454e:	e7af      	b.n	80144b0 <rcl_init_options_init+0x18>

08014550 <rcl_init_options_fini>:
 8014550:	b530      	push	{r4, r5, lr}
 8014552:	b087      	sub	sp, #28
 8014554:	b1f0      	cbz	r0, 8014594 <rcl_init_options_fini+0x44>
 8014556:	6803      	ldr	r3, [r0, #0]
 8014558:	4604      	mov	r4, r0
 801455a:	b1db      	cbz	r3, 8014594 <rcl_init_options_fini+0x44>
 801455c:	469c      	mov	ip, r3
 801455e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014562:	f10d 0e04 	add.w	lr, sp, #4
 8014566:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801456a:	f8dc 3000 	ldr.w	r3, [ip]
 801456e:	f8ce 3000 	str.w	r3, [lr]
 8014572:	a801      	add	r0, sp, #4
 8014574:	f7fa ff68 	bl	800f448 <rcutils_allocator_is_valid>
 8014578:	b160      	cbz	r0, 8014594 <rcl_init_options_fini+0x44>
 801457a:	6820      	ldr	r0, [r4, #0]
 801457c:	3018      	adds	r0, #24
 801457e:	f003 fb6b 	bl	8017c58 <rmw_init_options_fini>
 8014582:	4605      	mov	r5, r0
 8014584:	b950      	cbnz	r0, 801459c <rcl_init_options_fini+0x4c>
 8014586:	6820      	ldr	r0, [r4, #0]
 8014588:	9b02      	ldr	r3, [sp, #8]
 801458a:	9905      	ldr	r1, [sp, #20]
 801458c:	4798      	blx	r3
 801458e:	4628      	mov	r0, r5
 8014590:	b007      	add	sp, #28
 8014592:	bd30      	pop	{r4, r5, pc}
 8014594:	250b      	movs	r5, #11
 8014596:	4628      	mov	r0, r5
 8014598:	b007      	add	sp, #28
 801459a:	bd30      	pop	{r4, r5, pc}
 801459c:	f7ff fdf6 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 80145a0:	4605      	mov	r5, r0
 80145a2:	e7f8      	b.n	8014596 <rcl_init_options_fini+0x46>

080145a4 <rcl_init_options_copy>:
 80145a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80145a6:	b09d      	sub	sp, #116	@ 0x74
 80145a8:	2800      	cmp	r0, #0
 80145aa:	d04a      	beq.n	8014642 <rcl_init_options_copy+0x9e>
 80145ac:	4604      	mov	r4, r0
 80145ae:	6800      	ldr	r0, [r0, #0]
 80145b0:	2800      	cmp	r0, #0
 80145b2:	d046      	beq.n	8014642 <rcl_init_options_copy+0x9e>
 80145b4:	460d      	mov	r5, r1
 80145b6:	f7fa ff47 	bl	800f448 <rcutils_allocator_is_valid>
 80145ba:	2800      	cmp	r0, #0
 80145bc:	d041      	beq.n	8014642 <rcl_init_options_copy+0x9e>
 80145be:	2d00      	cmp	r5, #0
 80145c0:	d03f      	beq.n	8014642 <rcl_init_options_copy+0x9e>
 80145c2:	682b      	ldr	r3, [r5, #0]
 80145c4:	b11b      	cbz	r3, 80145ce <rcl_init_options_copy+0x2a>
 80145c6:	2464      	movs	r4, #100	@ 0x64
 80145c8:	4620      	mov	r0, r4
 80145ca:	b01d      	add	sp, #116	@ 0x74
 80145cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80145ce:	6826      	ldr	r6, [r4, #0]
 80145d0:	46b6      	mov	lr, r6
 80145d2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80145d6:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80145da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80145de:	f8de 3000 	ldr.w	r3, [lr]
 80145e2:	6837      	ldr	r7, [r6, #0]
 80145e4:	f8cc 3000 	str.w	r3, [ip]
 80145e8:	4619      	mov	r1, r3
 80145ea:	2070      	movs	r0, #112	@ 0x70
 80145ec:	47b8      	blx	r7
 80145ee:	4606      	mov	r6, r0
 80145f0:	6028      	str	r0, [r5, #0]
 80145f2:	b350      	cbz	r0, 801464a <rcl_init_options_copy+0xa6>
 80145f4:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80145f8:	4686      	mov	lr, r0
 80145fa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80145fe:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014602:	f8dc 3000 	ldr.w	r3, [ip]
 8014606:	f8ce 3000 	str.w	r3, [lr]
 801460a:	4668      	mov	r0, sp
 801460c:	f002 fff2 	bl	80175f4 <rmw_get_zero_initialized_init_options>
 8014610:	2258      	movs	r2, #88	@ 0x58
 8014612:	4669      	mov	r1, sp
 8014614:	f106 0018 	add.w	r0, r6, #24
 8014618:	f008 fbd3 	bl	801cdc2 <memcpy>
 801461c:	6820      	ldr	r0, [r4, #0]
 801461e:	6829      	ldr	r1, [r5, #0]
 8014620:	3018      	adds	r0, #24
 8014622:	3118      	adds	r1, #24
 8014624:	f003 fac8 	bl	8017bb8 <rmw_init_options_copy>
 8014628:	4604      	mov	r4, r0
 801462a:	2800      	cmp	r0, #0
 801462c:	d0cc      	beq.n	80145c8 <rcl_init_options_copy+0x24>
 801462e:	f7fa ff1f 	bl	800f470 <rcutils_get_error_string>
 8014632:	f7fa ff35 	bl	800f4a0 <rcutils_reset_error>
 8014636:	4628      	mov	r0, r5
 8014638:	f7ff ff8a 	bl	8014550 <rcl_init_options_fini>
 801463c:	b138      	cbz	r0, 801464e <rcl_init_options_copy+0xaa>
 801463e:	4604      	mov	r4, r0
 8014640:	e7c2      	b.n	80145c8 <rcl_init_options_copy+0x24>
 8014642:	240b      	movs	r4, #11
 8014644:	4620      	mov	r0, r4
 8014646:	b01d      	add	sp, #116	@ 0x74
 8014648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801464a:	240a      	movs	r4, #10
 801464c:	e7bc      	b.n	80145c8 <rcl_init_options_copy+0x24>
 801464e:	4620      	mov	r0, r4
 8014650:	b01d      	add	sp, #116	@ 0x74
 8014652:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014656:	f7ff bd99 	b.w	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 801465a:	bf00      	nop

0801465c <rcl_get_zero_initialized_node>:
 801465c:	4a03      	ldr	r2, [pc, #12]	@ (801466c <rcl_get_zero_initialized_node+0x10>)
 801465e:	4603      	mov	r3, r0
 8014660:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014664:	e883 0003 	stmia.w	r3, {r0, r1}
 8014668:	4618      	mov	r0, r3
 801466a:	4770      	bx	lr
 801466c:	08020278 	.word	0x08020278

08014670 <rcl_node_init>:
 8014670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014674:	b0ab      	sub	sp, #172	@ 0xac
 8014676:	4604      	mov	r4, r0
 8014678:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 801467a:	a825      	add	r0, sp, #148	@ 0x94
 801467c:	4689      	mov	r9, r1
 801467e:	4690      	mov	r8, r2
 8014680:	461f      	mov	r7, r3
 8014682:	f007 f893 	bl	801b7ac <rcl_guard_condition_get_default_options>
 8014686:	2d00      	cmp	r5, #0
 8014688:	f000 80d8 	beq.w	801483c <rcl_node_init+0x1cc>
 801468c:	4628      	mov	r0, r5
 801468e:	f7fa fedb 	bl	800f448 <rcutils_allocator_is_valid>
 8014692:	2800      	cmp	r0, #0
 8014694:	f000 80d2 	beq.w	801483c <rcl_node_init+0x1cc>
 8014698:	f1b9 0f00 	cmp.w	r9, #0
 801469c:	f000 80ce 	beq.w	801483c <rcl_node_init+0x1cc>
 80146a0:	f1b8 0f00 	cmp.w	r8, #0
 80146a4:	f000 80ca 	beq.w	801483c <rcl_node_init+0x1cc>
 80146a8:	2c00      	cmp	r4, #0
 80146aa:	f000 80c7 	beq.w	801483c <rcl_node_init+0x1cc>
 80146ae:	6866      	ldr	r6, [r4, #4]
 80146b0:	2e00      	cmp	r6, #0
 80146b2:	f040 80ca 	bne.w	801484a <rcl_node_init+0x1da>
 80146b6:	2f00      	cmp	r7, #0
 80146b8:	f000 80c0 	beq.w	801483c <rcl_node_init+0x1cc>
 80146bc:	4638      	mov	r0, r7
 80146be:	f7ff fd7f 	bl	80141c0 <rcl_context_is_valid>
 80146c2:	2800      	cmp	r0, #0
 80146c4:	f000 80bf 	beq.w	8014846 <rcl_node_init+0x1d6>
 80146c8:	4632      	mov	r2, r6
 80146ca:	a924      	add	r1, sp, #144	@ 0x90
 80146cc:	4648      	mov	r0, r9
 80146ce:	9624      	str	r6, [sp, #144]	@ 0x90
 80146d0:	f003 f92c 	bl	801792c <rmw_validate_node_name>
 80146d4:	4606      	mov	r6, r0
 80146d6:	2800      	cmp	r0, #0
 80146d8:	f040 80b1 	bne.w	801483e <rcl_node_init+0x1ce>
 80146dc:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80146de:	2800      	cmp	r0, #0
 80146e0:	f040 8104 	bne.w	80148ec <rcl_node_init+0x27c>
 80146e4:	f898 3000 	ldrb.w	r3, [r8]
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	f000 80f0 	beq.w	80148ce <rcl_node_init+0x25e>
 80146ee:	2b2f      	cmp	r3, #47	@ 0x2f
 80146f0:	f000 80b0 	beq.w	8014854 <rcl_node_init+0x1e4>
 80146f4:	4b85      	ldr	r3, [pc, #532]	@ (801490c <rcl_node_init+0x29c>)
 80146f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80146fa:	9302      	str	r3, [sp, #8]
 80146fc:	692b      	ldr	r3, [r5, #16]
 80146fe:	9300      	str	r3, [sp, #0]
 8014700:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014704:	9301      	str	r3, [sp, #4]
 8014706:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801470a:	f002 fccf 	bl	80170ac <rcutils_format_string_limit>
 801470e:	4680      	mov	r8, r0
 8014710:	f1b8 0f00 	cmp.w	r8, #0
 8014714:	f000 80e8 	beq.w	80148e8 <rcl_node_init+0x278>
 8014718:	2200      	movs	r2, #0
 801471a:	a924      	add	r1, sp, #144	@ 0x90
 801471c:	4640      	mov	r0, r8
 801471e:	9224      	str	r2, [sp, #144]	@ 0x90
 8014720:	f003 f8e6 	bl	80178f0 <rmw_validate_namespace>
 8014724:	4606      	mov	r6, r0
 8014726:	2800      	cmp	r0, #0
 8014728:	f040 80a4 	bne.w	8014874 <rcl_node_init+0x204>
 801472c:	9824      	ldr	r0, [sp, #144]	@ 0x90
 801472e:	2800      	cmp	r0, #0
 8014730:	f040 809d 	bne.w	801486e <rcl_node_init+0x1fe>
 8014734:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8014738:	2178      	movs	r1, #120	@ 0x78
 801473a:	2001      	movs	r0, #1
 801473c:	4798      	blx	r3
 801473e:	4606      	mov	r6, r0
 8014740:	6060      	str	r0, [r4, #4]
 8014742:	2800      	cmp	r0, #0
 8014744:	f000 80d6 	beq.w	80148f4 <rcl_node_init+0x284>
 8014748:	a80a      	add	r0, sp, #40	@ 0x28
 801474a:	f000 f92f 	bl	80149ac <rcl_node_get_default_options>
 801474e:	a90a      	add	r1, sp, #40	@ 0x28
 8014750:	4630      	mov	r0, r6
 8014752:	2268      	movs	r2, #104	@ 0x68
 8014754:	f008 fb35 	bl	801cdc2 <memcpy>
 8014758:	6861      	ldr	r1, [r4, #4]
 801475a:	6027      	str	r7, [r4, #0]
 801475c:	4628      	mov	r0, r5
 801475e:	f000 f933 	bl	80149c8 <rcl_node_options_copy>
 8014762:	4606      	mov	r6, r0
 8014764:	2800      	cmp	r0, #0
 8014766:	f040 8085 	bne.w	8014874 <rcl_node_init+0x204>
 801476a:	4640      	mov	r0, r8
 801476c:	f7eb fd98 	bl	80002a0 <strlen>
 8014770:	eb08 0300 	add.w	r3, r8, r0
 8014774:	6866      	ldr	r6, [r4, #4]
 8014776:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801477a:	e9cd 8903 	strd	r8, r9, [sp, #12]
 801477e:	2b2f      	cmp	r3, #47	@ 0x2f
 8014780:	bf0c      	ite	eq
 8014782:	4b63      	ldreq	r3, [pc, #396]	@ (8014910 <rcl_node_init+0x2a0>)
 8014784:	4b63      	ldrne	r3, [pc, #396]	@ (8014914 <rcl_node_init+0x2a4>)
 8014786:	9302      	str	r3, [sp, #8]
 8014788:	692b      	ldr	r3, [r5, #16]
 801478a:	9300      	str	r3, [sp, #0]
 801478c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014790:	9301      	str	r3, [sp, #4]
 8014792:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8014796:	f002 fc89 	bl	80170ac <rcutils_format_string_limit>
 801479a:	6863      	ldr	r3, [r4, #4]
 801479c:	6770      	str	r0, [r6, #116]	@ 0x74
 801479e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80147a0:	2a00      	cmp	r2, #0
 80147a2:	f000 80a9 	beq.w	80148f8 <rcl_node_init+0x288>
 80147a6:	6822      	ldr	r2, [r4, #0]
 80147a8:	9307      	str	r3, [sp, #28]
 80147aa:	6810      	ldr	r0, [r2, #0]
 80147ac:	4649      	mov	r1, r9
 80147ae:	3028      	adds	r0, #40	@ 0x28
 80147b0:	4642      	mov	r2, r8
 80147b2:	f003 fce7 	bl	8018184 <rmw_create_node>
 80147b6:	9b07      	ldr	r3, [sp, #28]
 80147b8:	6698      	str	r0, [r3, #104]	@ 0x68
 80147ba:	6863      	ldr	r3, [r4, #4]
 80147bc:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80147be:	2800      	cmp	r0, #0
 80147c0:	f000 809d 	beq.w	80148fe <rcl_node_init+0x28e>
 80147c4:	f003 fd70 	bl	80182a8 <rmw_node_get_graph_guard_condition>
 80147c8:	4681      	mov	r9, r0
 80147ca:	2800      	cmp	r0, #0
 80147cc:	f000 809c 	beq.w	8014908 <rcl_node_init+0x298>
 80147d0:	682b      	ldr	r3, [r5, #0]
 80147d2:	6929      	ldr	r1, [r5, #16]
 80147d4:	6866      	ldr	r6, [r4, #4]
 80147d6:	2008      	movs	r0, #8
 80147d8:	4798      	blx	r3
 80147da:	6863      	ldr	r3, [r4, #4]
 80147dc:	66f0      	str	r0, [r6, #108]	@ 0x6c
 80147de:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 80147e2:	f1ba 0f00 	cmp.w	sl, #0
 80147e6:	f000 808d 	beq.w	8014904 <rcl_node_init+0x294>
 80147ea:	f10d 0b20 	add.w	fp, sp, #32
 80147ee:	4658      	mov	r0, fp
 80147f0:	f006 ff04 	bl	801b5fc <rcl_get_zero_initialized_guard_condition>
 80147f4:	e89b 0003 	ldmia.w	fp, {r0, r1}
 80147f8:	6863      	ldr	r3, [r4, #4]
 80147fa:	46ac      	mov	ip, r5
 80147fc:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8014800:	e88a 0003 	stmia.w	sl, {r0, r1}
 8014804:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014808:	ae25      	add	r6, sp, #148	@ 0x94
 801480a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801480c:	f8dc 3000 	ldr.w	r3, [ip]
 8014810:	6033      	str	r3, [r6, #0]
 8014812:	ab2a      	add	r3, sp, #168	@ 0xa8
 8014814:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8014818:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801481c:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 801481e:	463a      	mov	r2, r7
 8014820:	4649      	mov	r1, r9
 8014822:	4670      	mov	r0, lr
 8014824:	f006 ff40 	bl	801b6a8 <rcl_guard_condition_init_from_rmw>
 8014828:	4606      	mov	r6, r0
 801482a:	bb18      	cbnz	r0, 8014874 <rcl_node_init+0x204>
 801482c:	686b      	ldr	r3, [r5, #4]
 801482e:	6929      	ldr	r1, [r5, #16]
 8014830:	4798      	blx	r3
 8014832:	686b      	ldr	r3, [r5, #4]
 8014834:	6929      	ldr	r1, [r5, #16]
 8014836:	4640      	mov	r0, r8
 8014838:	4798      	blx	r3
 801483a:	e000      	b.n	801483e <rcl_node_init+0x1ce>
 801483c:	260b      	movs	r6, #11
 801483e:	4630      	mov	r0, r6
 8014840:	b02b      	add	sp, #172	@ 0xac
 8014842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014846:	2665      	movs	r6, #101	@ 0x65
 8014848:	e7f9      	b.n	801483e <rcl_node_init+0x1ce>
 801484a:	2664      	movs	r6, #100	@ 0x64
 801484c:	4630      	mov	r0, r6
 801484e:	b02b      	add	sp, #172	@ 0xac
 8014850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014854:	f105 030c 	add.w	r3, r5, #12
 8014858:	e893 0003 	ldmia.w	r3, {r0, r1}
 801485c:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014860:	4640      	mov	r0, r8
 8014862:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8014866:	f002 fd3f 	bl	80172e8 <rcutils_strdup>
 801486a:	4680      	mov	r8, r0
 801486c:	e750      	b.n	8014710 <rcl_node_init+0xa0>
 801486e:	f003 f851 	bl	8017914 <rmw_namespace_validation_result_string>
 8014872:	26ca      	movs	r6, #202	@ 0xca
 8014874:	6863      	ldr	r3, [r4, #4]
 8014876:	b1f3      	cbz	r3, 80148b6 <rcl_node_init+0x246>
 8014878:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801487a:	b138      	cbz	r0, 801488c <rcl_node_init+0x21c>
 801487c:	f006 ff74 	bl	801b768 <rcl_guard_condition_fini>
 8014880:	6863      	ldr	r3, [r4, #4]
 8014882:	6929      	ldr	r1, [r5, #16]
 8014884:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014886:	686b      	ldr	r3, [r5, #4]
 8014888:	4798      	blx	r3
 801488a:	6863      	ldr	r3, [r4, #4]
 801488c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 801488e:	b110      	cbz	r0, 8014896 <rcl_node_init+0x226>
 8014890:	f003 fc8e 	bl	80181b0 <rmw_destroy_node>
 8014894:	6863      	ldr	r3, [r4, #4]
 8014896:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8014898:	6929      	ldr	r1, [r5, #16]
 801489a:	686b      	ldr	r3, [r5, #4]
 801489c:	4798      	blx	r3
 801489e:	6863      	ldr	r3, [r4, #4]
 80148a0:	6929      	ldr	r1, [r5, #16]
 80148a2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80148a4:	686b      	ldr	r3, [r5, #4]
 80148a6:	4798      	blx	r3
 80148a8:	6860      	ldr	r0, [r4, #4]
 80148aa:	f000 f8ab 	bl	8014a04 <rcl_node_options_fini>
 80148ae:	686b      	ldr	r3, [r5, #4]
 80148b0:	6929      	ldr	r1, [r5, #16]
 80148b2:	6860      	ldr	r0, [r4, #4]
 80148b4:	4798      	blx	r3
 80148b6:	686b      	ldr	r3, [r5, #4]
 80148b8:	6929      	ldr	r1, [r5, #16]
 80148ba:	2000      	movs	r0, #0
 80148bc:	4798      	blx	r3
 80148be:	686b      	ldr	r3, [r5, #4]
 80148c0:	6929      	ldr	r1, [r5, #16]
 80148c2:	4640      	mov	r0, r8
 80148c4:	4798      	blx	r3
 80148c6:	2300      	movs	r3, #0
 80148c8:	e9c4 3300 	strd	r3, r3, [r4]
 80148cc:	e7b7      	b.n	801483e <rcl_node_init+0x1ce>
 80148ce:	f105 030c 	add.w	r3, r5, #12
 80148d2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80148d6:	e88d 0003 	stmia.w	sp, {r0, r1}
 80148da:	480f      	ldr	r0, [pc, #60]	@ (8014918 <rcl_node_init+0x2a8>)
 80148dc:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80148e0:	f002 fd02 	bl	80172e8 <rcutils_strdup>
 80148e4:	4680      	mov	r8, r0
 80148e6:	e713      	b.n	8014710 <rcl_node_init+0xa0>
 80148e8:	260a      	movs	r6, #10
 80148ea:	e7a8      	b.n	801483e <rcl_node_init+0x1ce>
 80148ec:	f003 f86a 	bl	80179c4 <rmw_node_name_validation_result_string>
 80148f0:	26c9      	movs	r6, #201	@ 0xc9
 80148f2:	e7a4      	b.n	801483e <rcl_node_init+0x1ce>
 80148f4:	260a      	movs	r6, #10
 80148f6:	e7de      	b.n	80148b6 <rcl_node_init+0x246>
 80148f8:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80148fa:	260a      	movs	r6, #10
 80148fc:	e7bd      	b.n	801487a <rcl_node_init+0x20a>
 80148fe:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014900:	2601      	movs	r6, #1
 8014902:	e7ba      	b.n	801487a <rcl_node_init+0x20a>
 8014904:	260a      	movs	r6, #10
 8014906:	e7c1      	b.n	801488c <rcl_node_init+0x21c>
 8014908:	2601      	movs	r6, #1
 801490a:	e7b3      	b.n	8014874 <rcl_node_init+0x204>
 801490c:	0801f84c 	.word	0x0801f84c
 8014910:	0801f65c 	.word	0x0801f65c
 8014914:	0801f850 	.word	0x0801f850
 8014918:	0801f848 	.word	0x0801f848

0801491c <rcl_node_is_valid>:
 801491c:	b130      	cbz	r0, 801492c <rcl_node_is_valid+0x10>
 801491e:	6843      	ldr	r3, [r0, #4]
 8014920:	b123      	cbz	r3, 801492c <rcl_node_is_valid+0x10>
 8014922:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8014924:	b113      	cbz	r3, 801492c <rcl_node_is_valid+0x10>
 8014926:	6800      	ldr	r0, [r0, #0]
 8014928:	f7ff bc4a 	b.w	80141c0 <rcl_context_is_valid>
 801492c:	2000      	movs	r0, #0
 801492e:	4770      	bx	lr

08014930 <rcl_node_get_name>:
 8014930:	b120      	cbz	r0, 801493c <rcl_node_get_name+0xc>
 8014932:	6840      	ldr	r0, [r0, #4]
 8014934:	b110      	cbz	r0, 801493c <rcl_node_get_name+0xc>
 8014936:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014938:	b100      	cbz	r0, 801493c <rcl_node_get_name+0xc>
 801493a:	6880      	ldr	r0, [r0, #8]
 801493c:	4770      	bx	lr
 801493e:	bf00      	nop

08014940 <rcl_node_get_namespace>:
 8014940:	b120      	cbz	r0, 801494c <rcl_node_get_namespace+0xc>
 8014942:	6840      	ldr	r0, [r0, #4]
 8014944:	b110      	cbz	r0, 801494c <rcl_node_get_namespace+0xc>
 8014946:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014948:	b100      	cbz	r0, 801494c <rcl_node_get_namespace+0xc>
 801494a:	68c0      	ldr	r0, [r0, #12]
 801494c:	4770      	bx	lr
 801494e:	bf00      	nop

08014950 <rcl_node_get_options>:
 8014950:	b128      	cbz	r0, 801495e <rcl_node_get_options+0xe>
 8014952:	6840      	ldr	r0, [r0, #4]
 8014954:	b118      	cbz	r0, 801495e <rcl_node_get_options+0xe>
 8014956:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8014958:	2b00      	cmp	r3, #0
 801495a:	bf08      	it	eq
 801495c:	2000      	moveq	r0, #0
 801495e:	4770      	bx	lr

08014960 <rcl_node_get_rmw_handle>:
 8014960:	b110      	cbz	r0, 8014968 <rcl_node_get_rmw_handle+0x8>
 8014962:	6840      	ldr	r0, [r0, #4]
 8014964:	b100      	cbz	r0, 8014968 <rcl_node_get_rmw_handle+0x8>
 8014966:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014968:	4770      	bx	lr
 801496a:	bf00      	nop

0801496c <rcl_get_disable_loaned_message>:
 801496c:	b510      	push	{r4, lr}
 801496e:	b082      	sub	sp, #8
 8014970:	2300      	movs	r3, #0
 8014972:	9301      	str	r3, [sp, #4]
 8014974:	b1a0      	cbz	r0, 80149a0 <rcl_get_disable_loaned_message+0x34>
 8014976:	4604      	mov	r4, r0
 8014978:	a901      	add	r1, sp, #4
 801497a:	480b      	ldr	r0, [pc, #44]	@ (80149a8 <rcl_get_disable_loaned_message+0x3c>)
 801497c:	f002 fb7e 	bl	801707c <rcutils_get_env>
 8014980:	b110      	cbz	r0, 8014988 <rcl_get_disable_loaned_message+0x1c>
 8014982:	2001      	movs	r0, #1
 8014984:	b002      	add	sp, #8
 8014986:	bd10      	pop	{r4, pc}
 8014988:	9a01      	ldr	r2, [sp, #4]
 801498a:	7813      	ldrb	r3, [r2, #0]
 801498c:	3b31      	subs	r3, #49	@ 0x31
 801498e:	bf08      	it	eq
 8014990:	7853      	ldrbeq	r3, [r2, #1]
 8014992:	fab3 f383 	clz	r3, r3
 8014996:	095b      	lsrs	r3, r3, #5
 8014998:	2000      	movs	r0, #0
 801499a:	7023      	strb	r3, [r4, #0]
 801499c:	b002      	add	sp, #8
 801499e:	bd10      	pop	{r4, pc}
 80149a0:	200b      	movs	r0, #11
 80149a2:	b002      	add	sp, #8
 80149a4:	bd10      	pop	{r4, pc}
 80149a6:	bf00      	nop
 80149a8:	0801f858 	.word	0x0801f858

080149ac <rcl_node_get_default_options>:
 80149ac:	b510      	push	{r4, lr}
 80149ae:	2253      	movs	r2, #83	@ 0x53
 80149b0:	4604      	mov	r4, r0
 80149b2:	2100      	movs	r1, #0
 80149b4:	3015      	adds	r0, #21
 80149b6:	f008 f8cb 	bl	801cb50 <memset>
 80149ba:	4620      	mov	r0, r4
 80149bc:	f7fa fd18 	bl	800f3f0 <rcutils_get_default_allocator>
 80149c0:	2301      	movs	r3, #1
 80149c2:	7523      	strb	r3, [r4, #20]
 80149c4:	4620      	mov	r0, r4
 80149c6:	bd10      	pop	{r4, pc}

080149c8 <rcl_node_options_copy>:
 80149c8:	b1d0      	cbz	r0, 8014a00 <rcl_node_options_copy+0x38>
 80149ca:	b570      	push	{r4, r5, r6, lr}
 80149cc:	460c      	mov	r4, r1
 80149ce:	b1a9      	cbz	r1, 80149fc <rcl_node_options_copy+0x34>
 80149d0:	4288      	cmp	r0, r1
 80149d2:	4684      	mov	ip, r0
 80149d4:	d012      	beq.n	80149fc <rcl_node_options_copy+0x34>
 80149d6:	4605      	mov	r5, r0
 80149d8:	8a86      	ldrh	r6, [r0, #20]
 80149da:	468e      	mov	lr, r1
 80149dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80149de:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80149e2:	682b      	ldr	r3, [r5, #0]
 80149e4:	f8ce 3000 	str.w	r3, [lr]
 80149e8:	f10c 0118 	add.w	r1, ip, #24
 80149ec:	2250      	movs	r2, #80	@ 0x50
 80149ee:	82a6      	strh	r6, [r4, #20]
 80149f0:	f104 0018 	add.w	r0, r4, #24
 80149f4:	f008 f9e5 	bl	801cdc2 <memcpy>
 80149f8:	2000      	movs	r0, #0
 80149fa:	bd70      	pop	{r4, r5, r6, pc}
 80149fc:	200b      	movs	r0, #11
 80149fe:	bd70      	pop	{r4, r5, r6, pc}
 8014a00:	200b      	movs	r0, #11
 8014a02:	4770      	bx	lr

08014a04 <rcl_node_options_fini>:
 8014a04:	b1c0      	cbz	r0, 8014a38 <rcl_node_options_fini+0x34>
 8014a06:	b500      	push	{lr}
 8014a08:	4684      	mov	ip, r0
 8014a0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014a0e:	b087      	sub	sp, #28
 8014a10:	f10d 0e04 	add.w	lr, sp, #4
 8014a14:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014a18:	f8dc 3000 	ldr.w	r3, [ip]
 8014a1c:	f8ce 3000 	str.w	r3, [lr]
 8014a20:	a801      	add	r0, sp, #4
 8014a22:	f7fa fd11 	bl	800f448 <rcutils_allocator_is_valid>
 8014a26:	b118      	cbz	r0, 8014a30 <rcl_node_options_fini+0x2c>
 8014a28:	2000      	movs	r0, #0
 8014a2a:	b007      	add	sp, #28
 8014a2c:	f85d fb04 	ldr.w	pc, [sp], #4
 8014a30:	200b      	movs	r0, #11
 8014a32:	b007      	add	sp, #28
 8014a34:	f85d fb04 	ldr.w	pc, [sp], #4
 8014a38:	200b      	movs	r0, #11
 8014a3a:	4770      	bx	lr

08014a3c <rcl_node_resolve_name>:
 8014a3c:	b082      	sub	sp, #8
 8014a3e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a42:	b091      	sub	sp, #68	@ 0x44
 8014a44:	ac1a      	add	r4, sp, #104	@ 0x68
 8014a46:	e884 000c 	stmia.w	r4, {r2, r3}
 8014a4a:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8014a4e:	2800      	cmp	r0, #0
 8014a50:	d03a      	beq.n	8014ac8 <rcl_node_resolve_name+0x8c>
 8014a52:	460c      	mov	r4, r1
 8014a54:	4605      	mov	r5, r0
 8014a56:	f7ff ff7b 	bl	8014950 <rcl_node_get_options>
 8014a5a:	b370      	cbz	r0, 8014aba <rcl_node_resolve_name+0x7e>
 8014a5c:	4628      	mov	r0, r5
 8014a5e:	f7ff ff67 	bl	8014930 <rcl_node_get_name>
 8014a62:	4681      	mov	r9, r0
 8014a64:	4628      	mov	r0, r5
 8014a66:	f7ff ff6b 	bl	8014940 <rcl_node_get_namespace>
 8014a6a:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8014a6e:	4607      	mov	r7, r0
 8014a70:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014a74:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014a76:	46ac      	mov	ip, r5
 8014a78:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a7c:	f8de 3000 	ldr.w	r3, [lr]
 8014a80:	f8cc 3000 	str.w	r3, [ip]
 8014a84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014a86:	b1fb      	cbz	r3, 8014ac8 <rcl_node_resolve_name+0x8c>
 8014a88:	468a      	mov	sl, r1
 8014a8a:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8014a8e:	f002 fc8b 	bl	80173a8 <rcutils_get_zero_initialized_string_map>
 8014a92:	ab10      	add	r3, sp, #64	@ 0x40
 8014a94:	9008      	str	r0, [sp, #32]
 8014a96:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8014a9a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014a9e:	2100      	movs	r1, #0
 8014aa0:	e895 000c 	ldmia.w	r5, {r2, r3}
 8014aa4:	a808      	add	r0, sp, #32
 8014aa6:	f002 fcd9 	bl	801745c <rcutils_string_map_init>
 8014aaa:	4606      	mov	r6, r0
 8014aac:	b170      	cbz	r0, 8014acc <rcl_node_resolve_name+0x90>
 8014aae:	f7fa fcdf 	bl	800f470 <rcutils_get_error_string>
 8014ab2:	f7fa fcf5 	bl	800f4a0 <rcutils_reset_error>
 8014ab6:	2e0a      	cmp	r6, #10
 8014ab8:	d000      	beq.n	8014abc <rcl_node_resolve_name+0x80>
 8014aba:	2601      	movs	r6, #1
 8014abc:	4630      	mov	r0, r6
 8014abe:	b011      	add	sp, #68	@ 0x44
 8014ac0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ac4:	b002      	add	sp, #8
 8014ac6:	4770      	bx	lr
 8014ac8:	260b      	movs	r6, #11
 8014aca:	e7f7      	b.n	8014abc <rcl_node_resolve_name+0x80>
 8014acc:	9009      	str	r0, [sp, #36]	@ 0x24
 8014ace:	9007      	str	r0, [sp, #28]
 8014ad0:	a808      	add	r0, sp, #32
 8014ad2:	f006 fd8d 	bl	801b5f0 <rcl_get_default_topic_name_substitutions>
 8014ad6:	4606      	mov	r6, r0
 8014ad8:	b1b0      	cbz	r0, 8014b08 <rcl_node_resolve_name+0xcc>
 8014ada:	280a      	cmp	r0, #10
 8014adc:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014ae0:	d000      	beq.n	8014ae4 <rcl_node_resolve_name+0xa8>
 8014ae2:	2601      	movs	r6, #1
 8014ae4:	a808      	add	r0, sp, #32
 8014ae6:	f002 fcf7 	bl	80174d8 <rcutils_string_map_fini>
 8014aea:	2800      	cmp	r0, #0
 8014aec:	d132      	bne.n	8014b54 <rcl_node_resolve_name+0x118>
 8014aee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014af0:	4659      	mov	r1, fp
 8014af2:	47d0      	blx	sl
 8014af4:	4659      	mov	r1, fp
 8014af6:	4648      	mov	r0, r9
 8014af8:	47d0      	blx	sl
 8014afa:	f1b8 0f00 	cmp.w	r8, #0
 8014afe:	d0dd      	beq.n	8014abc <rcl_node_resolve_name+0x80>
 8014b00:	2e67      	cmp	r6, #103	@ 0x67
 8014b02:	bf08      	it	eq
 8014b04:	2668      	moveq	r6, #104	@ 0x68
 8014b06:	e7d9      	b.n	8014abc <rcl_node_resolve_name+0x80>
 8014b08:	ab09      	add	r3, sp, #36	@ 0x24
 8014b0a:	9305      	str	r3, [sp, #20]
 8014b0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014b0e:	46ec      	mov	ip, sp
 8014b10:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014b14:	682b      	ldr	r3, [r5, #0]
 8014b16:	f8cc 3000 	str.w	r3, [ip]
 8014b1a:	463a      	mov	r2, r7
 8014b1c:	4649      	mov	r1, r9
 8014b1e:	4620      	mov	r0, r4
 8014b20:	ab08      	add	r3, sp, #32
 8014b22:	f006 fbff 	bl	801b324 <rcl_expand_topic_name>
 8014b26:	4606      	mov	r6, r0
 8014b28:	b9c8      	cbnz	r0, 8014b5e <rcl_node_resolve_name+0x122>
 8014b2a:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8014b2e:	9009      	str	r0, [sp, #36]	@ 0x24
 8014b30:	4602      	mov	r2, r0
 8014b32:	a90a      	add	r1, sp, #40	@ 0x28
 8014b34:	4648      	mov	r0, r9
 8014b36:	f002 fe23 	bl	8017780 <rmw_validate_full_topic_name>
 8014b3a:	b998      	cbnz	r0, 8014b64 <rcl_node_resolve_name+0x128>
 8014b3c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014b3e:	bb14      	cbnz	r4, 8014b86 <rcl_node_resolve_name+0x14a>
 8014b40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014b42:	a808      	add	r0, sp, #32
 8014b44:	f8c3 9000 	str.w	r9, [r3]
 8014b48:	f002 fcc6 	bl	80174d8 <rcutils_string_map_fini>
 8014b4c:	4606      	mov	r6, r0
 8014b4e:	b978      	cbnz	r0, 8014b70 <rcl_node_resolve_name+0x134>
 8014b50:	4681      	mov	r9, r0
 8014b52:	e7cc      	b.n	8014aee <rcl_node_resolve_name+0xb2>
 8014b54:	f7fa fc8c 	bl	800f470 <rcutils_get_error_string>
 8014b58:	f7fa fca2 	bl	800f4a0 <rcutils_reset_error>
 8014b5c:	e7c7      	b.n	8014aee <rcl_node_resolve_name+0xb2>
 8014b5e:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014b62:	e7bf      	b.n	8014ae4 <rcl_node_resolve_name+0xa8>
 8014b64:	f7fa fc84 	bl	800f470 <rcutils_get_error_string>
 8014b68:	2601      	movs	r6, #1
 8014b6a:	f7fa fc99 	bl	800f4a0 <rcutils_reset_error>
 8014b6e:	e7b9      	b.n	8014ae4 <rcl_node_resolve_name+0xa8>
 8014b70:	f7fa fc7e 	bl	800f470 <rcutils_get_error_string>
 8014b74:	f7fa fc94 	bl	800f4a0 <rcutils_reset_error>
 8014b78:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014b7a:	4659      	mov	r1, fp
 8014b7c:	47d0      	blx	sl
 8014b7e:	4659      	mov	r1, fp
 8014b80:	4620      	mov	r0, r4
 8014b82:	47d0      	blx	sl
 8014b84:	e799      	b.n	8014aba <rcl_node_resolve_name+0x7e>
 8014b86:	2667      	movs	r6, #103	@ 0x67
 8014b88:	e7ac      	b.n	8014ae4 <rcl_node_resolve_name+0xa8>
 8014b8a:	bf00      	nop

08014b8c <rcl_service_get_rmw_handle>:
 8014b8c:	b118      	cbz	r0, 8014b96 <rcl_service_get_rmw_handle+0xa>
 8014b8e:	6800      	ldr	r0, [r0, #0]
 8014b90:	b108      	cbz	r0, 8014b96 <rcl_service_get_rmw_handle+0xa>
 8014b92:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014b96:	4770      	bx	lr

08014b98 <rcl_take_request>:
 8014b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014b9a:	468e      	mov	lr, r1
 8014b9c:	460c      	mov	r4, r1
 8014b9e:	4617      	mov	r7, r2
 8014ba0:	4605      	mov	r5, r0
 8014ba2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014ba6:	b091      	sub	sp, #68	@ 0x44
 8014ba8:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8014bac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014bb0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014bb4:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014bb8:	b30d      	cbz	r5, 8014bfe <rcl_take_request+0x66>
 8014bba:	682b      	ldr	r3, [r5, #0]
 8014bbc:	b1fb      	cbz	r3, 8014bfe <rcl_take_request+0x66>
 8014bbe:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014bc2:	b1e0      	cbz	r0, 8014bfe <rcl_take_request+0x66>
 8014bc4:	b397      	cbz	r7, 8014c2c <rcl_take_request+0x94>
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	f88d 3017 	strb.w	r3, [sp, #23]
 8014bcc:	463a      	mov	r2, r7
 8014bce:	f10d 0317 	add.w	r3, sp, #23
 8014bd2:	a906      	add	r1, sp, #24
 8014bd4:	f003 fbb6 	bl	8018344 <rmw_take_request>
 8014bd8:	4606      	mov	r6, r0
 8014bda:	b198      	cbz	r0, 8014c04 <rcl_take_request+0x6c>
 8014bdc:	280a      	cmp	r0, #10
 8014bde:	bf18      	it	ne
 8014be0:	2601      	movne	r6, #1
 8014be2:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8014be6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014bea:	46a6      	mov	lr, r4
 8014bec:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014bf0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014bf4:	e88e 0003 	stmia.w	lr, {r0, r1}
 8014bf8:	4630      	mov	r0, r6
 8014bfa:	b011      	add	sp, #68	@ 0x44
 8014bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014bfe:	f44f 7616 	mov.w	r6, #600	@ 0x258
 8014c02:	e7ee      	b.n	8014be2 <rcl_take_request+0x4a>
 8014c04:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8014c08:	b193      	cbz	r3, 8014c30 <rcl_take_request+0x98>
 8014c0a:	682b      	ldr	r3, [r5, #0]
 8014c0c:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8014c10:	2800      	cmp	r0, #0
 8014c12:	d0e6      	beq.n	8014be2 <rcl_take_request+0x4a>
 8014c14:	463a      	mov	r2, r7
 8014c16:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 8014c1a:	ab0a      	add	r3, sp, #40	@ 0x28
 8014c1c:	e9cd 6700 	strd	r6, r7, [sp]
 8014c20:	9302      	str	r3, [sp, #8]
 8014c22:	2101      	movs	r1, #1
 8014c24:	f000 f844 	bl	8014cb0 <rcl_send_service_event_message>
 8014c28:	4606      	mov	r6, r0
 8014c2a:	e7da      	b.n	8014be2 <rcl_take_request+0x4a>
 8014c2c:	260b      	movs	r6, #11
 8014c2e:	e7d8      	b.n	8014be2 <rcl_take_request+0x4a>
 8014c30:	f240 2659 	movw	r6, #601	@ 0x259
 8014c34:	e7d5      	b.n	8014be2 <rcl_take_request+0x4a>
 8014c36:	bf00      	nop

08014c38 <rcl_send_response>:
 8014c38:	b350      	cbz	r0, 8014c90 <rcl_send_response+0x58>
 8014c3a:	b570      	push	{r4, r5, r6, lr}
 8014c3c:	6803      	ldr	r3, [r0, #0]
 8014c3e:	b084      	sub	sp, #16
 8014c40:	4604      	mov	r4, r0
 8014c42:	b1cb      	cbz	r3, 8014c78 <rcl_send_response+0x40>
 8014c44:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014c48:	b1b0      	cbz	r0, 8014c78 <rcl_send_response+0x40>
 8014c4a:	460e      	mov	r6, r1
 8014c4c:	b1e9      	cbz	r1, 8014c8a <rcl_send_response+0x52>
 8014c4e:	4615      	mov	r5, r2
 8014c50:	b1da      	cbz	r2, 8014c8a <rcl_send_response+0x52>
 8014c52:	f003 fbd5 	bl	8018400 <rmw_send_response>
 8014c56:	b998      	cbnz	r0, 8014c80 <rcl_send_response+0x48>
 8014c58:	6823      	ldr	r3, [r4, #0]
 8014c5a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8014c5e:	b16b      	cbz	r3, 8014c7c <rcl_send_response+0x44>
 8014c60:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 8014c64:	462a      	mov	r2, r5
 8014c66:	e9cd 0100 	strd	r0, r1, [sp]
 8014c6a:	9602      	str	r6, [sp, #8]
 8014c6c:	2102      	movs	r1, #2
 8014c6e:	4618      	mov	r0, r3
 8014c70:	f000 f81e 	bl	8014cb0 <rcl_send_service_event_message>
 8014c74:	b004      	add	sp, #16
 8014c76:	bd70      	pop	{r4, r5, r6, pc}
 8014c78:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014c7c:	b004      	add	sp, #16
 8014c7e:	bd70      	pop	{r4, r5, r6, pc}
 8014c80:	2802      	cmp	r0, #2
 8014c82:	bf18      	it	ne
 8014c84:	2001      	movne	r0, #1
 8014c86:	b004      	add	sp, #16
 8014c88:	bd70      	pop	{r4, r5, r6, pc}
 8014c8a:	200b      	movs	r0, #11
 8014c8c:	b004      	add	sp, #16
 8014c8e:	bd70      	pop	{r4, r5, r6, pc}
 8014c90:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014c94:	4770      	bx	lr
 8014c96:	bf00      	nop

08014c98 <rcl_service_is_valid>:
 8014c98:	b130      	cbz	r0, 8014ca8 <rcl_service_is_valid+0x10>
 8014c9a:	6800      	ldr	r0, [r0, #0]
 8014c9c:	b120      	cbz	r0, 8014ca8 <rcl_service_is_valid+0x10>
 8014c9e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014ca2:	3800      	subs	r0, #0
 8014ca4:	bf18      	it	ne
 8014ca6:	2001      	movne	r0, #1
 8014ca8:	4770      	bx	lr
 8014caa:	bf00      	nop
 8014cac:	0000      	movs	r0, r0
	...

08014cb0 <rcl_send_service_event_message>:
 8014cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014cb2:	b093      	sub	sp, #76	@ 0x4c
 8014cb4:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8014cb6:	b17a      	cbz	r2, 8014cd8 <rcl_send_service_event_message+0x28>
 8014cb8:	b176      	cbz	r6, 8014cd8 <rcl_send_service_event_message+0x28>
 8014cba:	4604      	mov	r4, r0
 8014cbc:	b150      	cbz	r0, 8014cd4 <rcl_send_service_event_message+0x24>
 8014cbe:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8014cc2:	b13b      	cbz	r3, 8014cd4 <rcl_send_service_event_message+0x24>
 8014cc4:	68c0      	ldr	r0, [r0, #12]
 8014cc6:	460f      	mov	r7, r1
 8014cc8:	4615      	mov	r5, r2
 8014cca:	f000 f9bb 	bl	8015044 <rcl_clock_valid>
 8014cce:	b108      	cbz	r0, 8014cd4 <rcl_send_service_event_message+0x24>
 8014cd0:	7a23      	ldrb	r3, [r4, #8]
 8014cd2:	b92b      	cbnz	r3, 8014ce0 <rcl_send_service_event_message+0x30>
 8014cd4:	2501      	movs	r5, #1
 8014cd6:	e000      	b.n	8014cda <rcl_send_service_event_message+0x2a>
 8014cd8:	250b      	movs	r5, #11
 8014cda:	4628      	mov	r0, r5
 8014cdc:	b013      	add	sp, #76	@ 0x4c
 8014cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ce0:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 8014ce4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014ce8:	f10d 0c0c 	add.w	ip, sp, #12
 8014cec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014cf0:	f8de 3000 	ldr.w	r3, [lr]
 8014cf4:	f8cc 3000 	str.w	r3, [ip]
 8014cf8:	a803      	add	r0, sp, #12
 8014cfa:	f7fa fba5 	bl	800f448 <rcutils_allocator_is_valid>
 8014cfe:	2800      	cmp	r0, #0
 8014d00:	d0ea      	beq.n	8014cd8 <rcl_send_service_event_message+0x28>
 8014d02:	6820      	ldr	r0, [r4, #0]
 8014d04:	f7f9 fc32 	bl	800e56c <rcl_publisher_is_valid>
 8014d08:	2800      	cmp	r0, #0
 8014d0a:	d045      	beq.n	8014d98 <rcl_send_service_event_message+0xe8>
 8014d0c:	4669      	mov	r1, sp
 8014d0e:	68e0      	ldr	r0, [r4, #12]
 8014d10:	f000 fa10 	bl	8015134 <rcl_clock_get_now>
 8014d14:	4601      	mov	r1, r0
 8014d16:	2800      	cmp	r0, #0
 8014d18:	d13b      	bne.n	8014d92 <rcl_send_service_event_message+0xe2>
 8014d1a:	2220      	movs	r2, #32
 8014d1c:	eb0d 0002 	add.w	r0, sp, r2
 8014d20:	f007 ff16 	bl	801cb50 <memset>
 8014d24:	a324      	add	r3, pc, #144	@ (adr r3, 8014db8 <rcl_send_service_event_message+0x108>)
 8014d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014d2e:	f88d 7020 	strb.w	r7, [sp, #32]
 8014d32:	f7eb ffc1 	bl	8000cb8 <__aeabi_ldivmod>
 8014d36:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 8014d3a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8014d3e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014d42:	7a23      	ldrb	r3, [r4, #8]
 8014d44:	6830      	ldr	r0, [r6, #0]
 8014d46:	6871      	ldr	r1, [r6, #4]
 8014d48:	68b2      	ldr	r2, [r6, #8]
 8014d4a:	2b01      	cmp	r3, #1
 8014d4c:	68f3      	ldr	r3, [r6, #12]
 8014d4e:	bf08      	it	eq
 8014d50:	2500      	moveq	r5, #0
 8014d52:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014d54:	2f01      	cmp	r7, #1
 8014d56:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014d58:	d821      	bhi.n	8014d9e <rcl_send_service_event_message+0xee>
 8014d5a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014d5e:	462a      	mov	r2, r5
 8014d60:	a808      	add	r0, sp, #32
 8014d62:	699d      	ldr	r5, [r3, #24]
 8014d64:	a903      	add	r1, sp, #12
 8014d66:	2300      	movs	r3, #0
 8014d68:	47a8      	blx	r5
 8014d6a:	4606      	mov	r6, r0
 8014d6c:	2e00      	cmp	r6, #0
 8014d6e:	d0b1      	beq.n	8014cd4 <rcl_send_service_event_message+0x24>
 8014d70:	4631      	mov	r1, r6
 8014d72:	6820      	ldr	r0, [r4, #0]
 8014d74:	2200      	movs	r2, #0
 8014d76:	f7f9 fbd3 	bl	800e520 <rcl_publish>
 8014d7a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014d7e:	4605      	mov	r5, r0
 8014d80:	69db      	ldr	r3, [r3, #28]
 8014d82:	a903      	add	r1, sp, #12
 8014d84:	4630      	mov	r0, r6
 8014d86:	4798      	blx	r3
 8014d88:	2d00      	cmp	r5, #0
 8014d8a:	d0a6      	beq.n	8014cda <rcl_send_service_event_message+0x2a>
 8014d8c:	f7fa fb88 	bl	800f4a0 <rcutils_reset_error>
 8014d90:	e7a3      	b.n	8014cda <rcl_send_service_event_message+0x2a>
 8014d92:	f7fa fb85 	bl	800f4a0 <rcutils_reset_error>
 8014d96:	e79d      	b.n	8014cd4 <rcl_send_service_event_message+0x24>
 8014d98:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8014d9c:	e79d      	b.n	8014cda <rcl_send_service_event_message+0x2a>
 8014d9e:	1eb9      	subs	r1, r7, #2
 8014da0:	2901      	cmp	r1, #1
 8014da2:	d8f6      	bhi.n	8014d92 <rcl_send_service_event_message+0xe2>
 8014da4:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8014da8:	462b      	mov	r3, r5
 8014daa:	a808      	add	r0, sp, #32
 8014dac:	6995      	ldr	r5, [r2, #24]
 8014dae:	a903      	add	r1, sp, #12
 8014db0:	2200      	movs	r2, #0
 8014db2:	47a8      	blx	r5
 8014db4:	4606      	mov	r6, r0
 8014db6:	e7d9      	b.n	8014d6c <rcl_send_service_event_message+0xbc>
 8014db8:	3b9aca00 	.word	0x3b9aca00
 8014dbc:	00000000 	.word	0x00000000

08014dc0 <rcl_get_zero_initialized_subscription>:
 8014dc0:	4b01      	ldr	r3, [pc, #4]	@ (8014dc8 <rcl_get_zero_initialized_subscription+0x8>)
 8014dc2:	6818      	ldr	r0, [r3, #0]
 8014dc4:	4770      	bx	lr
 8014dc6:	bf00      	nop
 8014dc8:	08020280 	.word	0x08020280

08014dcc <rcl_subscription_init>:
 8014dcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014dd0:	b089      	sub	sp, #36	@ 0x24
 8014dd2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8014dd4:	b1d6      	cbz	r6, 8014e0c <rcl_subscription_init+0x40>
 8014dd6:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 8014dda:	4604      	mov	r4, r0
 8014ddc:	4648      	mov	r0, r9
 8014dde:	460d      	mov	r5, r1
 8014de0:	4690      	mov	r8, r2
 8014de2:	461f      	mov	r7, r3
 8014de4:	f7fa fb30 	bl	800f448 <rcutils_allocator_is_valid>
 8014de8:	b180      	cbz	r0, 8014e0c <rcl_subscription_init+0x40>
 8014dea:	b17c      	cbz	r4, 8014e0c <rcl_subscription_init+0x40>
 8014dec:	4628      	mov	r0, r5
 8014dee:	f7ff fd95 	bl	801491c <rcl_node_is_valid>
 8014df2:	2800      	cmp	r0, #0
 8014df4:	d054      	beq.n	8014ea0 <rcl_subscription_init+0xd4>
 8014df6:	f1b8 0f00 	cmp.w	r8, #0
 8014dfa:	d007      	beq.n	8014e0c <rcl_subscription_init+0x40>
 8014dfc:	b137      	cbz	r7, 8014e0c <rcl_subscription_init+0x40>
 8014dfe:	6823      	ldr	r3, [r4, #0]
 8014e00:	b14b      	cbz	r3, 8014e16 <rcl_subscription_init+0x4a>
 8014e02:	2764      	movs	r7, #100	@ 0x64
 8014e04:	4638      	mov	r0, r7
 8014e06:	b009      	add	sp, #36	@ 0x24
 8014e08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014e0c:	270b      	movs	r7, #11
 8014e0e:	4638      	mov	r0, r7
 8014e10:	b009      	add	sp, #36	@ 0x24
 8014e12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014e16:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8014e1a:	aa07      	add	r2, sp, #28
 8014e1c:	9205      	str	r2, [sp, #20]
 8014e1e:	9307      	str	r3, [sp, #28]
 8014e20:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 8014e24:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014e28:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014e2c:	4639      	mov	r1, r7
 8014e2e:	e899 000c 	ldmia.w	r9, {r2, r3}
 8014e32:	4628      	mov	r0, r5
 8014e34:	f7ff fe02 	bl	8014a3c <rcl_node_resolve_name>
 8014e38:	4607      	mov	r7, r0
 8014e3a:	2800      	cmp	r0, #0
 8014e3c:	d15f      	bne.n	8014efe <rcl_subscription_init+0x132>
 8014e3e:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8014e42:	21d0      	movs	r1, #208	@ 0xd0
 8014e44:	2001      	movs	r0, #1
 8014e46:	4798      	blx	r3
 8014e48:	6020      	str	r0, [r4, #0]
 8014e4a:	2800      	cmp	r0, #0
 8014e4c:	d05d      	beq.n	8014f0a <rcl_subscription_init+0x13e>
 8014e4e:	2278      	movs	r2, #120	@ 0x78
 8014e50:	4631      	mov	r1, r6
 8014e52:	f007 ffb6 	bl	801cdc2 <memcpy>
 8014e56:	4628      	mov	r0, r5
 8014e58:	f7ff fd82 	bl	8014960 <rcl_node_get_rmw_handle>
 8014e5c:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8014e60:	9300      	str	r3, [sp, #0]
 8014e62:	9a07      	ldr	r2, [sp, #28]
 8014e64:	6827      	ldr	r7, [r4, #0]
 8014e66:	4641      	mov	r1, r8
 8014e68:	4633      	mov	r3, r6
 8014e6a:	f003 fbb1 	bl	80185d0 <rmw_create_subscription>
 8014e6e:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 8014e72:	6827      	ldr	r7, [r4, #0]
 8014e74:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8014e78:	b338      	cbz	r0, 8014eca <rcl_subscription_init+0xfe>
 8014e7a:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8014e7e:	f003 fc87 	bl	8018790 <rmw_subscription_get_actual_qos>
 8014e82:	4607      	mov	r7, r0
 8014e84:	b988      	cbnz	r0, 8014eaa <rcl_subscription_init+0xde>
 8014e86:	6823      	ldr	r3, [r4, #0]
 8014e88:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 8014e8c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 8014e90:	9807      	ldr	r0, [sp, #28]
 8014e92:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014e94:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014e96:	4798      	blx	r3
 8014e98:	4638      	mov	r0, r7
 8014e9a:	b009      	add	sp, #36	@ 0x24
 8014e9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014ea0:	27c8      	movs	r7, #200	@ 0xc8
 8014ea2:	4638      	mov	r0, r7
 8014ea4:	b009      	add	sp, #36	@ 0x24
 8014ea6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014eaa:	6827      	ldr	r7, [r4, #0]
 8014eac:	b32f      	cbz	r7, 8014efa <rcl_subscription_init+0x12e>
 8014eae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8014eb2:	b153      	cbz	r3, 8014eca <rcl_subscription_init+0xfe>
 8014eb4:	4628      	mov	r0, r5
 8014eb6:	f7ff fd53 	bl	8014960 <rcl_node_get_rmw_handle>
 8014eba:	6823      	ldr	r3, [r4, #0]
 8014ebc:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 8014ec0:	f003 fc74 	bl	80187ac <rmw_destroy_subscription>
 8014ec4:	6827      	ldr	r7, [r4, #0]
 8014ec6:	4638      	mov	r0, r7
 8014ec8:	b197      	cbz	r7, 8014ef0 <rcl_subscription_init+0x124>
 8014eca:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8014ece:	4628      	mov	r0, r5
 8014ed0:	f7fa faba 	bl	800f448 <rcutils_allocator_is_valid>
 8014ed4:	b1e8      	cbz	r0, 8014f12 <rcl_subscription_init+0x146>
 8014ed6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014ed8:	b1d8      	cbz	r0, 8014f12 <rcl_subscription_init+0x146>
 8014eda:	4629      	mov	r1, r5
 8014edc:	f002 fb94 	bl	8017608 <rmw_subscription_content_filter_options_fini>
 8014ee0:	4605      	mov	r5, r0
 8014ee2:	b9a0      	cbnz	r0, 8014f0e <rcl_subscription_init+0x142>
 8014ee4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014ee6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014ee8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8014eea:	4798      	blx	r3
 8014eec:	6820      	ldr	r0, [r4, #0]
 8014eee:	66fd      	str	r5, [r7, #108]	@ 0x6c
 8014ef0:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014ef2:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014ef4:	4798      	blx	r3
 8014ef6:	2300      	movs	r3, #0
 8014ef8:	6023      	str	r3, [r4, #0]
 8014efa:	2701      	movs	r7, #1
 8014efc:	e7c8      	b.n	8014e90 <rcl_subscription_init+0xc4>
 8014efe:	2867      	cmp	r0, #103	@ 0x67
 8014f00:	d0c6      	beq.n	8014e90 <rcl_subscription_init+0xc4>
 8014f02:	2869      	cmp	r0, #105	@ 0x69
 8014f04:	d007      	beq.n	8014f16 <rcl_subscription_init+0x14a>
 8014f06:	280a      	cmp	r0, #10
 8014f08:	d1f7      	bne.n	8014efa <rcl_subscription_init+0x12e>
 8014f0a:	270a      	movs	r7, #10
 8014f0c:	e7c0      	b.n	8014e90 <rcl_subscription_init+0xc4>
 8014f0e:	f7ff f93d 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 8014f12:	6820      	ldr	r0, [r4, #0]
 8014f14:	e7ec      	b.n	8014ef0 <rcl_subscription_init+0x124>
 8014f16:	2767      	movs	r7, #103	@ 0x67
 8014f18:	e7ba      	b.n	8014e90 <rcl_subscription_init+0xc4>
 8014f1a:	bf00      	nop

08014f1c <rcl_subscription_get_default_options>:
 8014f1c:	b510      	push	{r4, lr}
 8014f1e:	4907      	ldr	r1, [pc, #28]	@ (8014f3c <rcl_subscription_get_default_options+0x20>)
 8014f20:	4604      	mov	r4, r0
 8014f22:	2250      	movs	r2, #80	@ 0x50
 8014f24:	f007 ff4d 	bl	801cdc2 <memcpy>
 8014f28:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014f2c:	f7fa fa60 	bl	800f3f0 <rcutils_get_default_allocator>
 8014f30:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 8014f34:	f002 fb82 	bl	801763c <rmw_get_default_subscription_options>
 8014f38:	4620      	mov	r0, r4
 8014f3a:	bd10      	pop	{r4, pc}
 8014f3c:	08020288 	.word	0x08020288

08014f40 <rcl_take>:
 8014f40:	2800      	cmp	r0, #0
 8014f42:	d04b      	beq.n	8014fdc <rcl_take+0x9c>
 8014f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f48:	4615      	mov	r5, r2
 8014f4a:	6802      	ldr	r2, [r0, #0]
 8014f4c:	b0a0      	sub	sp, #128	@ 0x80
 8014f4e:	4604      	mov	r4, r0
 8014f50:	2a00      	cmp	r2, #0
 8014f52:	d03b      	beq.n	8014fcc <rcl_take+0x8c>
 8014f54:	461f      	mov	r7, r3
 8014f56:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 8014f5a:	2b00      	cmp	r3, #0
 8014f5c:	d036      	beq.n	8014fcc <rcl_take+0x8c>
 8014f5e:	460e      	mov	r6, r1
 8014f60:	2900      	cmp	r1, #0
 8014f62:	d039      	beq.n	8014fd8 <rcl_take+0x98>
 8014f64:	2d00      	cmp	r5, #0
 8014f66:	d03d      	beq.n	8014fe4 <rcl_take+0xa4>
 8014f68:	a802      	add	r0, sp, #8
 8014f6a:	f002 fbf3 	bl	8017754 <rmw_get_zero_initialized_message_info>
 8014f6e:	6823      	ldr	r3, [r4, #0]
 8014f70:	f10d 0c08 	add.w	ip, sp, #8
 8014f74:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 8014f78:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014f7c:	46ae      	mov	lr, r5
 8014f7e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014f82:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014f86:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014f8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014f8e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014f92:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014f96:	462b      	mov	r3, r5
 8014f98:	e88e 0003 	stmia.w	lr, {r0, r1}
 8014f9c:	f04f 0800 	mov.w	r8, #0
 8014fa0:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 8014fa4:	4631      	mov	r1, r6
 8014fa6:	4620      	mov	r0, r4
 8014fa8:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 8014fac:	9700      	str	r7, [sp, #0]
 8014fae:	f003 fc5d 	bl	801886c <rmw_take_with_info>
 8014fb2:	4603      	mov	r3, r0
 8014fb4:	b9c0      	cbnz	r0, 8014fe8 <rcl_take+0xa8>
 8014fb6:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 8014fba:	f240 1291 	movw	r2, #401	@ 0x191
 8014fbe:	2900      	cmp	r1, #0
 8014fc0:	bf08      	it	eq
 8014fc2:	4613      	moveq	r3, r2
 8014fc4:	4618      	mov	r0, r3
 8014fc6:	b020      	add	sp, #128	@ 0x80
 8014fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fcc:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014fd0:	4618      	mov	r0, r3
 8014fd2:	b020      	add	sp, #128	@ 0x80
 8014fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fd8:	230b      	movs	r3, #11
 8014fda:	e7f3      	b.n	8014fc4 <rcl_take+0x84>
 8014fdc:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014fe0:	4618      	mov	r0, r3
 8014fe2:	4770      	bx	lr
 8014fe4:	ad12      	add	r5, sp, #72	@ 0x48
 8014fe6:	e7bf      	b.n	8014f68 <rcl_take+0x28>
 8014fe8:	f7ff f8d0 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 8014fec:	4603      	mov	r3, r0
 8014fee:	e7e9      	b.n	8014fc4 <rcl_take+0x84>

08014ff0 <rcl_subscription_get_rmw_handle>:
 8014ff0:	b118      	cbz	r0, 8014ffa <rcl_subscription_get_rmw_handle+0xa>
 8014ff2:	6800      	ldr	r0, [r0, #0]
 8014ff4:	b108      	cbz	r0, 8014ffa <rcl_subscription_get_rmw_handle+0xa>
 8014ff6:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8014ffa:	4770      	bx	lr

08014ffc <rcl_subscription_is_valid>:
 8014ffc:	b130      	cbz	r0, 801500c <rcl_subscription_is_valid+0x10>
 8014ffe:	6800      	ldr	r0, [r0, #0]
 8015000:	b120      	cbz	r0, 801500c <rcl_subscription_is_valid+0x10>
 8015002:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8015006:	3800      	subs	r0, #0
 8015008:	bf18      	it	ne
 801500a:	2001      	movne	r0, #1
 801500c:	4770      	bx	lr
 801500e:	bf00      	nop

08015010 <rcl_get_system_time>:
 8015010:	4608      	mov	r0, r1
 8015012:	f7fa ba61 	b.w	800f4d8 <rcutils_system_time_now>
 8015016:	bf00      	nop

08015018 <rcl_get_steady_time>:
 8015018:	4608      	mov	r0, r1
 801501a:	f7fa ba87 	b.w	800f52c <rcutils_steady_time_now>
 801501e:	bf00      	nop

08015020 <rcl_get_ros_time>:
 8015020:	7a03      	ldrb	r3, [r0, #8]
 8015022:	b510      	push	{r4, lr}
 8015024:	460c      	mov	r4, r1
 8015026:	b143      	cbz	r3, 801503a <rcl_get_ros_time+0x1a>
 8015028:	2105      	movs	r1, #5
 801502a:	f001 ff81 	bl	8016f30 <__atomic_load_8>
 801502e:	4602      	mov	r2, r0
 8015030:	460b      	mov	r3, r1
 8015032:	e9c4 2300 	strd	r2, r3, [r4]
 8015036:	2000      	movs	r0, #0
 8015038:	bd10      	pop	{r4, pc}
 801503a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801503e:	4608      	mov	r0, r1
 8015040:	f7fa ba4a 	b.w	800f4d8 <rcutils_system_time_now>

08015044 <rcl_clock_valid>:
 8015044:	b138      	cbz	r0, 8015056 <rcl_clock_valid+0x12>
 8015046:	7803      	ldrb	r3, [r0, #0]
 8015048:	b123      	cbz	r3, 8015054 <rcl_clock_valid+0x10>
 801504a:	68c0      	ldr	r0, [r0, #12]
 801504c:	3800      	subs	r0, #0
 801504e:	bf18      	it	ne
 8015050:	2001      	movne	r0, #1
 8015052:	4770      	bx	lr
 8015054:	4618      	mov	r0, r3
 8015056:	4770      	bx	lr

08015058 <rcl_clock_init>:
 8015058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801505a:	4605      	mov	r5, r0
 801505c:	4610      	mov	r0, r2
 801505e:	4614      	mov	r4, r2
 8015060:	460e      	mov	r6, r1
 8015062:	f7fa f9f1 	bl	800f448 <rcutils_allocator_is_valid>
 8015066:	b128      	cbz	r0, 8015074 <rcl_clock_init+0x1c>
 8015068:	2d03      	cmp	r5, #3
 801506a:	d803      	bhi.n	8015074 <rcl_clock_init+0x1c>
 801506c:	e8df f005 	tbb	[pc, r5]
 8015070:	044c291a 	.word	0x044c291a
 8015074:	200b      	movs	r0, #11
 8015076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015078:	2e00      	cmp	r6, #0
 801507a:	d0fb      	beq.n	8015074 <rcl_clock_init+0x1c>
 801507c:	2c00      	cmp	r4, #0
 801507e:	d0f9      	beq.n	8015074 <rcl_clock_init+0x1c>
 8015080:	2300      	movs	r3, #0
 8015082:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8015086:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 801512c <rcl_clock_init+0xd4>
 801508a:	6133      	str	r3, [r6, #16]
 801508c:	f106 0514 	add.w	r5, r6, #20
 8015090:	2703      	movs	r7, #3
 8015092:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015094:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015096:	6823      	ldr	r3, [r4, #0]
 8015098:	602b      	str	r3, [r5, #0]
 801509a:	f8c6 c00c 	str.w	ip, [r6, #12]
 801509e:	7037      	strb	r7, [r6, #0]
 80150a0:	2000      	movs	r0, #0
 80150a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80150a4:	2e00      	cmp	r6, #0
 80150a6:	d0e5      	beq.n	8015074 <rcl_clock_init+0x1c>
 80150a8:	2300      	movs	r3, #0
 80150aa:	7033      	strb	r3, [r6, #0]
 80150ac:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80150b0:	e9c6 3303 	strd	r3, r3, [r6, #12]
 80150b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80150b6:	f106 0514 	add.w	r5, r6, #20
 80150ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80150bc:	6823      	ldr	r3, [r4, #0]
 80150be:	602b      	str	r3, [r5, #0]
 80150c0:	e7ee      	b.n	80150a0 <rcl_clock_init+0x48>
 80150c2:	2e00      	cmp	r6, #0
 80150c4:	d0d6      	beq.n	8015074 <rcl_clock_init+0x1c>
 80150c6:	2c00      	cmp	r4, #0
 80150c8:	d0d4      	beq.n	8015074 <rcl_clock_init+0x1c>
 80150ca:	2700      	movs	r7, #0
 80150cc:	7037      	strb	r7, [r6, #0]
 80150ce:	46a4      	mov	ip, r4
 80150d0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80150d4:	f106 0514 	add.w	r5, r6, #20
 80150d8:	e9c6 7701 	strd	r7, r7, [r6, #4]
 80150dc:	e9c6 7703 	strd	r7, r7, [r6, #12]
 80150e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80150e2:	f8dc 3000 	ldr.w	r3, [ip]
 80150e6:	602b      	str	r3, [r5, #0]
 80150e8:	6921      	ldr	r1, [r4, #16]
 80150ea:	6823      	ldr	r3, [r4, #0]
 80150ec:	2010      	movs	r0, #16
 80150ee:	4798      	blx	r3
 80150f0:	6130      	str	r0, [r6, #16]
 80150f2:	b1b8      	cbz	r0, 8015124 <rcl_clock_init+0xcc>
 80150f4:	2200      	movs	r2, #0
 80150f6:	2300      	movs	r3, #0
 80150f8:	e9c0 2300 	strd	r2, r3, [r0]
 80150fc:	4a0a      	ldr	r2, [pc, #40]	@ (8015128 <rcl_clock_init+0xd0>)
 80150fe:	7207      	strb	r7, [r0, #8]
 8015100:	2301      	movs	r3, #1
 8015102:	60f2      	str	r2, [r6, #12]
 8015104:	7033      	strb	r3, [r6, #0]
 8015106:	e7cb      	b.n	80150a0 <rcl_clock_init+0x48>
 8015108:	2e00      	cmp	r6, #0
 801510a:	d0b3      	beq.n	8015074 <rcl_clock_init+0x1c>
 801510c:	2c00      	cmp	r4, #0
 801510e:	d0b1      	beq.n	8015074 <rcl_clock_init+0x1c>
 8015110:	2300      	movs	r3, #0
 8015112:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8015116:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8015130 <rcl_clock_init+0xd8>
 801511a:	6133      	str	r3, [r6, #16]
 801511c:	f106 0514 	add.w	r5, r6, #20
 8015120:	2702      	movs	r7, #2
 8015122:	e7b6      	b.n	8015092 <rcl_clock_init+0x3a>
 8015124:	200a      	movs	r0, #10
 8015126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015128:	08015021 	.word	0x08015021
 801512c:	08015019 	.word	0x08015019
 8015130:	08015011 	.word	0x08015011

08015134 <rcl_clock_get_now>:
 8015134:	b140      	cbz	r0, 8015148 <rcl_clock_get_now+0x14>
 8015136:	b139      	cbz	r1, 8015148 <rcl_clock_get_now+0x14>
 8015138:	7803      	ldrb	r3, [r0, #0]
 801513a:	b11b      	cbz	r3, 8015144 <rcl_clock_get_now+0x10>
 801513c:	68c3      	ldr	r3, [r0, #12]
 801513e:	b10b      	cbz	r3, 8015144 <rcl_clock_get_now+0x10>
 8015140:	6900      	ldr	r0, [r0, #16]
 8015142:	4718      	bx	r3
 8015144:	2001      	movs	r0, #1
 8015146:	4770      	bx	lr
 8015148:	200b      	movs	r0, #11
 801514a:	4770      	bx	lr

0801514c <rcl_is_enabled_ros_time_override>:
 801514c:	b158      	cbz	r0, 8015166 <rcl_is_enabled_ros_time_override+0x1a>
 801514e:	b151      	cbz	r1, 8015166 <rcl_is_enabled_ros_time_override+0x1a>
 8015150:	7803      	ldrb	r3, [r0, #0]
 8015152:	2b01      	cmp	r3, #1
 8015154:	d105      	bne.n	8015162 <rcl_is_enabled_ros_time_override+0x16>
 8015156:	6902      	ldr	r2, [r0, #16]
 8015158:	b11a      	cbz	r2, 8015162 <rcl_is_enabled_ros_time_override+0x16>
 801515a:	7a13      	ldrb	r3, [r2, #8]
 801515c:	700b      	strb	r3, [r1, #0]
 801515e:	2000      	movs	r0, #0
 8015160:	4770      	bx	lr
 8015162:	2001      	movs	r0, #1
 8015164:	4770      	bx	lr
 8015166:	200b      	movs	r0, #11
 8015168:	4770      	bx	lr
 801516a:	bf00      	nop

0801516c <rcl_clock_add_jump_callback>:
 801516c:	b082      	sub	sp, #8
 801516e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015172:	a906      	add	r1, sp, #24
 8015174:	e881 000c 	stmia.w	r1, {r2, r3}
 8015178:	e9dd 760c 	ldrd	r7, r6, [sp, #48]	@ 0x30
 801517c:	b320      	cbz	r0, 80151c8 <rcl_clock_add_jump_callback+0x5c>
 801517e:	4605      	mov	r5, r0
 8015180:	3014      	adds	r0, #20
 8015182:	f7fa f961 	bl	800f448 <rcutils_allocator_is_valid>
 8015186:	b1f8      	cbz	r0, 80151c8 <rcl_clock_add_jump_callback+0x5c>
 8015188:	b1f7      	cbz	r7, 80151c8 <rcl_clock_add_jump_callback+0x5c>
 801518a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801518c:	2b00      	cmp	r3, #0
 801518e:	db1b      	blt.n	80151c8 <rcl_clock_add_jump_callback+0x5c>
 8015190:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8015194:	2a01      	cmp	r2, #1
 8015196:	f173 0300 	sbcs.w	r3, r3, #0
 801519a:	da15      	bge.n	80151c8 <rcl_clock_add_jump_callback+0x5c>
 801519c:	e9d5 0401 	ldrd	r0, r4, [r5, #4]
 80151a0:	2c00      	cmp	r4, #0
 80151a2:	d042      	beq.n	801522a <rcl_clock_add_jump_callback+0xbe>
 80151a4:	4603      	mov	r3, r0
 80151a6:	2200      	movs	r2, #0
 80151a8:	e003      	b.n	80151b2 <rcl_clock_add_jump_callback+0x46>
 80151aa:	4294      	cmp	r4, r2
 80151ac:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80151b0:	d011      	beq.n	80151d6 <rcl_clock_add_jump_callback+0x6a>
 80151b2:	6819      	ldr	r1, [r3, #0]
 80151b4:	42b9      	cmp	r1, r7
 80151b6:	f102 0201 	add.w	r2, r2, #1
 80151ba:	d1f6      	bne.n	80151aa <rcl_clock_add_jump_callback+0x3e>
 80151bc:	6a19      	ldr	r1, [r3, #32]
 80151be:	42b1      	cmp	r1, r6
 80151c0:	d1f3      	bne.n	80151aa <rcl_clock_add_jump_callback+0x3e>
 80151c2:	f04f 0e01 	mov.w	lr, #1
 80151c6:	e001      	b.n	80151cc <rcl_clock_add_jump_callback+0x60>
 80151c8:	f04f 0e0b 	mov.w	lr, #11
 80151cc:	4670      	mov	r0, lr
 80151ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80151d2:	b002      	add	sp, #8
 80151d4:	4770      	bx	lr
 80151d6:	3401      	adds	r4, #1
 80151d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80151dc:	00e1      	lsls	r1, r4, #3
 80151de:	69eb      	ldr	r3, [r5, #28]
 80151e0:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80151e2:	4798      	blx	r3
 80151e4:	b1f0      	cbz	r0, 8015224 <rcl_clock_add_jump_callback+0xb8>
 80151e6:	68ab      	ldr	r3, [r5, #8]
 80151e8:	6068      	str	r0, [r5, #4]
 80151ea:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80151ee:	f10d 0c18 	add.w	ip, sp, #24
 80151f2:	f840 7032 	str.w	r7, [r0, r2, lsl #3]
 80151f6:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
 80151fa:	f103 0801 	add.w	r8, r3, #1
 80151fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015202:	f104 0708 	add.w	r7, r4, #8
 8015206:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015208:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801520c:	f04f 0e00 	mov.w	lr, #0
 8015210:	e887 0003 	stmia.w	r7, {r0, r1}
 8015214:	6226      	str	r6, [r4, #32]
 8015216:	4670      	mov	r0, lr
 8015218:	f8c5 8008 	str.w	r8, [r5, #8]
 801521c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015220:	b002      	add	sp, #8
 8015222:	4770      	bx	lr
 8015224:	f04f 0e0a 	mov.w	lr, #10
 8015228:	e7d0      	b.n	80151cc <rcl_clock_add_jump_callback+0x60>
 801522a:	2128      	movs	r1, #40	@ 0x28
 801522c:	e7d7      	b.n	80151de <rcl_clock_add_jump_callback+0x72>
 801522e:	bf00      	nop

08015230 <rcl_clock_remove_jump_callback>:
 8015230:	2800      	cmp	r0, #0
 8015232:	d05a      	beq.n	80152ea <rcl_clock_remove_jump_callback+0xba>
 8015234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015238:	4605      	mov	r5, r0
 801523a:	3014      	adds	r0, #20
 801523c:	460f      	mov	r7, r1
 801523e:	4692      	mov	sl, r2
 8015240:	f7fa f902 	bl	800f448 <rcutils_allocator_is_valid>
 8015244:	2800      	cmp	r0, #0
 8015246:	d03f      	beq.n	80152c8 <rcl_clock_remove_jump_callback+0x98>
 8015248:	2f00      	cmp	r7, #0
 801524a:	d03d      	beq.n	80152c8 <rcl_clock_remove_jump_callback+0x98>
 801524c:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8015250:	f1b8 0f00 	cmp.w	r8, #0
 8015254:	d00c      	beq.n	8015270 <rcl_clock_remove_jump_callback+0x40>
 8015256:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801525a:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 801525e:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 8015262:	464c      	mov	r4, r9
 8015264:	6823      	ldr	r3, [r4, #0]
 8015266:	42bb      	cmp	r3, r7
 8015268:	d005      	beq.n	8015276 <rcl_clock_remove_jump_callback+0x46>
 801526a:	3428      	adds	r4, #40	@ 0x28
 801526c:	42b4      	cmp	r4, r6
 801526e:	d1f9      	bne.n	8015264 <rcl_clock_remove_jump_callback+0x34>
 8015270:	2001      	movs	r0, #1
 8015272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015276:	6a23      	ldr	r3, [r4, #32]
 8015278:	3428      	adds	r4, #40	@ 0x28
 801527a:	42b4      	cmp	r4, r6
 801527c:	d02c      	beq.n	80152d8 <rcl_clock_remove_jump_callback+0xa8>
 801527e:	4553      	cmp	r3, sl
 8015280:	d1f0      	bne.n	8015264 <rcl_clock_remove_jump_callback+0x34>
 8015282:	46a6      	mov	lr, r4
 8015284:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015288:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 801528c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015290:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015294:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015298:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801529c:	3428      	adds	r4, #40	@ 0x28
 801529e:	42a6      	cmp	r6, r4
 80152a0:	e88c 0003 	stmia.w	ip, {r0, r1}
 80152a4:	d1ed      	bne.n	8015282 <rcl_clock_remove_jump_callback+0x52>
 80152a6:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 80152aa:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80152ac:	60ac      	str	r4, [r5, #8]
 80152ae:	b174      	cbz	r4, 80152ce <rcl_clock_remove_jump_callback+0x9e>
 80152b0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80152b4:	00e1      	lsls	r1, r4, #3
 80152b6:	69eb      	ldr	r3, [r5, #28]
 80152b8:	4648      	mov	r0, r9
 80152ba:	4798      	blx	r3
 80152bc:	4604      	mov	r4, r0
 80152be:	b1b0      	cbz	r0, 80152ee <rcl_clock_remove_jump_callback+0xbe>
 80152c0:	606c      	str	r4, [r5, #4]
 80152c2:	2000      	movs	r0, #0
 80152c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80152c8:	200b      	movs	r0, #11
 80152ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80152ce:	69ab      	ldr	r3, [r5, #24]
 80152d0:	4611      	mov	r1, r2
 80152d2:	4648      	mov	r0, r9
 80152d4:	4798      	blx	r3
 80152d6:	e7f3      	b.n	80152c0 <rcl_clock_remove_jump_callback+0x90>
 80152d8:	4553      	cmp	r3, sl
 80152da:	d1c9      	bne.n	8015270 <rcl_clock_remove_jump_callback+0x40>
 80152dc:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 80152e0:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80152e2:	60ac      	str	r4, [r5, #8]
 80152e4:	2c00      	cmp	r4, #0
 80152e6:	d1e3      	bne.n	80152b0 <rcl_clock_remove_jump_callback+0x80>
 80152e8:	e7f1      	b.n	80152ce <rcl_clock_remove_jump_callback+0x9e>
 80152ea:	200b      	movs	r0, #11
 80152ec:	4770      	bx	lr
 80152ee:	200a      	movs	r0, #10
 80152f0:	e7eb      	b.n	80152ca <rcl_clock_remove_jump_callback+0x9a>
 80152f2:	bf00      	nop

080152f4 <_rcl_timer_time_jump>:
 80152f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152f8:	4681      	mov	r9, r0
 80152fa:	b087      	sub	sp, #28
 80152fc:	4614      	mov	r4, r2
 80152fe:	b131      	cbz	r1, 801530e <_rcl_timer_time_jump+0x1a>
 8015300:	7803      	ldrb	r3, [r0, #0]
 8015302:	3b02      	subs	r3, #2
 8015304:	2b01      	cmp	r3, #1
 8015306:	d93e      	bls.n	8015386 <_rcl_timer_time_jump+0x92>
 8015308:	b007      	add	sp, #28
 801530a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801530e:	6810      	ldr	r0, [r2, #0]
 8015310:	a904      	add	r1, sp, #16
 8015312:	f7ff ff0f 	bl	8015134 <rcl_clock_get_now>
 8015316:	2800      	cmp	r0, #0
 8015318:	d1f6      	bne.n	8015308 <_rcl_timer_time_jump+0x14>
 801531a:	f104 0a20 	add.w	sl, r4, #32
 801531e:	2105      	movs	r1, #5
 8015320:	4650      	mov	r0, sl
 8015322:	f001 fe05 	bl	8016f30 <__atomic_load_8>
 8015326:	f104 0b28 	add.w	fp, r4, #40	@ 0x28
 801532a:	4680      	mov	r8, r0
 801532c:	460e      	mov	r6, r1
 801532e:	4658      	mov	r0, fp
 8015330:	2105      	movs	r1, #5
 8015332:	f001 fdfd 	bl	8016f30 <__atomic_load_8>
 8015336:	4607      	mov	r7, r0
 8015338:	460d      	mov	r5, r1
 801533a:	f104 0018 	add.w	r0, r4, #24
 801533e:	2105      	movs	r1, #5
 8015340:	f001 fdf6 	bl	8016f30 <__atomic_load_8>
 8015344:	f899 3000 	ldrb.w	r3, [r9]
 8015348:	9003      	str	r0, [sp, #12]
 801534a:	3b02      	subs	r3, #2
 801534c:	2b01      	cmp	r3, #1
 801534e:	4689      	mov	r9, r1
 8015350:	d935      	bls.n	80153be <_rcl_timer_time_jump+0xca>
 8015352:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015356:	42ba      	cmp	r2, r7
 8015358:	eb73 0505 	sbcs.w	r5, r3, r5
 801535c:	da57      	bge.n	801540e <_rcl_timer_time_jump+0x11a>
 801535e:	4542      	cmp	r2, r8
 8015360:	eb73 0606 	sbcs.w	r6, r3, r6
 8015364:	dad0      	bge.n	8015308 <_rcl_timer_time_jump+0x14>
 8015366:	1882      	adds	r2, r0, r2
 8015368:	f04f 0405 	mov.w	r4, #5
 801536c:	eb43 0309 	adc.w	r3, r3, r9
 8015370:	4658      	mov	r0, fp
 8015372:	9400      	str	r4, [sp, #0]
 8015374:	f001 fe12 	bl	8016f9c <__atomic_store_8>
 8015378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801537c:	9400      	str	r4, [sp, #0]
 801537e:	4650      	mov	r0, sl
 8015380:	f001 fe0c 	bl	8016f9c <__atomic_store_8>
 8015384:	e7c0      	b.n	8015308 <_rcl_timer_time_jump+0x14>
 8015386:	6810      	ldr	r0, [r2, #0]
 8015388:	a904      	add	r1, sp, #16
 801538a:	f7ff fed3 	bl	8015134 <rcl_clock_get_now>
 801538e:	2800      	cmp	r0, #0
 8015390:	d1ba      	bne.n	8015308 <_rcl_timer_time_jump+0x14>
 8015392:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8015396:	4313      	orrs	r3, r2
 8015398:	d0b6      	beq.n	8015308 <_rcl_timer_time_jump+0x14>
 801539a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 801539e:	2105      	movs	r1, #5
 80153a0:	f001 fdc6 	bl	8016f30 <__atomic_load_8>
 80153a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80153a8:	1a82      	subs	r2, r0, r2
 80153aa:	f04f 0005 	mov.w	r0, #5
 80153ae:	9000      	str	r0, [sp, #0]
 80153b0:	eb61 0303 	sbc.w	r3, r1, r3
 80153b4:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 80153b8:	f001 fdf0 	bl	8016f9c <__atomic_store_8>
 80153bc:	e7a4      	b.n	8015308 <_rcl_timer_time_jump+0x14>
 80153be:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80153c2:	4313      	orrs	r3, r2
 80153c4:	d0a0      	beq.n	8015308 <_rcl_timer_time_jump+0x14>
 80153c6:	2605      	movs	r6, #5
 80153c8:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 80153cc:	2300      	movs	r3, #0
 80153ce:	9600      	str	r6, [sp, #0]
 80153d0:	2200      	movs	r2, #0
 80153d2:	f001 fe19 	bl	8017008 <__atomic_exchange_8>
 80153d6:	ea51 0300 	orrs.w	r3, r1, r0
 80153da:	4604      	mov	r4, r0
 80153dc:	460d      	mov	r5, r1
 80153de:	d093      	beq.n	8015308 <_rcl_timer_time_jump+0x14>
 80153e0:	9a04      	ldr	r2, [sp, #16]
 80153e2:	9b05      	ldr	r3, [sp, #20]
 80153e4:	9600      	str	r6, [sp, #0]
 80153e6:	1b12      	subs	r2, r2, r4
 80153e8:	eb63 0301 	sbc.w	r3, r3, r1
 80153ec:	9903      	ldr	r1, [sp, #12]
 80153ee:	1852      	adds	r2, r2, r1
 80153f0:	eb43 0309 	adc.w	r3, r3, r9
 80153f4:	4658      	mov	r0, fp
 80153f6:	f001 fdd1 	bl	8016f9c <__atomic_store_8>
 80153fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80153fe:	1b12      	subs	r2, r2, r4
 8015400:	9600      	str	r6, [sp, #0]
 8015402:	eb63 0305 	sbc.w	r3, r3, r5
 8015406:	4650      	mov	r0, sl
 8015408:	f001 fdc8 	bl	8016f9c <__atomic_store_8>
 801540c:	e77c      	b.n	8015308 <_rcl_timer_time_jump+0x14>
 801540e:	f104 0008 	add.w	r0, r4, #8
 8015412:	f006 f9d1 	bl	801b7b8 <rcl_trigger_guard_condition>
 8015416:	e777      	b.n	8015308 <_rcl_timer_time_jump+0x14>

08015418 <rcl_get_zero_initialized_timer>:
 8015418:	4b01      	ldr	r3, [pc, #4]	@ (8015420 <rcl_get_zero_initialized_timer+0x8>)
 801541a:	6818      	ldr	r0, [r3, #0]
 801541c:	4770      	bx	lr
 801541e:	bf00      	nop
 8015420:	080202d8 	.word	0x080202d8
 8015424:	00000000 	.word	0x00000000

08015428 <rcl_timer_init2>:
 8015428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801542c:	b0ae      	sub	sp, #184	@ 0xb8
 801542e:	4604      	mov	r4, r0
 8015430:	a839      	add	r0, sp, #228	@ 0xe4
 8015432:	f89d 80f8 	ldrb.w	r8, [sp, #248]	@ 0xf8
 8015436:	460d      	mov	r5, r1
 8015438:	4691      	mov	r9, r2
 801543a:	f7fa f805 	bl	800f448 <rcutils_allocator_is_valid>
 801543e:	2800      	cmp	r0, #0
 8015440:	f000 8097 	beq.w	8015572 <rcl_timer_init2+0x14a>
 8015444:	2c00      	cmp	r4, #0
 8015446:	f000 8094 	beq.w	8015572 <rcl_timer_init2+0x14a>
 801544a:	2d00      	cmp	r5, #0
 801544c:	f000 8091 	beq.w	8015572 <rcl_timer_init2+0x14a>
 8015450:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 8015452:	2b00      	cmp	r3, #0
 8015454:	f2c0 808d 	blt.w	8015572 <rcl_timer_init2+0x14a>
 8015458:	6823      	ldr	r3, [r4, #0]
 801545a:	b123      	cbz	r3, 8015466 <rcl_timer_init2+0x3e>
 801545c:	2664      	movs	r6, #100	@ 0x64
 801545e:	4630      	mov	r0, r6
 8015460:	b02e      	add	sp, #184	@ 0xb8
 8015462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015466:	a908      	add	r1, sp, #32
 8015468:	4628      	mov	r0, r5
 801546a:	f7ff fe63 	bl	8015134 <rcl_clock_get_now>
 801546e:	4606      	mov	r6, r0
 8015470:	2800      	cmp	r0, #0
 8015472:	d1f4      	bne.n	801545e <rcl_timer_init2+0x36>
 8015474:	ae06      	add	r6, sp, #24
 8015476:	4630      	mov	r0, r6
 8015478:	e9cd 5916 	strd	r5, r9, [sp, #88]	@ 0x58
 801547c:	f006 f8be 	bl	801b5fc <rcl_get_zero_initialized_guard_condition>
 8015480:	e896 0003 	ldmia.w	r6, {r0, r1}
 8015484:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 8015488:	ae0b      	add	r6, sp, #44	@ 0x2c
 801548a:	e88a 0003 	stmia.w	sl, {r0, r1}
 801548e:	4630      	mov	r0, r6
 8015490:	f006 f98c 	bl	801b7ac <rcl_guard_condition_get_default_options>
 8015494:	ab0d      	add	r3, sp, #52	@ 0x34
 8015496:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801549a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801549e:	4649      	mov	r1, r9
 80154a0:	e896 000c 	ldmia.w	r6, {r2, r3}
 80154a4:	4650      	mov	r0, sl
 80154a6:	f006 f8b3 	bl	801b610 <rcl_guard_condition_init>
 80154aa:	4606      	mov	r6, r0
 80154ac:	2800      	cmp	r0, #0
 80154ae:	d1d6      	bne.n	801545e <rcl_timer_init2+0x36>
 80154b0:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 80154b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80154b4:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	@ 0xd8
 80154b8:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 80154bc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80154c0:	9f36      	ldr	r7, [sp, #216]	@ 0xd8
 80154c2:	902a      	str	r0, [sp, #168]	@ 0xa8
 80154c4:	e9cd 002b 	strd	r0, r0, [sp, #172]	@ 0xac
 80154c8:	ed9f 7b35 	vldr	d7, [pc, #212]	@ 80155a0 <rcl_timer_init2+0x178>
 80154cc:	19d0      	adds	r0, r2, r7
 80154ce:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 80154d0:	f10d 0ce4 	add.w	ip, sp, #228	@ 0xe4
 80154d4:	eb43 0107 	adc.w	r1, r3, r7
 80154d8:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 80154dc:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 80154e0:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 80154e4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80154e8:	f10d 0e94 	add.w	lr, sp, #148	@ 0x94
 80154ec:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80154f0:	f8dc 3000 	ldr.w	r3, [ip]
 80154f4:	f8ce 3000 	str.w	r3, [lr]
 80154f8:	f088 0801 	eor.w	r8, r8, #1
 80154fc:	f88d 8090 	strb.w	r8, [sp, #144]	@ 0x90
 8015500:	4619      	mov	r1, r3
 8015502:	2060      	movs	r0, #96	@ 0x60
 8015504:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8015506:	4798      	blx	r3
 8015508:	4680      	mov	r8, r0
 801550a:	6020      	str	r0, [r4, #0]
 801550c:	2800      	cmp	r0, #0
 801550e:	d035      	beq.n	801557c <rcl_timer_init2+0x154>
 8015510:	a916      	add	r1, sp, #88	@ 0x58
 8015512:	2260      	movs	r2, #96	@ 0x60
 8015514:	f007 fc55 	bl	801cdc2 <memcpy>
 8015518:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801551a:	781b      	ldrb	r3, [r3, #0]
 801551c:	2b01      	cmp	r3, #1
 801551e:	d19e      	bne.n	801545e <rcl_timer_init2+0x36>
 8015520:	2001      	movs	r0, #1
 8015522:	2100      	movs	r1, #0
 8015524:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8015528:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801552c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8015530:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8015534:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8015538:	4b1b      	ldr	r3, [pc, #108]	@ (80155a8 <rcl_timer_init2+0x180>)
 801553a:	9304      	str	r3, [sp, #16]
 801553c:	f8cd 8014 	str.w	r8, [sp, #20]
 8015540:	ab12      	add	r3, sp, #72	@ 0x48
 8015542:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015544:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8015548:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 801554c:	4628      	mov	r0, r5
 801554e:	e89c 000c 	ldmia.w	ip, {r2, r3}
 8015552:	f7ff fe0b 	bl	801516c <rcl_clock_add_jump_callback>
 8015556:	4605      	mov	r5, r0
 8015558:	2800      	cmp	r0, #0
 801555a:	d080      	beq.n	801545e <rcl_timer_init2+0x36>
 801555c:	4650      	mov	r0, sl
 801555e:	f006 f903 	bl	801b768 <rcl_guard_condition_fini>
 8015562:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8015564:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 8015566:	6820      	ldr	r0, [r4, #0]
 8015568:	4798      	blx	r3
 801556a:	2300      	movs	r3, #0
 801556c:	6023      	str	r3, [r4, #0]
 801556e:	462e      	mov	r6, r5
 8015570:	e775      	b.n	801545e <rcl_timer_init2+0x36>
 8015572:	260b      	movs	r6, #11
 8015574:	4630      	mov	r0, r6
 8015576:	b02e      	add	sp, #184	@ 0xb8
 8015578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801557c:	4650      	mov	r0, sl
 801557e:	f006 f8f3 	bl	801b768 <rcl_guard_condition_fini>
 8015582:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015584:	781b      	ldrb	r3, [r3, #0]
 8015586:	2b01      	cmp	r3, #1
 8015588:	d001      	beq.n	801558e <rcl_timer_init2+0x166>
 801558a:	260a      	movs	r6, #10
 801558c:	e767      	b.n	801545e <rcl_timer_init2+0x36>
 801558e:	4906      	ldr	r1, [pc, #24]	@ (80155a8 <rcl_timer_init2+0x180>)
 8015590:	4622      	mov	r2, r4
 8015592:	4628      	mov	r0, r5
 8015594:	f7ff fe4c 	bl	8015230 <rcl_clock_remove_jump_callback>
 8015598:	e7f7      	b.n	801558a <rcl_timer_init2+0x162>
 801559a:	bf00      	nop
 801559c:	f3af 8000 	nop.w
	...
 80155a8:	080152f5 	.word	0x080152f5

080155ac <rcl_timer_clock>:
 80155ac:	b130      	cbz	r0, 80155bc <rcl_timer_clock+0x10>
 80155ae:	b129      	cbz	r1, 80155bc <rcl_timer_clock+0x10>
 80155b0:	6803      	ldr	r3, [r0, #0]
 80155b2:	b12b      	cbz	r3, 80155c0 <rcl_timer_clock+0x14>
 80155b4:	681b      	ldr	r3, [r3, #0]
 80155b6:	600b      	str	r3, [r1, #0]
 80155b8:	2000      	movs	r0, #0
 80155ba:	4770      	bx	lr
 80155bc:	200b      	movs	r0, #11
 80155be:	4770      	bx	lr
 80155c0:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80155c4:	4770      	bx	lr
 80155c6:	bf00      	nop

080155c8 <rcl_timer_call>:
 80155c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155cc:	b087      	sub	sp, #28
 80155ce:	2800      	cmp	r0, #0
 80155d0:	d067      	beq.n	80156a2 <rcl_timer_call+0xda>
 80155d2:	6803      	ldr	r3, [r0, #0]
 80155d4:	4604      	mov	r4, r0
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d068      	beq.n	80156ac <rcl_timer_call+0xe4>
 80155da:	f3bf 8f5b 	dmb	ish
 80155de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80155e2:	f3bf 8f5b 	dmb	ish
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d150      	bne.n	801568c <rcl_timer_call+0xc4>
 80155ea:	6803      	ldr	r3, [r0, #0]
 80155ec:	a904      	add	r1, sp, #16
 80155ee:	6818      	ldr	r0, [r3, #0]
 80155f0:	f7ff fda0 	bl	8015134 <rcl_clock_get_now>
 80155f4:	4605      	mov	r5, r0
 80155f6:	2800      	cmp	r0, #0
 80155f8:	d144      	bne.n	8015684 <rcl_timer_call+0xbc>
 80155fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80155fe:	2b00      	cmp	r3, #0
 8015600:	db4a      	blt.n	8015698 <rcl_timer_call+0xd0>
 8015602:	6820      	ldr	r0, [r4, #0]
 8015604:	f04f 0a05 	mov.w	sl, #5
 8015608:	f8cd a000 	str.w	sl, [sp]
 801560c:	3020      	adds	r0, #32
 801560e:	f001 fcfb 	bl	8017008 <__atomic_exchange_8>
 8015612:	6823      	ldr	r3, [r4, #0]
 8015614:	f3bf 8f5b 	dmb	ish
 8015618:	4680      	mov	r8, r0
 801561a:	f8d3 b010 	ldr.w	fp, [r3, #16]
 801561e:	f3bf 8f5b 	dmb	ish
 8015622:	6820      	ldr	r0, [r4, #0]
 8015624:	4689      	mov	r9, r1
 8015626:	3028      	adds	r0, #40	@ 0x28
 8015628:	4651      	mov	r1, sl
 801562a:	f001 fc81 	bl	8016f30 <__atomic_load_8>
 801562e:	4606      	mov	r6, r0
 8015630:	6820      	ldr	r0, [r4, #0]
 8015632:	460f      	mov	r7, r1
 8015634:	3018      	adds	r0, #24
 8015636:	4651      	mov	r1, sl
 8015638:	f001 fc7a 	bl	8016f30 <__atomic_load_8>
 801563c:	1836      	adds	r6, r6, r0
 801563e:	eb41 0707 	adc.w	r7, r1, r7
 8015642:	4602      	mov	r2, r0
 8015644:	460b      	mov	r3, r1
 8015646:	4682      	mov	sl, r0
 8015648:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801564c:	42b0      	cmp	r0, r6
 801564e:	eb71 0c07 	sbcs.w	ip, r1, r7
 8015652:	db04      	blt.n	801565e <rcl_timer_call+0x96>
 8015654:	ea53 0c02 	orrs.w	ip, r3, r2
 8015658:	d12b      	bne.n	80156b2 <rcl_timer_call+0xea>
 801565a:	4606      	mov	r6, r0
 801565c:	460f      	mov	r7, r1
 801565e:	6820      	ldr	r0, [r4, #0]
 8015660:	2105      	movs	r1, #5
 8015662:	4632      	mov	r2, r6
 8015664:	463b      	mov	r3, r7
 8015666:	3028      	adds	r0, #40	@ 0x28
 8015668:	9100      	str	r1, [sp, #0]
 801566a:	f001 fc97 	bl	8016f9c <__atomic_store_8>
 801566e:	f1bb 0f00 	cmp.w	fp, #0
 8015672:	d007      	beq.n	8015684 <rcl_timer_call+0xbc>
 8015674:	9a04      	ldr	r2, [sp, #16]
 8015676:	9b05      	ldr	r3, [sp, #20]
 8015678:	ebb2 0208 	subs.w	r2, r2, r8
 801567c:	4620      	mov	r0, r4
 801567e:	eb63 0309 	sbc.w	r3, r3, r9
 8015682:	47d8      	blx	fp
 8015684:	4628      	mov	r0, r5
 8015686:	b007      	add	sp, #28
 8015688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801568c:	f240 3521 	movw	r5, #801	@ 0x321
 8015690:	4628      	mov	r0, r5
 8015692:	b007      	add	sp, #28
 8015694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015698:	2501      	movs	r5, #1
 801569a:	4628      	mov	r0, r5
 801569c:	b007      	add	sp, #28
 801569e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156a2:	250b      	movs	r5, #11
 80156a4:	4628      	mov	r0, r5
 80156a6:	b007      	add	sp, #28
 80156a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156ac:	f44f 7548 	mov.w	r5, #800	@ 0x320
 80156b0:	e7e8      	b.n	8015684 <rcl_timer_call+0xbc>
 80156b2:	1b80      	subs	r0, r0, r6
 80156b4:	eb61 0107 	sbc.w	r1, r1, r7
 80156b8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80156bc:	f7eb fafc 	bl	8000cb8 <__aeabi_ldivmod>
 80156c0:	9b02      	ldr	r3, [sp, #8]
 80156c2:	3001      	adds	r0, #1
 80156c4:	f141 0100 	adc.w	r1, r1, #0
 80156c8:	fb00 f303 	mul.w	r3, r0, r3
 80156cc:	fb01 330a 	mla	r3, r1, sl, r3
 80156d0:	fba0 0a0a 	umull	r0, sl, r0, sl
 80156d4:	1830      	adds	r0, r6, r0
 80156d6:	4453      	add	r3, sl
 80156d8:	eb43 0707 	adc.w	r7, r3, r7
 80156dc:	4606      	mov	r6, r0
 80156de:	e7be      	b.n	801565e <rcl_timer_call+0x96>

080156e0 <rcl_timer_is_ready>:
 80156e0:	b398      	cbz	r0, 801574a <rcl_timer_is_ready+0x6a>
 80156e2:	b530      	push	{r4, r5, lr}
 80156e4:	6803      	ldr	r3, [r0, #0]
 80156e6:	b083      	sub	sp, #12
 80156e8:	4604      	mov	r4, r0
 80156ea:	b383      	cbz	r3, 801574e <rcl_timer_is_ready+0x6e>
 80156ec:	460d      	mov	r5, r1
 80156ee:	b349      	cbz	r1, 8015744 <rcl_timer_is_ready+0x64>
 80156f0:	f3bf 8f5b 	dmb	ish
 80156f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80156f8:	f3bf 8f5b 	dmb	ish
 80156fc:	b9fb      	cbnz	r3, 801573e <rcl_timer_is_ready+0x5e>
 80156fe:	6803      	ldr	r3, [r0, #0]
 8015700:	4669      	mov	r1, sp
 8015702:	6818      	ldr	r0, [r3, #0]
 8015704:	f7ff fd16 	bl	8015134 <rcl_clock_get_now>
 8015708:	b128      	cbz	r0, 8015716 <rcl_timer_is_ready+0x36>
 801570a:	f240 3321 	movw	r3, #801	@ 0x321
 801570e:	4298      	cmp	r0, r3
 8015710:	d015      	beq.n	801573e <rcl_timer_is_ready+0x5e>
 8015712:	b003      	add	sp, #12
 8015714:	bd30      	pop	{r4, r5, pc}
 8015716:	6820      	ldr	r0, [r4, #0]
 8015718:	2105      	movs	r1, #5
 801571a:	3028      	adds	r0, #40	@ 0x28
 801571c:	f001 fc08 	bl	8016f30 <__atomic_load_8>
 8015720:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015724:	1ac0      	subs	r0, r0, r3
 8015726:	eb61 0102 	sbc.w	r1, r1, r2
 801572a:	2801      	cmp	r0, #1
 801572c:	f171 0100 	sbcs.w	r1, r1, #0
 8015730:	bfb4      	ite	lt
 8015732:	2301      	movlt	r3, #1
 8015734:	2300      	movge	r3, #0
 8015736:	702b      	strb	r3, [r5, #0]
 8015738:	2000      	movs	r0, #0
 801573a:	b003      	add	sp, #12
 801573c:	bd30      	pop	{r4, r5, pc}
 801573e:	2300      	movs	r3, #0
 8015740:	702b      	strb	r3, [r5, #0]
 8015742:	e7f9      	b.n	8015738 <rcl_timer_is_ready+0x58>
 8015744:	200b      	movs	r0, #11
 8015746:	b003      	add	sp, #12
 8015748:	bd30      	pop	{r4, r5, pc}
 801574a:	200b      	movs	r0, #11
 801574c:	4770      	bx	lr
 801574e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8015752:	e7de      	b.n	8015712 <rcl_timer_is_ready+0x32>

08015754 <rcl_timer_get_next_call_time>:
 8015754:	b1d8      	cbz	r0, 801578e <rcl_timer_get_next_call_time+0x3a>
 8015756:	b538      	push	{r3, r4, r5, lr}
 8015758:	6803      	ldr	r3, [r0, #0]
 801575a:	b1d3      	cbz	r3, 8015792 <rcl_timer_get_next_call_time+0x3e>
 801575c:	460c      	mov	r4, r1
 801575e:	b1a1      	cbz	r1, 801578a <rcl_timer_get_next_call_time+0x36>
 8015760:	f3bf 8f5b 	dmb	ish
 8015764:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015768:	f3bf 8f5b 	dmb	ish
 801576c:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8015770:	b943      	cbnz	r3, 8015784 <rcl_timer_get_next_call_time+0x30>
 8015772:	6800      	ldr	r0, [r0, #0]
 8015774:	2105      	movs	r1, #5
 8015776:	3028      	adds	r0, #40	@ 0x28
 8015778:	f001 fbda 	bl	8016f30 <__atomic_load_8>
 801577c:	e9c4 0100 	strd	r0, r1, [r4]
 8015780:	4628      	mov	r0, r5
 8015782:	bd38      	pop	{r3, r4, r5, pc}
 8015784:	f240 3021 	movw	r0, #801	@ 0x321
 8015788:	bd38      	pop	{r3, r4, r5, pc}
 801578a:	200b      	movs	r0, #11
 801578c:	bd38      	pop	{r3, r4, r5, pc}
 801578e:	200b      	movs	r0, #11
 8015790:	4770      	bx	lr
 8015792:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8015796:	bd38      	pop	{r3, r4, r5, pc}

08015798 <rcl_timer_get_guard_condition>:
 8015798:	b130      	cbz	r0, 80157a8 <rcl_timer_get_guard_condition+0x10>
 801579a:	6800      	ldr	r0, [r0, #0]
 801579c:	b120      	cbz	r0, 80157a8 <rcl_timer_get_guard_condition+0x10>
 801579e:	68c3      	ldr	r3, [r0, #12]
 80157a0:	b10b      	cbz	r3, 80157a6 <rcl_timer_get_guard_condition+0xe>
 80157a2:	3008      	adds	r0, #8
 80157a4:	4770      	bx	lr
 80157a6:	4618      	mov	r0, r3
 80157a8:	4770      	bx	lr
 80157aa:	bf00      	nop

080157ac <rcl_get_zero_initialized_wait_set>:
 80157ac:	b510      	push	{r4, lr}
 80157ae:	4c08      	ldr	r4, [pc, #32]	@ (80157d0 <rcl_get_zero_initialized_wait_set+0x24>)
 80157b0:	4686      	mov	lr, r0
 80157b2:	4684      	mov	ip, r0
 80157b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80157b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80157ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80157bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80157c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80157c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80157c6:	6823      	ldr	r3, [r4, #0]
 80157c8:	f8cc 3000 	str.w	r3, [ip]
 80157cc:	4670      	mov	r0, lr
 80157ce:	bd10      	pop	{r4, pc}
 80157d0:	080202dc 	.word	0x080202dc

080157d4 <rcl_wait_set_is_valid>:
 80157d4:	b118      	cbz	r0, 80157de <rcl_wait_set_is_valid+0xa>
 80157d6:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80157d8:	3800      	subs	r0, #0
 80157da:	bf18      	it	ne
 80157dc:	2001      	movne	r0, #1
 80157de:	4770      	bx	lr

080157e0 <rcl_wait_set_fini>:
 80157e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80157e4:	2800      	cmp	r0, #0
 80157e6:	f000 80ab 	beq.w	8015940 <rcl_wait_set_fini+0x160>
 80157ea:	4605      	mov	r5, r0
 80157ec:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80157ee:	2800      	cmp	r0, #0
 80157f0:	f000 809c 	beq.w	801592c <rcl_wait_set_fini+0x14c>
 80157f4:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80157f6:	f003 fa2f 	bl	8018c58 <rmw_destroy_wait_set>
 80157fa:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80157fc:	4680      	mov	r8, r0
 80157fe:	2800      	cmp	r0, #0
 8015800:	f040 808e 	bne.w	8015920 <rcl_wait_set_fini+0x140>
 8015804:	2c00      	cmp	r4, #0
 8015806:	f000 80a0 	beq.w	801594a <rcl_wait_set_fini+0x16a>
 801580a:	6828      	ldr	r0, [r5, #0]
 801580c:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801580e:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015812:	2600      	movs	r6, #0
 8015814:	606e      	str	r6, [r5, #4]
 8015816:	6026      	str	r6, [r4, #0]
 8015818:	b118      	cbz	r0, 8015822 <rcl_wait_set_fini+0x42>
 801581a:	4649      	mov	r1, r9
 801581c:	47b8      	blx	r7
 801581e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015820:	602e      	str	r6, [r5, #0]
 8015822:	68a0      	ldr	r0, [r4, #8]
 8015824:	b128      	cbz	r0, 8015832 <rcl_wait_set_fini+0x52>
 8015826:	4649      	mov	r1, r9
 8015828:	47b8      	blx	r7
 801582a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801582c:	2300      	movs	r3, #0
 801582e:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8015832:	68a8      	ldr	r0, [r5, #8]
 8015834:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015836:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015838:	f04f 0900 	mov.w	r9, #0
 801583c:	f8c5 900c 	str.w	r9, [r5, #12]
 8015840:	f8c4 900c 	str.w	r9, [r4, #12]
 8015844:	b130      	cbz	r0, 8015854 <rcl_wait_set_fini+0x74>
 8015846:	4639      	mov	r1, r7
 8015848:	47b0      	blx	r6
 801584a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801584c:	f8c5 9008 	str.w	r9, [r5, #8]
 8015850:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015852:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015854:	6960      	ldr	r0, [r4, #20]
 8015856:	f04f 0900 	mov.w	r9, #0
 801585a:	f8c4 9010 	str.w	r9, [r4, #16]
 801585e:	b130      	cbz	r0, 801586e <rcl_wait_set_fini+0x8e>
 8015860:	4639      	mov	r1, r7
 8015862:	47b0      	blx	r6
 8015864:	f8c4 9014 	str.w	r9, [r4, #20]
 8015868:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801586a:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801586c:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801586e:	6928      	ldr	r0, [r5, #16]
 8015870:	f04f 0900 	mov.w	r9, #0
 8015874:	f8c5 9014 	str.w	r9, [r5, #20]
 8015878:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 801587c:	b130      	cbz	r0, 801588c <rcl_wait_set_fini+0xac>
 801587e:	4639      	mov	r1, r7
 8015880:	47b0      	blx	r6
 8015882:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015884:	f8c5 9010 	str.w	r9, [r5, #16]
 8015888:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801588a:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801588c:	69a8      	ldr	r0, [r5, #24]
 801588e:	f04f 0900 	mov.w	r9, #0
 8015892:	f8c5 901c 	str.w	r9, [r5, #28]
 8015896:	f8c4 9018 	str.w	r9, [r4, #24]
 801589a:	b120      	cbz	r0, 80158a6 <rcl_wait_set_fini+0xc6>
 801589c:	4639      	mov	r1, r7
 801589e:	47b0      	blx	r6
 80158a0:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158a2:	f8c5 9018 	str.w	r9, [r5, #24]
 80158a6:	6a20      	ldr	r0, [r4, #32]
 80158a8:	b128      	cbz	r0, 80158b6 <rcl_wait_set_fini+0xd6>
 80158aa:	4639      	mov	r1, r7
 80158ac:	47b0      	blx	r6
 80158ae:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158b0:	2300      	movs	r3, #0
 80158b2:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80158b6:	6a28      	ldr	r0, [r5, #32]
 80158b8:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80158ba:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80158be:	2600      	movs	r6, #0
 80158c0:	626e      	str	r6, [r5, #36]	@ 0x24
 80158c2:	6266      	str	r6, [r4, #36]	@ 0x24
 80158c4:	b118      	cbz	r0, 80158ce <rcl_wait_set_fini+0xee>
 80158c6:	4649      	mov	r1, r9
 80158c8:	47b8      	blx	r7
 80158ca:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158cc:	622e      	str	r6, [r5, #32]
 80158ce:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80158d0:	b128      	cbz	r0, 80158de <rcl_wait_set_fini+0xfe>
 80158d2:	4649      	mov	r1, r9
 80158d4:	47b8      	blx	r7
 80158d6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158d8:	2300      	movs	r3, #0
 80158da:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 80158de:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 80158e0:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80158e2:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80158e6:	2600      	movs	r6, #0
 80158e8:	62ee      	str	r6, [r5, #44]	@ 0x2c
 80158ea:	6326      	str	r6, [r4, #48]	@ 0x30
 80158ec:	b118      	cbz	r0, 80158f6 <rcl_wait_set_fini+0x116>
 80158ee:	4649      	mov	r1, r9
 80158f0:	47b8      	blx	r7
 80158f2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158f4:	62ae      	str	r6, [r5, #40]	@ 0x28
 80158f6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80158f8:	b1e0      	cbz	r0, 8015934 <rcl_wait_set_fini+0x154>
 80158fa:	4649      	mov	r1, r9
 80158fc:	47b8      	blx	r7
 80158fe:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015900:	2300      	movs	r3, #0
 8015902:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8015906:	4598      	cmp	r8, r3
 8015908:	bf18      	it	ne
 801590a:	f44f 7861 	movne.w	r8, #900	@ 0x384
 801590e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8015910:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8015912:	4620      	mov	r0, r4
 8015914:	4798      	blx	r3
 8015916:	2300      	movs	r3, #0
 8015918:	632b      	str	r3, [r5, #48]	@ 0x30
 801591a:	4640      	mov	r0, r8
 801591c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015920:	f44f 7861 	mov.w	r8, #900	@ 0x384
 8015924:	2c00      	cmp	r4, #0
 8015926:	f47f af70 	bne.w	801580a <rcl_wait_set_fini+0x2a>
 801592a:	e7f6      	b.n	801591a <rcl_wait_set_fini+0x13a>
 801592c:	4680      	mov	r8, r0
 801592e:	4640      	mov	r0, r8
 8015930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015934:	f1b8 0f00 	cmp.w	r8, #0
 8015938:	bf18      	it	ne
 801593a:	f44f 7861 	movne.w	r8, #900	@ 0x384
 801593e:	e7e6      	b.n	801590e <rcl_wait_set_fini+0x12e>
 8015940:	f04f 080b 	mov.w	r8, #11
 8015944:	4640      	mov	r0, r8
 8015946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801594a:	f44f 7861 	mov.w	r8, #900	@ 0x384
 801594e:	e7e4      	b.n	801591a <rcl_wait_set_fini+0x13a>

08015950 <rcl_wait_set_add_subscription>:
 8015950:	b318      	cbz	r0, 801599a <rcl_wait_set_add_subscription+0x4a>
 8015952:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015954:	b570      	push	{r4, r5, r6, lr}
 8015956:	4604      	mov	r4, r0
 8015958:	b30b      	cbz	r3, 801599e <rcl_wait_set_add_subscription+0x4e>
 801595a:	b319      	cbz	r1, 80159a4 <rcl_wait_set_add_subscription+0x54>
 801595c:	681d      	ldr	r5, [r3, #0]
 801595e:	6840      	ldr	r0, [r0, #4]
 8015960:	4285      	cmp	r5, r0
 8015962:	d217      	bcs.n	8015994 <rcl_wait_set_add_subscription+0x44>
 8015964:	6820      	ldr	r0, [r4, #0]
 8015966:	1c6e      	adds	r6, r5, #1
 8015968:	601e      	str	r6, [r3, #0]
 801596a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801596e:	b102      	cbz	r2, 8015972 <rcl_wait_set_add_subscription+0x22>
 8015970:	6015      	str	r5, [r2, #0]
 8015972:	4608      	mov	r0, r1
 8015974:	f7ff fb3c 	bl	8014ff0 <rcl_subscription_get_rmw_handle>
 8015978:	b150      	cbz	r0, 8015990 <rcl_wait_set_add_subscription+0x40>
 801597a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801597c:	6842      	ldr	r2, [r0, #4]
 801597e:	689b      	ldr	r3, [r3, #8]
 8015980:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015984:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015986:	6853      	ldr	r3, [r2, #4]
 8015988:	3301      	adds	r3, #1
 801598a:	2000      	movs	r0, #0
 801598c:	6053      	str	r3, [r2, #4]
 801598e:	bd70      	pop	{r4, r5, r6, pc}
 8015990:	2001      	movs	r0, #1
 8015992:	bd70      	pop	{r4, r5, r6, pc}
 8015994:	f240 3086 	movw	r0, #902	@ 0x386
 8015998:	bd70      	pop	{r4, r5, r6, pc}
 801599a:	200b      	movs	r0, #11
 801599c:	4770      	bx	lr
 801599e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80159a2:	bd70      	pop	{r4, r5, r6, pc}
 80159a4:	200b      	movs	r0, #11
 80159a6:	bd70      	pop	{r4, r5, r6, pc}

080159a8 <rcl_wait_set_clear>:
 80159a8:	2800      	cmp	r0, #0
 80159aa:	d074      	beq.n	8015a96 <rcl_wait_set_clear+0xee>
 80159ac:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80159ae:	b510      	push	{r4, lr}
 80159b0:	4604      	mov	r4, r0
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d071      	beq.n	8015a9a <rcl_wait_set_clear+0xf2>
 80159b6:	6800      	ldr	r0, [r0, #0]
 80159b8:	b138      	cbz	r0, 80159ca <rcl_wait_set_clear+0x22>
 80159ba:	6862      	ldr	r2, [r4, #4]
 80159bc:	2100      	movs	r1, #0
 80159be:	0092      	lsls	r2, r2, #2
 80159c0:	f007 f8c6 	bl	801cb50 <memset>
 80159c4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80159c6:	2200      	movs	r2, #0
 80159c8:	601a      	str	r2, [r3, #0]
 80159ca:	68a0      	ldr	r0, [r4, #8]
 80159cc:	b138      	cbz	r0, 80159de <rcl_wait_set_clear+0x36>
 80159ce:	68e2      	ldr	r2, [r4, #12]
 80159d0:	2100      	movs	r1, #0
 80159d2:	0092      	lsls	r2, r2, #2
 80159d4:	f007 f8bc 	bl	801cb50 <memset>
 80159d8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80159da:	2200      	movs	r2, #0
 80159dc:	60da      	str	r2, [r3, #12]
 80159de:	69a0      	ldr	r0, [r4, #24]
 80159e0:	b138      	cbz	r0, 80159f2 <rcl_wait_set_clear+0x4a>
 80159e2:	69e2      	ldr	r2, [r4, #28]
 80159e4:	2100      	movs	r1, #0
 80159e6:	0092      	lsls	r2, r2, #2
 80159e8:	f007 f8b2 	bl	801cb50 <memset>
 80159ec:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80159ee:	2200      	movs	r2, #0
 80159f0:	619a      	str	r2, [r3, #24]
 80159f2:	6a20      	ldr	r0, [r4, #32]
 80159f4:	b138      	cbz	r0, 8015a06 <rcl_wait_set_clear+0x5e>
 80159f6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80159f8:	2100      	movs	r1, #0
 80159fa:	0092      	lsls	r2, r2, #2
 80159fc:	f007 f8a8 	bl	801cb50 <memset>
 8015a00:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a02:	2200      	movs	r2, #0
 8015a04:	625a      	str	r2, [r3, #36]	@ 0x24
 8015a06:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015a08:	b138      	cbz	r0, 8015a1a <rcl_wait_set_clear+0x72>
 8015a0a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8015a0c:	2100      	movs	r1, #0
 8015a0e:	0092      	lsls	r2, r2, #2
 8015a10:	f007 f89e 	bl	801cb50 <memset>
 8015a14:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a16:	2200      	movs	r2, #0
 8015a18:	631a      	str	r2, [r3, #48]	@ 0x30
 8015a1a:	6920      	ldr	r0, [r4, #16]
 8015a1c:	b138      	cbz	r0, 8015a2e <rcl_wait_set_clear+0x86>
 8015a1e:	6962      	ldr	r2, [r4, #20]
 8015a20:	2100      	movs	r1, #0
 8015a22:	0092      	lsls	r2, r2, #2
 8015a24:	f007 f894 	bl	801cb50 <memset>
 8015a28:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a2a:	2200      	movs	r2, #0
 8015a2c:	641a      	str	r2, [r3, #64]	@ 0x40
 8015a2e:	6898      	ldr	r0, [r3, #8]
 8015a30:	b138      	cbz	r0, 8015a42 <rcl_wait_set_clear+0x9a>
 8015a32:	685a      	ldr	r2, [r3, #4]
 8015a34:	2100      	movs	r1, #0
 8015a36:	0092      	lsls	r2, r2, #2
 8015a38:	f007 f88a 	bl	801cb50 <memset>
 8015a3c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a3e:	2200      	movs	r2, #0
 8015a40:	605a      	str	r2, [r3, #4]
 8015a42:	6958      	ldr	r0, [r3, #20]
 8015a44:	b138      	cbz	r0, 8015a56 <rcl_wait_set_clear+0xae>
 8015a46:	691a      	ldr	r2, [r3, #16]
 8015a48:	2100      	movs	r1, #0
 8015a4a:	0092      	lsls	r2, r2, #2
 8015a4c:	f007 f880 	bl	801cb50 <memset>
 8015a50:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a52:	2200      	movs	r2, #0
 8015a54:	611a      	str	r2, [r3, #16]
 8015a56:	6a18      	ldr	r0, [r3, #32]
 8015a58:	b138      	cbz	r0, 8015a6a <rcl_wait_set_clear+0xc2>
 8015a5a:	69da      	ldr	r2, [r3, #28]
 8015a5c:	2100      	movs	r1, #0
 8015a5e:	0092      	lsls	r2, r2, #2
 8015a60:	f007 f876 	bl	801cb50 <memset>
 8015a64:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a66:	2200      	movs	r2, #0
 8015a68:	61da      	str	r2, [r3, #28]
 8015a6a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8015a6c:	b138      	cbz	r0, 8015a7e <rcl_wait_set_clear+0xd6>
 8015a6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015a70:	2100      	movs	r1, #0
 8015a72:	0092      	lsls	r2, r2, #2
 8015a74:	f007 f86c 	bl	801cb50 <memset>
 8015a78:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a7a:	2200      	movs	r2, #0
 8015a7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8015a7e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8015a80:	b138      	cbz	r0, 8015a92 <rcl_wait_set_clear+0xea>
 8015a82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015a84:	2100      	movs	r1, #0
 8015a86:	0092      	lsls	r2, r2, #2
 8015a88:	f007 f862 	bl	801cb50 <memset>
 8015a8c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a8e:	2200      	movs	r2, #0
 8015a90:	635a      	str	r2, [r3, #52]	@ 0x34
 8015a92:	2000      	movs	r0, #0
 8015a94:	bd10      	pop	{r4, pc}
 8015a96:	200b      	movs	r0, #11
 8015a98:	4770      	bx	lr
 8015a9a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015a9e:	bd10      	pop	{r4, pc}

08015aa0 <rcl_wait_set_resize>:
 8015aa0:	2800      	cmp	r0, #0
 8015aa2:	f000 81a1 	beq.w	8015de8 <rcl_wait_set_resize+0x348>
 8015aa6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015aaa:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 8015aae:	b083      	sub	sp, #12
 8015ab0:	4604      	mov	r4, r0
 8015ab2:	f1ba 0f00 	cmp.w	sl, #0
 8015ab6:	f000 8199 	beq.w	8015dec <rcl_wait_set_resize+0x34c>
 8015aba:	f04f 0800 	mov.w	r8, #0
 8015abe:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 8015ac2:	461e      	mov	r6, r3
 8015ac4:	460f      	mov	r7, r1
 8015ac6:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 8015aca:	4615      	mov	r5, r2
 8015acc:	f8c0 8004 	str.w	r8, [r0, #4]
 8015ad0:	6800      	ldr	r0, [r0, #0]
 8015ad2:	f8ca 8000 	str.w	r8, [sl]
 8015ad6:	2900      	cmp	r1, #0
 8015ad8:	f000 80cf 	beq.w	8015c7a <rcl_wait_set_resize+0x1da>
 8015adc:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8015ae0:	464a      	mov	r2, r9
 8015ae2:	4651      	mov	r1, sl
 8015ae4:	9301      	str	r3, [sp, #4]
 8015ae6:	4798      	blx	r3
 8015ae8:	9b01      	ldr	r3, [sp, #4]
 8015aea:	6020      	str	r0, [r4, #0]
 8015aec:	2800      	cmp	r0, #0
 8015aee:	f000 8109 	beq.w	8015d04 <rcl_wait_set_resize+0x264>
 8015af2:	4652      	mov	r2, sl
 8015af4:	4641      	mov	r1, r8
 8015af6:	9301      	str	r3, [sp, #4]
 8015af8:	f007 f82a 	bl	801cb50 <memset>
 8015afc:	6067      	str	r7, [r4, #4]
 8015afe:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8015b00:	9b01      	ldr	r3, [sp, #4]
 8015b02:	68b8      	ldr	r0, [r7, #8]
 8015b04:	f8c7 8004 	str.w	r8, [r7, #4]
 8015b08:	464a      	mov	r2, r9
 8015b0a:	4651      	mov	r1, sl
 8015b0c:	4798      	blx	r3
 8015b0e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b10:	60b8      	str	r0, [r7, #8]
 8015b12:	689f      	ldr	r7, [r3, #8]
 8015b14:	2f00      	cmp	r7, #0
 8015b16:	f000 80f0 	beq.w	8015cfa <rcl_wait_set_resize+0x25a>
 8015b1a:	4652      	mov	r2, sl
 8015b1c:	4641      	mov	r1, r8
 8015b1e:	4638      	mov	r0, r7
 8015b20:	f007 f816 	bl	801cb50 <memset>
 8015b24:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015b28:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015b2c:	68a0      	ldr	r0, [r4, #8]
 8015b2e:	2700      	movs	r7, #0
 8015b30:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 8015b34:	60e7      	str	r7, [r4, #12]
 8015b36:	f8ca 700c 	str.w	r7, [sl, #12]
 8015b3a:	2d00      	cmp	r5, #0
 8015b3c:	f040 80b0 	bne.w	8015ca0 <rcl_wait_set_resize+0x200>
 8015b40:	b130      	cbz	r0, 8015b50 <rcl_wait_set_resize+0xb0>
 8015b42:	4641      	mov	r1, r8
 8015b44:	4790      	blx	r2
 8015b46:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015b4a:	60a5      	str	r5, [r4, #8]
 8015b4c:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015b50:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015b54:	2700      	movs	r7, #0
 8015b56:	19ad      	adds	r5, r5, r6
 8015b58:	f8ca 7010 	str.w	r7, [sl, #16]
 8015b5c:	f040 80b8 	bne.w	8015cd0 <rcl_wait_set_resize+0x230>
 8015b60:	b148      	cbz	r0, 8015b76 <rcl_wait_set_resize+0xd6>
 8015b62:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 8015b66:	4641      	mov	r1, r8
 8015b68:	4798      	blx	r3
 8015b6a:	f8ca 5014 	str.w	r5, [sl, #20]
 8015b6e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015b72:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015b76:	6920      	ldr	r0, [r4, #16]
 8015b78:	2500      	movs	r5, #0
 8015b7a:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015b7e:	6165      	str	r5, [r4, #20]
 8015b80:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 8015b84:	2e00      	cmp	r6, #0
 8015b86:	f040 80c1 	bne.w	8015d0c <rcl_wait_set_resize+0x26c>
 8015b8a:	b140      	cbz	r0, 8015b9e <rcl_wait_set_resize+0xfe>
 8015b8c:	4641      	mov	r1, r8
 8015b8e:	47c8      	blx	r9
 8015b90:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015b94:	6126      	str	r6, [r4, #16]
 8015b96:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015b9a:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015b9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015ba0:	69a0      	ldr	r0, [r4, #24]
 8015ba2:	2500      	movs	r5, #0
 8015ba4:	61e5      	str	r5, [r4, #28]
 8015ba6:	f8ca 5018 	str.w	r5, [sl, #24]
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	f040 80c2 	bne.w	8015d34 <rcl_wait_set_resize+0x294>
 8015bb0:	b128      	cbz	r0, 8015bbe <rcl_wait_set_resize+0x11e>
 8015bb2:	4641      	mov	r1, r8
 8015bb4:	47c8      	blx	r9
 8015bb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015bb8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015bbc:	61a3      	str	r3, [r4, #24]
 8015bbe:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015bc2:	b130      	cbz	r0, 8015bd2 <rcl_wait_set_resize+0x132>
 8015bc4:	4641      	mov	r1, r8
 8015bc6:	47c8      	blx	r9
 8015bc8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015bcc:	2300      	movs	r3, #0
 8015bce:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8015bd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015bd4:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8015bd8:	6a20      	ldr	r0, [r4, #32]
 8015bda:	2500      	movs	r5, #0
 8015bdc:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015be0:	6265      	str	r5, [r4, #36]	@ 0x24
 8015be2:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	f000 80c8 	beq.w	8015d7c <rcl_wait_set_resize+0x2dc>
 8015bec:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015bf0:	4632      	mov	r2, r6
 8015bf2:	4649      	mov	r1, r9
 8015bf4:	47c0      	blx	r8
 8015bf6:	6220      	str	r0, [r4, #32]
 8015bf8:	2800      	cmp	r0, #0
 8015bfa:	f000 8083 	beq.w	8015d04 <rcl_wait_set_resize+0x264>
 8015bfe:	464a      	mov	r2, r9
 8015c00:	4629      	mov	r1, r5
 8015c02:	f006 ffa5 	bl	801cb50 <memset>
 8015c06:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015c0c:	6263      	str	r3, [r4, #36]	@ 0x24
 8015c0e:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8015c12:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 8015c16:	4632      	mov	r2, r6
 8015c18:	4649      	mov	r1, r9
 8015c1a:	47c0      	blx	r8
 8015c1c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015c1e:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 8015c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c24:	2b00      	cmp	r3, #0
 8015c26:	f000 80fb 	beq.w	8015e20 <rcl_wait_set_resize+0x380>
 8015c2a:	464a      	mov	r2, r9
 8015c2c:	4629      	mov	r1, r5
 8015c2e:	4618      	mov	r0, r3
 8015c30:	f006 ff8e 	bl	801cb50 <memset>
 8015c34:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015c3a:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8015c3e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015c40:	2500      	movs	r5, #0
 8015c42:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015c46:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8015c48:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	f040 80a9 	bne.w	8015da4 <rcl_wait_set_resize+0x304>
 8015c52:	b128      	cbz	r0, 8015c60 <rcl_wait_set_resize+0x1c0>
 8015c54:	4631      	mov	r1, r6
 8015c56:	47b8      	blx	r7
 8015c58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015c5a:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c5e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015c60:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015c64:	b128      	cbz	r0, 8015c72 <rcl_wait_set_resize+0x1d2>
 8015c66:	4631      	mov	r1, r6
 8015c68:	47b8      	blx	r7
 8015c6a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015c6c:	2200      	movs	r2, #0
 8015c6e:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 8015c72:	2000      	movs	r0, #0
 8015c74:	b003      	add	sp, #12
 8015c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c7a:	b120      	cbz	r0, 8015c86 <rcl_wait_set_resize+0x1e6>
 8015c7c:	4649      	mov	r1, r9
 8015c7e:	47d8      	blx	fp
 8015c80:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c84:	6027      	str	r7, [r4, #0]
 8015c86:	f8da 0008 	ldr.w	r0, [sl, #8]
 8015c8a:	2800      	cmp	r0, #0
 8015c8c:	f43f af4c 	beq.w	8015b28 <rcl_wait_set_resize+0x88>
 8015c90:	4649      	mov	r1, r9
 8015c92:	47d8      	blx	fp
 8015c94:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c98:	2300      	movs	r3, #0
 8015c9a:	e9ca 3301 	strd	r3, r3, [sl, #4]
 8015c9e:	e743      	b.n	8015b28 <rcl_wait_set_resize+0x88>
 8015ca0:	4642      	mov	r2, r8
 8015ca2:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8015ca6:	4641      	mov	r1, r8
 8015ca8:	4798      	blx	r3
 8015caa:	60a0      	str	r0, [r4, #8]
 8015cac:	b350      	cbz	r0, 8015d04 <rcl_wait_set_resize+0x264>
 8015cae:	4642      	mov	r2, r8
 8015cb0:	4639      	mov	r1, r7
 8015cb2:	f006 ff4d 	bl	801cb50 <memset>
 8015cb6:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015cba:	60e5      	str	r5, [r4, #12]
 8015cbc:	2700      	movs	r7, #0
 8015cbe:	19ad      	adds	r5, r5, r6
 8015cc0:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015cc4:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015cc8:	f8ca 7010 	str.w	r7, [sl, #16]
 8015ccc:	f43f af48 	beq.w	8015b60 <rcl_wait_set_resize+0xc0>
 8015cd0:	00ad      	lsls	r5, r5, #2
 8015cd2:	4642      	mov	r2, r8
 8015cd4:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 8015cd8:	4629      	mov	r1, r5
 8015cda:	4798      	blx	r3
 8015cdc:	4680      	mov	r8, r0
 8015cde:	f8ca 0014 	str.w	r0, [sl, #20]
 8015ce2:	2800      	cmp	r0, #0
 8015ce4:	f000 8085 	beq.w	8015df2 <rcl_wait_set_resize+0x352>
 8015ce8:	462a      	mov	r2, r5
 8015cea:	4639      	mov	r1, r7
 8015cec:	f006 ff30 	bl	801cb50 <memset>
 8015cf0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015cf4:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015cf8:	e73d      	b.n	8015b76 <rcl_wait_set_resize+0xd6>
 8015cfa:	6820      	ldr	r0, [r4, #0]
 8015cfc:	4649      	mov	r1, r9
 8015cfe:	47d8      	blx	fp
 8015d00:	e9c4 7700 	strd	r7, r7, [r4]
 8015d04:	200a      	movs	r0, #10
 8015d06:	b003      	add	sp, #12
 8015d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d0c:	4642      	mov	r2, r8
 8015d0e:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8015d12:	4641      	mov	r1, r8
 8015d14:	47b8      	blx	r7
 8015d16:	6120      	str	r0, [r4, #16]
 8015d18:	2800      	cmp	r0, #0
 8015d1a:	d0f3      	beq.n	8015d04 <rcl_wait_set_resize+0x264>
 8015d1c:	4642      	mov	r2, r8
 8015d1e:	4629      	mov	r1, r5
 8015d20:	f006 ff16 	bl	801cb50 <memset>
 8015d24:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d28:	6166      	str	r6, [r4, #20]
 8015d2a:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015d2e:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015d32:	e734      	b.n	8015b9e <rcl_wait_set_resize+0xfe>
 8015d34:	009e      	lsls	r6, r3, #2
 8015d36:	4642      	mov	r2, r8
 8015d38:	4631      	mov	r1, r6
 8015d3a:	47b8      	blx	r7
 8015d3c:	61a0      	str	r0, [r4, #24]
 8015d3e:	2800      	cmp	r0, #0
 8015d40:	d0e0      	beq.n	8015d04 <rcl_wait_set_resize+0x264>
 8015d42:	4632      	mov	r2, r6
 8015d44:	4629      	mov	r1, r5
 8015d46:	f006 ff03 	bl	801cb50 <memset>
 8015d4a:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015d50:	61e3      	str	r3, [r4, #28]
 8015d52:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015d56:	f8ca 501c 	str.w	r5, [sl, #28]
 8015d5a:	4642      	mov	r2, r8
 8015d5c:	4631      	mov	r1, r6
 8015d5e:	47b8      	blx	r7
 8015d60:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d62:	f8ca 0020 	str.w	r0, [sl, #32]
 8015d66:	6a1f      	ldr	r7, [r3, #32]
 8015d68:	2f00      	cmp	r7, #0
 8015d6a:	d053      	beq.n	8015e14 <rcl_wait_set_resize+0x374>
 8015d6c:	4632      	mov	r2, r6
 8015d6e:	4629      	mov	r1, r5
 8015d70:	4638      	mov	r0, r7
 8015d72:	f006 feed 	bl	801cb50 <memset>
 8015d76:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d7a:	e72a      	b.n	8015bd2 <rcl_wait_set_resize+0x132>
 8015d7c:	b128      	cbz	r0, 8015d8a <rcl_wait_set_resize+0x2ea>
 8015d7e:	4631      	mov	r1, r6
 8015d80:	47b8      	blx	r7
 8015d82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015d84:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d88:	6223      	str	r3, [r4, #32]
 8015d8a:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8015d8e:	2800      	cmp	r0, #0
 8015d90:	f43f af52 	beq.w	8015c38 <rcl_wait_set_resize+0x198>
 8015d94:	4631      	mov	r1, r6
 8015d96:	47b8      	blx	r7
 8015d98:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d9c:	2300      	movs	r3, #0
 8015d9e:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 8015da2:	e749      	b.n	8015c38 <rcl_wait_set_resize+0x198>
 8015da4:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015da8:	4632      	mov	r2, r6
 8015daa:	4649      	mov	r1, r9
 8015dac:	47c0      	blx	r8
 8015dae:	62a0      	str	r0, [r4, #40]	@ 0x28
 8015db0:	2800      	cmp	r0, #0
 8015db2:	d0a7      	beq.n	8015d04 <rcl_wait_set_resize+0x264>
 8015db4:	464a      	mov	r2, r9
 8015db6:	4629      	mov	r1, r5
 8015db8:	f006 feca 	bl	801cb50 <memset>
 8015dbc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015dc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015dc2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015dc4:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015dc8:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 8015dcc:	4632      	mov	r2, r6
 8015dce:	4649      	mov	r1, r9
 8015dd0:	47c0      	blx	r8
 8015dd2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015dd4:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8015dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015dda:	b34b      	cbz	r3, 8015e30 <rcl_wait_set_resize+0x390>
 8015ddc:	464a      	mov	r2, r9
 8015dde:	4629      	mov	r1, r5
 8015de0:	4618      	mov	r0, r3
 8015de2:	f006 feb5 	bl	801cb50 <memset>
 8015de6:	e744      	b.n	8015c72 <rcl_wait_set_resize+0x1d2>
 8015de8:	200b      	movs	r0, #11
 8015dea:	4770      	bx	lr
 8015dec:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015df0:	e789      	b.n	8015d06 <rcl_wait_set_resize+0x266>
 8015df2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015df4:	68a0      	ldr	r0, [r4, #8]
 8015df6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015df8:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015dfa:	4790      	blx	r2
 8015dfc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015dfe:	6920      	ldr	r0, [r4, #16]
 8015e00:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015e02:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015e04:	f8c4 800c 	str.w	r8, [r4, #12]
 8015e08:	f8c4 8008 	str.w	r8, [r4, #8]
 8015e0c:	4790      	blx	r2
 8015e0e:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8015e12:	e777      	b.n	8015d04 <rcl_wait_set_resize+0x264>
 8015e14:	69a0      	ldr	r0, [r4, #24]
 8015e16:	4641      	mov	r1, r8
 8015e18:	47c8      	blx	r9
 8015e1a:	e9c4 7706 	strd	r7, r7, [r4, #24]
 8015e1e:	e771      	b.n	8015d04 <rcl_wait_set_resize+0x264>
 8015e20:	6a20      	ldr	r0, [r4, #32]
 8015e22:	9301      	str	r3, [sp, #4]
 8015e24:	4631      	mov	r1, r6
 8015e26:	47b8      	blx	r7
 8015e28:	9b01      	ldr	r3, [sp, #4]
 8015e2a:	e9c4 3308 	strd	r3, r3, [r4, #32]
 8015e2e:	e769      	b.n	8015d04 <rcl_wait_set_resize+0x264>
 8015e30:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015e32:	9301      	str	r3, [sp, #4]
 8015e34:	4631      	mov	r1, r6
 8015e36:	47b8      	blx	r7
 8015e38:	9b01      	ldr	r3, [sp, #4]
 8015e3a:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8015e3e:	e761      	b.n	8015d04 <rcl_wait_set_resize+0x264>

08015e40 <rcl_wait_set_init>:
 8015e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e44:	b084      	sub	sp, #16
 8015e46:	4604      	mov	r4, r0
 8015e48:	a810      	add	r0, sp, #64	@ 0x40
 8015e4a:	460d      	mov	r5, r1
 8015e4c:	4690      	mov	r8, r2
 8015e4e:	461f      	mov	r7, r3
 8015e50:	f7f9 fafa 	bl	800f448 <rcutils_allocator_is_valid>
 8015e54:	2800      	cmp	r0, #0
 8015e56:	d068      	beq.n	8015f2a <rcl_wait_set_init+0xea>
 8015e58:	2c00      	cmp	r4, #0
 8015e5a:	d066      	beq.n	8015f2a <rcl_wait_set_init+0xea>
 8015e5c:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8015e5e:	b126      	cbz	r6, 8015e6a <rcl_wait_set_init+0x2a>
 8015e60:	2564      	movs	r5, #100	@ 0x64
 8015e62:	4628      	mov	r0, r5
 8015e64:	b004      	add	sp, #16
 8015e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d05c      	beq.n	8015f2a <rcl_wait_set_init+0xea>
 8015e70:	4618      	mov	r0, r3
 8015e72:	f7fe f9a5 	bl	80141c0 <rcl_context_is_valid>
 8015e76:	2800      	cmp	r0, #0
 8015e78:	d05c      	beq.n	8015f34 <rcl_wait_set_init+0xf4>
 8015e7a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015e7c:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8015e7e:	205c      	movs	r0, #92	@ 0x5c
 8015e80:	4798      	blx	r3
 8015e82:	6320      	str	r0, [r4, #48]	@ 0x30
 8015e84:	2800      	cmp	r0, #0
 8015e86:	d059      	beq.n	8015f3c <rcl_wait_set_init+0xfc>
 8015e88:	4631      	mov	r1, r6
 8015e8a:	225c      	movs	r2, #92	@ 0x5c
 8015e8c:	f006 fe60 	bl	801cb50 <memset>
 8015e90:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 8015e94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015e96:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 8015e9a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8015e9e:	eb03 0e02 	add.w	lr, r3, r2
 8015ea2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015ea4:	449e      	add	lr, r3
 8015ea6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015ea8:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8015eac:	f8d3 a000 	ldr.w	sl, [r3]
 8015eb0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015eb4:	e9c9 6601 	strd	r6, r6, [r9, #4]
 8015eb8:	e9c9 6604 	strd	r6, r6, [r9, #16]
 8015ebc:	e9c9 6607 	strd	r6, r6, [r9, #28]
 8015ec0:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 8015ec4:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 8015ec8:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 8015ecc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8015ece:	44c6      	add	lr, r8
 8015ed0:	f8dc 3000 	ldr.w	r3, [ip]
 8015ed4:	6033      	str	r3, [r6, #0]
 8015ed6:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 8015eda:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8015ede:	f002 feb1 	bl	8018c44 <rmw_create_wait_set>
 8015ee2:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 8015ee6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015ee8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8015eea:	b32b      	cbz	r3, 8015f38 <rcl_wait_set_init+0xf8>
 8015eec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015eee:	9302      	str	r3, [sp, #8]
 8015ef0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015ef2:	9301      	str	r3, [sp, #4]
 8015ef4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015ef6:	9300      	str	r3, [sp, #0]
 8015ef8:	4629      	mov	r1, r5
 8015efa:	463b      	mov	r3, r7
 8015efc:	4642      	mov	r2, r8
 8015efe:	4620      	mov	r0, r4
 8015f00:	f7ff fdce 	bl	8015aa0 <rcl_wait_set_resize>
 8015f04:	4605      	mov	r5, r0
 8015f06:	2800      	cmp	r0, #0
 8015f08:	d0ab      	beq.n	8015e62 <rcl_wait_set_init+0x22>
 8015f0a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015f0c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8015f0e:	b133      	cbz	r3, 8015f1e <rcl_wait_set_init+0xde>
 8015f10:	4618      	mov	r0, r3
 8015f12:	f002 fea1 	bl	8018c58 <rmw_destroy_wait_set>
 8015f16:	b198      	cbz	r0, 8015f40 <rcl_wait_set_init+0x100>
 8015f18:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015f1a:	f44f 7561 	mov.w	r5, #900	@ 0x384
 8015f1e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015f20:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8015f22:	4798      	blx	r3
 8015f24:	2300      	movs	r3, #0
 8015f26:	6323      	str	r3, [r4, #48]	@ 0x30
 8015f28:	e79b      	b.n	8015e62 <rcl_wait_set_init+0x22>
 8015f2a:	250b      	movs	r5, #11
 8015f2c:	4628      	mov	r0, r5
 8015f2e:	b004      	add	sp, #16
 8015f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f34:	2565      	movs	r5, #101	@ 0x65
 8015f36:	e794      	b.n	8015e62 <rcl_wait_set_init+0x22>
 8015f38:	250a      	movs	r5, #10
 8015f3a:	e7f0      	b.n	8015f1e <rcl_wait_set_init+0xde>
 8015f3c:	250a      	movs	r5, #10
 8015f3e:	e790      	b.n	8015e62 <rcl_wait_set_init+0x22>
 8015f40:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015f42:	e7ec      	b.n	8015f1e <rcl_wait_set_init+0xde>

08015f44 <rcl_wait_set_add_guard_condition>:
 8015f44:	b318      	cbz	r0, 8015f8e <rcl_wait_set_add_guard_condition+0x4a>
 8015f46:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015f48:	b570      	push	{r4, r5, r6, lr}
 8015f4a:	4604      	mov	r4, r0
 8015f4c:	b30b      	cbz	r3, 8015f92 <rcl_wait_set_add_guard_condition+0x4e>
 8015f4e:	b319      	cbz	r1, 8015f98 <rcl_wait_set_add_guard_condition+0x54>
 8015f50:	68dd      	ldr	r5, [r3, #12]
 8015f52:	68c0      	ldr	r0, [r0, #12]
 8015f54:	4285      	cmp	r5, r0
 8015f56:	d217      	bcs.n	8015f88 <rcl_wait_set_add_guard_condition+0x44>
 8015f58:	68a0      	ldr	r0, [r4, #8]
 8015f5a:	1c6e      	adds	r6, r5, #1
 8015f5c:	60de      	str	r6, [r3, #12]
 8015f5e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015f62:	b102      	cbz	r2, 8015f66 <rcl_wait_set_add_guard_condition+0x22>
 8015f64:	6015      	str	r5, [r2, #0]
 8015f66:	4608      	mov	r0, r1
 8015f68:	f005 fc36 	bl	801b7d8 <rcl_guard_condition_get_rmw_handle>
 8015f6c:	b150      	cbz	r0, 8015f84 <rcl_wait_set_add_guard_condition+0x40>
 8015f6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015f70:	6842      	ldr	r2, [r0, #4]
 8015f72:	695b      	ldr	r3, [r3, #20]
 8015f74:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015f78:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015f7a:	6913      	ldr	r3, [r2, #16]
 8015f7c:	3301      	adds	r3, #1
 8015f7e:	2000      	movs	r0, #0
 8015f80:	6113      	str	r3, [r2, #16]
 8015f82:	bd70      	pop	{r4, r5, r6, pc}
 8015f84:	2001      	movs	r0, #1
 8015f86:	bd70      	pop	{r4, r5, r6, pc}
 8015f88:	f240 3086 	movw	r0, #902	@ 0x386
 8015f8c:	bd70      	pop	{r4, r5, r6, pc}
 8015f8e:	200b      	movs	r0, #11
 8015f90:	4770      	bx	lr
 8015f92:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015f96:	bd70      	pop	{r4, r5, r6, pc}
 8015f98:	200b      	movs	r0, #11
 8015f9a:	bd70      	pop	{r4, r5, r6, pc}

08015f9c <rcl_wait_set_add_timer>:
 8015f9c:	b328      	cbz	r0, 8015fea <rcl_wait_set_add_timer+0x4e>
 8015f9e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015fa0:	b570      	push	{r4, r5, r6, lr}
 8015fa2:	4604      	mov	r4, r0
 8015fa4:	b31b      	cbz	r3, 8015fee <rcl_wait_set_add_timer+0x52>
 8015fa6:	b329      	cbz	r1, 8015ff4 <rcl_wait_set_add_timer+0x58>
 8015fa8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8015faa:	6965      	ldr	r5, [r4, #20]
 8015fac:	42a8      	cmp	r0, r5
 8015fae:	d219      	bcs.n	8015fe4 <rcl_wait_set_add_timer+0x48>
 8015fb0:	6925      	ldr	r5, [r4, #16]
 8015fb2:	1c46      	adds	r6, r0, #1
 8015fb4:	641e      	str	r6, [r3, #64]	@ 0x40
 8015fb6:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8015fba:	b102      	cbz	r2, 8015fbe <rcl_wait_set_add_timer+0x22>
 8015fbc:	6010      	str	r0, [r2, #0]
 8015fbe:	4608      	mov	r0, r1
 8015fc0:	f7ff fbea 	bl	8015798 <rcl_timer_get_guard_condition>
 8015fc4:	b160      	cbz	r0, 8015fe0 <rcl_wait_set_add_timer+0x44>
 8015fc6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015fc8:	68e3      	ldr	r3, [r4, #12]
 8015fca:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 8015fcc:	3b01      	subs	r3, #1
 8015fce:	441d      	add	r5, r3
 8015fd0:	f005 fc02 	bl	801b7d8 <rcl_guard_condition_get_rmw_handle>
 8015fd4:	b180      	cbz	r0, 8015ff8 <rcl_wait_set_add_timer+0x5c>
 8015fd6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015fd8:	6842      	ldr	r2, [r0, #4]
 8015fda:	695b      	ldr	r3, [r3, #20]
 8015fdc:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015fe0:	2000      	movs	r0, #0
 8015fe2:	bd70      	pop	{r4, r5, r6, pc}
 8015fe4:	f240 3086 	movw	r0, #902	@ 0x386
 8015fe8:	bd70      	pop	{r4, r5, r6, pc}
 8015fea:	200b      	movs	r0, #11
 8015fec:	4770      	bx	lr
 8015fee:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015ff2:	bd70      	pop	{r4, r5, r6, pc}
 8015ff4:	200b      	movs	r0, #11
 8015ff6:	bd70      	pop	{r4, r5, r6, pc}
 8015ff8:	2001      	movs	r0, #1
 8015ffa:	bd70      	pop	{r4, r5, r6, pc}

08015ffc <rcl_wait_set_add_client>:
 8015ffc:	b318      	cbz	r0, 8016046 <rcl_wait_set_add_client+0x4a>
 8015ffe:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016000:	b570      	push	{r4, r5, r6, lr}
 8016002:	4604      	mov	r4, r0
 8016004:	b30b      	cbz	r3, 801604a <rcl_wait_set_add_client+0x4e>
 8016006:	b319      	cbz	r1, 8016050 <rcl_wait_set_add_client+0x54>
 8016008:	699d      	ldr	r5, [r3, #24]
 801600a:	69c0      	ldr	r0, [r0, #28]
 801600c:	4285      	cmp	r5, r0
 801600e:	d217      	bcs.n	8016040 <rcl_wait_set_add_client+0x44>
 8016010:	69a0      	ldr	r0, [r4, #24]
 8016012:	1c6e      	adds	r6, r5, #1
 8016014:	619e      	str	r6, [r3, #24]
 8016016:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801601a:	b102      	cbz	r2, 801601e <rcl_wait_set_add_client+0x22>
 801601c:	6015      	str	r5, [r2, #0]
 801601e:	4608      	mov	r0, r1
 8016020:	f7fd ffe6 	bl	8013ff0 <rcl_client_get_rmw_handle>
 8016024:	b150      	cbz	r0, 801603c <rcl_wait_set_add_client+0x40>
 8016026:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016028:	6842      	ldr	r2, [r0, #4]
 801602a:	6a1b      	ldr	r3, [r3, #32]
 801602c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016030:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8016032:	69d3      	ldr	r3, [r2, #28]
 8016034:	3301      	adds	r3, #1
 8016036:	2000      	movs	r0, #0
 8016038:	61d3      	str	r3, [r2, #28]
 801603a:	bd70      	pop	{r4, r5, r6, pc}
 801603c:	2001      	movs	r0, #1
 801603e:	bd70      	pop	{r4, r5, r6, pc}
 8016040:	f240 3086 	movw	r0, #902	@ 0x386
 8016044:	bd70      	pop	{r4, r5, r6, pc}
 8016046:	200b      	movs	r0, #11
 8016048:	4770      	bx	lr
 801604a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801604e:	bd70      	pop	{r4, r5, r6, pc}
 8016050:	200b      	movs	r0, #11
 8016052:	bd70      	pop	{r4, r5, r6, pc}

08016054 <rcl_wait_set_add_service>:
 8016054:	b318      	cbz	r0, 801609e <rcl_wait_set_add_service+0x4a>
 8016056:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016058:	b570      	push	{r4, r5, r6, lr}
 801605a:	4604      	mov	r4, r0
 801605c:	b30b      	cbz	r3, 80160a2 <rcl_wait_set_add_service+0x4e>
 801605e:	b319      	cbz	r1, 80160a8 <rcl_wait_set_add_service+0x54>
 8016060:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8016062:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8016064:	4285      	cmp	r5, r0
 8016066:	d217      	bcs.n	8016098 <rcl_wait_set_add_service+0x44>
 8016068:	6a20      	ldr	r0, [r4, #32]
 801606a:	1c6e      	adds	r6, r5, #1
 801606c:	625e      	str	r6, [r3, #36]	@ 0x24
 801606e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8016072:	b102      	cbz	r2, 8016076 <rcl_wait_set_add_service+0x22>
 8016074:	6015      	str	r5, [r2, #0]
 8016076:	4608      	mov	r0, r1
 8016078:	f7fe fd88 	bl	8014b8c <rcl_service_get_rmw_handle>
 801607c:	b150      	cbz	r0, 8016094 <rcl_wait_set_add_service+0x40>
 801607e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016080:	6842      	ldr	r2, [r0, #4]
 8016082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016084:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016088:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801608a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 801608c:	3301      	adds	r3, #1
 801608e:	2000      	movs	r0, #0
 8016090:	6293      	str	r3, [r2, #40]	@ 0x28
 8016092:	bd70      	pop	{r4, r5, r6, pc}
 8016094:	2001      	movs	r0, #1
 8016096:	bd70      	pop	{r4, r5, r6, pc}
 8016098:	f240 3086 	movw	r0, #902	@ 0x386
 801609c:	bd70      	pop	{r4, r5, r6, pc}
 801609e:	200b      	movs	r0, #11
 80160a0:	4770      	bx	lr
 80160a2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80160a6:	bd70      	pop	{r4, r5, r6, pc}
 80160a8:	200b      	movs	r0, #11
 80160aa:	bd70      	pop	{r4, r5, r6, pc}
 80160ac:	0000      	movs	r0, r0
	...

080160b0 <rcl_wait>:
 80160b0:	2800      	cmp	r0, #0
 80160b2:	f000 81d4 	beq.w	801645e <rcl_wait+0x3ae>
 80160b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160ba:	ed2d 8b02 	vpush	{d8}
 80160be:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 80160c0:	b099      	sub	sp, #100	@ 0x64
 80160c2:	4604      	mov	r4, r0
 80160c4:	2d00      	cmp	r5, #0
 80160c6:	f000 8178 	beq.w	80163ba <rcl_wait+0x30a>
 80160ca:	461f      	mov	r7, r3
 80160cc:	6843      	ldr	r3, [r0, #4]
 80160ce:	4690      	mov	r8, r2
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	f000 809b 	beq.w	801620c <rcl_wait+0x15c>
 80160d6:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 80160d8:	2e00      	cmp	r6, #0
 80160da:	f000 80b2 	beq.w	8016242 <rcl_wait+0x192>
 80160de:	2100      	movs	r1, #0
 80160e0:	468c      	mov	ip, r1
 80160e2:	460a      	mov	r2, r1
 80160e4:	46a6      	mov	lr, r4
 80160e6:	f8de 3010 	ldr.w	r3, [lr, #16]
 80160ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80160ee:	b173      	cbz	r3, 801610e <rcl_wait+0x5e>
 80160f0:	f8de 300c 	ldr.w	r3, [lr, #12]
 80160f4:	6968      	ldr	r0, [r5, #20]
 80160f6:	440b      	add	r3, r1
 80160f8:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80160fc:	b13c      	cbz	r4, 801610e <rcl_wait+0x5e>
 80160fe:	692b      	ldr	r3, [r5, #16]
 8016100:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 8016104:	3301      	adds	r3, #1
 8016106:	612b      	str	r3, [r5, #16]
 8016108:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 801610c:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 801610e:	3101      	adds	r1, #1
 8016110:	f14c 0c00 	adc.w	ip, ip, #0
 8016114:	42b1      	cmp	r1, r6
 8016116:	f17c 0300 	sbcs.w	r3, ip, #0
 801611a:	d3e4      	bcc.n	80160e6 <rcl_wait+0x36>
 801611c:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 80163c8 <rcl_wait+0x318>
 8016120:	ea58 0307 	orrs.w	r3, r8, r7
 8016124:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 8016128:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 801612c:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 8016130:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 8016134:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 8016138:	4674      	mov	r4, lr
 801613a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 801613e:	f000 8094 	beq.w	801626a <rcl_wait+0x1ba>
 8016142:	2e00      	cmp	r6, #0
 8016144:	f000 8145 	beq.w	80163d2 <rcl_wait+0x322>
 8016148:	2500      	movs	r5, #0
 801614a:	46bb      	mov	fp, r7
 801614c:	e02c      	b.n	80161a8 <rcl_wait+0xf8>
 801614e:	6923      	ldr	r3, [r4, #16]
 8016150:	f853 0009 	ldr.w	r0, [r3, r9]
 8016154:	a908      	add	r1, sp, #32
 8016156:	ed8d 8b08 	vstr	d8, [sp, #32]
 801615a:	f7ff fafb 	bl	8015754 <rcl_timer_get_next_call_time>
 801615e:	f240 3321 	movw	r3, #801	@ 0x321
 8016162:	4298      	cmp	r0, r3
 8016164:	f000 80bb 	beq.w	80162de <rcl_wait+0x22e>
 8016168:	2800      	cmp	r0, #0
 801616a:	d165      	bne.n	8016238 <rcl_wait+0x188>
 801616c:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 8016170:	7830      	ldrb	r0, [r6, #0]
 8016172:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016174:	ab18      	add	r3, sp, #96	@ 0x60
 8016176:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 801617a:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 801617e:	9205      	str	r2, [sp, #20]
 8016180:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8016184:	4297      	cmp	r7, r2
 8016186:	9a05      	ldr	r2, [sp, #20]
 8016188:	eb71 0202 	sbcs.w	r2, r1, r2
 801618c:	da06      	bge.n	801619c <rcl_wait+0xec>
 801618e:	e943 7108 	strd	r7, r1, [r3, #-32]
 8016192:	ab18      	add	r3, sp, #96	@ 0x60
 8016194:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8016198:	f840 6c30 	str.w	r6, [r0, #-48]
 801619c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801619e:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 80161a0:	3501      	adds	r5, #1
 80161a2:	42b5      	cmp	r5, r6
 80161a4:	f080 8114 	bcs.w	80163d0 <rcl_wait+0x320>
 80161a8:	6923      	ldr	r3, [r4, #16]
 80161aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80161ae:	ea4f 0985 	mov.w	r9, r5, lsl #2
 80161b2:	2800      	cmp	r0, #0
 80161b4:	d0f4      	beq.n	80161a0 <rcl_wait+0xf0>
 80161b6:	a907      	add	r1, sp, #28
 80161b8:	f7ff f9f8 	bl	80155ac <rcl_timer_clock>
 80161bc:	4603      	mov	r3, r0
 80161be:	2800      	cmp	r0, #0
 80161c0:	f040 8141 	bne.w	8016446 <rcl_wait+0x396>
 80161c4:	9807      	ldr	r0, [sp, #28]
 80161c6:	7802      	ldrb	r2, [r0, #0]
 80161c8:	2a01      	cmp	r2, #1
 80161ca:	d1c0      	bne.n	801614e <rcl_wait+0x9e>
 80161cc:	f10d 011b 	add.w	r1, sp, #27
 80161d0:	f88d 301b 	strb.w	r3, [sp, #27]
 80161d4:	f7fe ffba 	bl	801514c <rcl_is_enabled_ros_time_override>
 80161d8:	4602      	mov	r2, r0
 80161da:	2800      	cmp	r0, #0
 80161dc:	f040 8133 	bne.w	8016446 <rcl_wait+0x396>
 80161e0:	6923      	ldr	r3, [r4, #16]
 80161e2:	f89d 101b 	ldrb.w	r1, [sp, #27]
 80161e6:	f853 0009 	ldr.w	r0, [r3, r9]
 80161ea:	2900      	cmp	r1, #0
 80161ec:	d0b0      	beq.n	8016150 <rcl_wait+0xa0>
 80161ee:	ae08      	add	r6, sp, #32
 80161f0:	4631      	mov	r1, r6
 80161f2:	f88d 2020 	strb.w	r2, [sp, #32]
 80161f6:	f7ff fa73 	bl	80156e0 <rcl_timer_is_ready>
 80161fa:	2800      	cmp	r0, #0
 80161fc:	f040 8123 	bne.w	8016446 <rcl_wait+0x396>
 8016200:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8016204:	2b00      	cmp	r3, #0
 8016206:	d0c9      	beq.n	801619c <rcl_wait+0xec>
 8016208:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801620a:	e02f      	b.n	801626c <rcl_wait+0x1bc>
 801620c:	68c3      	ldr	r3, [r0, #12]
 801620e:	2b00      	cmp	r3, #0
 8016210:	f47f af61 	bne.w	80160d6 <rcl_wait+0x26>
 8016214:	6943      	ldr	r3, [r0, #20]
 8016216:	2b00      	cmp	r3, #0
 8016218:	f47f af5d 	bne.w	80160d6 <rcl_wait+0x26>
 801621c:	69c3      	ldr	r3, [r0, #28]
 801621e:	2b00      	cmp	r3, #0
 8016220:	f47f af59 	bne.w	80160d6 <rcl_wait+0x26>
 8016224:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8016226:	2b00      	cmp	r3, #0
 8016228:	f47f af55 	bne.w	80160d6 <rcl_wait+0x26>
 801622c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 801622e:	2b00      	cmp	r3, #0
 8016230:	f47f af51 	bne.w	80160d6 <rcl_wait+0x26>
 8016234:	f240 3085 	movw	r0, #901	@ 0x385
 8016238:	b019      	add	sp, #100	@ 0x64
 801623a:	ecbd 8b02 	vpop	{d8}
 801623e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016242:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8016246:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801624a:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 801624e:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 8016252:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8016256:	ea58 0307 	orrs.w	r3, r8, r7
 801625a:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 801625e:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 8016262:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8016266:	f040 80b4 	bne.w	80163d2 <rcl_wait+0x322>
 801626a:	ae08      	add	r6, sp, #32
 801626c:	2200      	movs	r2, #0
 801626e:	2300      	movs	r3, #0
 8016270:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016274:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8016278:	9602      	str	r6, [sp, #8]
 801627a:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 801627c:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 8016280:	e9cd 3200 	strd	r3, r2, [sp]
 8016284:	f105 0110 	add.w	r1, r5, #16
 8016288:	f105 031c 	add.w	r3, r5, #28
 801628c:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 8016290:	1d28      	adds	r0, r5, #4
 8016292:	f002 fb55 	bl	8018940 <rmw_wait>
 8016296:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016298:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801629a:	4680      	mov	r8, r0
 801629c:	b332      	cbz	r2, 80162ec <rcl_wait+0x23c>
 801629e:	2500      	movs	r5, #0
 80162a0:	462f      	mov	r7, r5
 80162a2:	462e      	mov	r6, r5
 80162a4:	e007      	b.n	80162b6 <rcl_wait+0x206>
 80162a6:	6922      	ldr	r2, [r4, #16]
 80162a8:	f842 3009 	str.w	r3, [r2, r9]
 80162ac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80162ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80162b0:	3501      	adds	r5, #1
 80162b2:	4295      	cmp	r5, r2
 80162b4:	d21b      	bcs.n	80162ee <rcl_wait+0x23e>
 80162b6:	6920      	ldr	r0, [r4, #16]
 80162b8:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 80162bc:	a907      	add	r1, sp, #28
 80162be:	ea4f 0985 	mov.w	r9, r5, lsl #2
 80162c2:	2800      	cmp	r0, #0
 80162c4:	d0f4      	beq.n	80162b0 <rcl_wait+0x200>
 80162c6:	f88d 601c 	strb.w	r6, [sp, #28]
 80162ca:	f7ff fa09 	bl	80156e0 <rcl_timer_is_ready>
 80162ce:	2800      	cmp	r0, #0
 80162d0:	d1b2      	bne.n	8016238 <rcl_wait+0x188>
 80162d2:	f89d 301c 	ldrb.w	r3, [sp, #28]
 80162d6:	2b00      	cmp	r3, #0
 80162d8:	d0e5      	beq.n	80162a6 <rcl_wait+0x1f6>
 80162da:	461f      	mov	r7, r3
 80162dc:	e7e6      	b.n	80162ac <rcl_wait+0x1fc>
 80162de:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80162e0:	6923      	ldr	r3, [r4, #16]
 80162e2:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 80162e4:	2200      	movs	r2, #0
 80162e6:	f843 2009 	str.w	r2, [r3, r9]
 80162ea:	e759      	b.n	80161a0 <rcl_wait+0xf0>
 80162ec:	4617      	mov	r7, r2
 80162ee:	f038 0002 	bics.w	r0, r8, #2
 80162f2:	f040 80a8 	bne.w	8016446 <rcl_wait+0x396>
 80162f6:	6866      	ldr	r6, [r4, #4]
 80162f8:	4602      	mov	r2, r0
 80162fa:	b91e      	cbnz	r6, 8016304 <rcl_wait+0x254>
 80162fc:	e00d      	b.n	801631a <rcl_wait+0x26a>
 80162fe:	3201      	adds	r2, #1
 8016300:	4296      	cmp	r6, r2
 8016302:	d00a      	beq.n	801631a <rcl_wait+0x26a>
 8016304:	6899      	ldr	r1, [r3, #8]
 8016306:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801630a:	2900      	cmp	r1, #0
 801630c:	d1f7      	bne.n	80162fe <rcl_wait+0x24e>
 801630e:	6825      	ldr	r5, [r4, #0]
 8016310:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016314:	3201      	adds	r2, #1
 8016316:	4296      	cmp	r6, r2
 8016318:	d1f4      	bne.n	8016304 <rcl_wait+0x254>
 801631a:	68e6      	ldr	r6, [r4, #12]
 801631c:	2200      	movs	r2, #0
 801631e:	b91e      	cbnz	r6, 8016328 <rcl_wait+0x278>
 8016320:	e00d      	b.n	801633e <rcl_wait+0x28e>
 8016322:	3201      	adds	r2, #1
 8016324:	42b2      	cmp	r2, r6
 8016326:	d00a      	beq.n	801633e <rcl_wait+0x28e>
 8016328:	6959      	ldr	r1, [r3, #20]
 801632a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801632e:	2900      	cmp	r1, #0
 8016330:	d1f7      	bne.n	8016322 <rcl_wait+0x272>
 8016332:	68a5      	ldr	r5, [r4, #8]
 8016334:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016338:	3201      	adds	r2, #1
 801633a:	42b2      	cmp	r2, r6
 801633c:	d1f4      	bne.n	8016328 <rcl_wait+0x278>
 801633e:	69e6      	ldr	r6, [r4, #28]
 8016340:	2200      	movs	r2, #0
 8016342:	b91e      	cbnz	r6, 801634c <rcl_wait+0x29c>
 8016344:	e00d      	b.n	8016362 <rcl_wait+0x2b2>
 8016346:	3201      	adds	r2, #1
 8016348:	4296      	cmp	r6, r2
 801634a:	d00a      	beq.n	8016362 <rcl_wait+0x2b2>
 801634c:	6a19      	ldr	r1, [r3, #32]
 801634e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016352:	2900      	cmp	r1, #0
 8016354:	d1f7      	bne.n	8016346 <rcl_wait+0x296>
 8016356:	69a5      	ldr	r5, [r4, #24]
 8016358:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 801635c:	3201      	adds	r2, #1
 801635e:	4296      	cmp	r6, r2
 8016360:	d1f4      	bne.n	801634c <rcl_wait+0x29c>
 8016362:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8016364:	2200      	movs	r2, #0
 8016366:	b91e      	cbnz	r6, 8016370 <rcl_wait+0x2c0>
 8016368:	e00d      	b.n	8016386 <rcl_wait+0x2d6>
 801636a:	3201      	adds	r2, #1
 801636c:	42b2      	cmp	r2, r6
 801636e:	d00a      	beq.n	8016386 <rcl_wait+0x2d6>
 8016370:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8016372:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016376:	2900      	cmp	r1, #0
 8016378:	d1f7      	bne.n	801636a <rcl_wait+0x2ba>
 801637a:	6a25      	ldr	r5, [r4, #32]
 801637c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016380:	3201      	adds	r2, #1
 8016382:	42b2      	cmp	r2, r6
 8016384:	d1f4      	bne.n	8016370 <rcl_wait+0x2c0>
 8016386:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016388:	2200      	movs	r2, #0
 801638a:	b91e      	cbnz	r6, 8016394 <rcl_wait+0x2e4>
 801638c:	e00d      	b.n	80163aa <rcl_wait+0x2fa>
 801638e:	3201      	adds	r2, #1
 8016390:	42b2      	cmp	r2, r6
 8016392:	d00a      	beq.n	80163aa <rcl_wait+0x2fa>
 8016394:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8016396:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801639a:	2900      	cmp	r1, #0
 801639c:	d1f7      	bne.n	801638e <rcl_wait+0x2de>
 801639e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80163a0:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80163a4:	3201      	adds	r2, #1
 80163a6:	42b2      	cmp	r2, r6
 80163a8:	d1f4      	bne.n	8016394 <rcl_wait+0x2e4>
 80163aa:	f1b8 0f02 	cmp.w	r8, #2
 80163ae:	f47f af43 	bne.w	8016238 <rcl_wait+0x188>
 80163b2:	f087 0701 	eor.w	r7, r7, #1
 80163b6:	0078      	lsls	r0, r7, #1
 80163b8:	e73e      	b.n	8016238 <rcl_wait+0x188>
 80163ba:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80163be:	b019      	add	sp, #100	@ 0x64
 80163c0:	ecbd 8b02 	vpop	{d8}
 80163c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163c8:	ffffffff 	.word	0xffffffff
 80163cc:	7fffffff 	.word	0x7fffffff
 80163d0:	465f      	mov	r7, fp
 80163d2:	f1b8 0f01 	cmp.w	r8, #1
 80163d6:	f177 0300 	sbcs.w	r3, r7, #0
 80163da:	db3a      	blt.n	8016452 <rcl_wait+0x3a2>
 80163dc:	2601      	movs	r6, #1
 80163de:	ad10      	add	r5, sp, #64	@ 0x40
 80163e0:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 80163e4:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 80163e8:	a908      	add	r1, sp, #32
 80163ea:	b1a0      	cbz	r0, 8016416 <rcl_wait+0x366>
 80163ec:	f7fe fea2 	bl	8015134 <rcl_clock_get_now>
 80163f0:	2800      	cmp	r0, #0
 80163f2:	f47f af21 	bne.w	8016238 <rcl_wait+0x188>
 80163f6:	9a08      	ldr	r2, [sp, #32]
 80163f8:	68ab      	ldr	r3, [r5, #8]
 80163fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80163fc:	1a9b      	subs	r3, r3, r2
 80163fe:	68ea      	ldr	r2, [r5, #12]
 8016400:	eb62 0201 	sbc.w	r2, r2, r1
 8016404:	4598      	cmp	r8, r3
 8016406:	eb77 0102 	sbcs.w	r1, r7, r2
 801640a:	bfba      	itte	lt
 801640c:	4643      	movlt	r3, r8
 801640e:	463a      	movlt	r2, r7
 8016410:	2601      	movge	r6, #1
 8016412:	4698      	mov	r8, r3
 8016414:	4617      	mov	r7, r2
 8016416:	3508      	adds	r5, #8
 8016418:	45a9      	cmp	r9, r5
 801641a:	d1e3      	bne.n	80163e4 <rcl_wait+0x334>
 801641c:	2f00      	cmp	r7, #0
 801641e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8016420:	bfab      	itete	ge
 8016422:	4640      	movge	r0, r8
 8016424:	2000      	movlt	r0, #0
 8016426:	4639      	movge	r1, r7
 8016428:	2100      	movlt	r1, #0
 801642a:	2e00      	cmp	r6, #0
 801642c:	f43f af24 	beq.w	8016278 <rcl_wait+0x1c8>
 8016430:	a30d      	add	r3, pc, #52	@ (adr r3, 8016468 <rcl_wait+0x3b8>)
 8016432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016436:	f7ea fc3f 	bl	8000cb8 <__aeabi_ldivmod>
 801643a:	ae08      	add	r6, sp, #32
 801643c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016440:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8016444:	e718      	b.n	8016278 <rcl_wait+0x1c8>
 8016446:	2001      	movs	r0, #1
 8016448:	b019      	add	sp, #100	@ 0x64
 801644a:	ecbd 8b02 	vpop	{d8}
 801644e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016452:	2600      	movs	r6, #0
 8016454:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8016458:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 801645c:	e7bf      	b.n	80163de <rcl_wait+0x32e>
 801645e:	200b      	movs	r0, #11
 8016460:	4770      	bx	lr
 8016462:	bf00      	nop
 8016464:	f3af 8000 	nop.w
 8016468:	3b9aca00 	.word	0x3b9aca00
 801646c:	00000000 	.word	0x00000000

08016470 <rcl_action_take_goal_response>:
 8016470:	b3b0      	cbz	r0, 80164e0 <rcl_action_take_goal_response+0x70>
 8016472:	b570      	push	{r4, r5, r6, lr}
 8016474:	4604      	mov	r4, r0
 8016476:	6800      	ldr	r0, [r0, #0]
 8016478:	b368      	cbz	r0, 80164d6 <rcl_action_take_goal_response+0x66>
 801647a:	460d      	mov	r5, r1
 801647c:	4616      	mov	r6, r2
 801647e:	f7fd fe7b 	bl	8014178 <rcl_client_is_valid>
 8016482:	b330      	cbz	r0, 80164d2 <rcl_action_take_goal_response+0x62>
 8016484:	6820      	ldr	r0, [r4, #0]
 8016486:	3004      	adds	r0, #4
 8016488:	f7fd fe76 	bl	8014178 <rcl_client_is_valid>
 801648c:	b308      	cbz	r0, 80164d2 <rcl_action_take_goal_response+0x62>
 801648e:	6820      	ldr	r0, [r4, #0]
 8016490:	3008      	adds	r0, #8
 8016492:	f7fd fe71 	bl	8014178 <rcl_client_is_valid>
 8016496:	b1e0      	cbz	r0, 80164d2 <rcl_action_take_goal_response+0x62>
 8016498:	6820      	ldr	r0, [r4, #0]
 801649a:	300c      	adds	r0, #12
 801649c:	f7fe fdae 	bl	8014ffc <rcl_subscription_is_valid>
 80164a0:	b1b8      	cbz	r0, 80164d2 <rcl_action_take_goal_response+0x62>
 80164a2:	6820      	ldr	r0, [r4, #0]
 80164a4:	3010      	adds	r0, #16
 80164a6:	f7fe fda9 	bl	8014ffc <rcl_subscription_is_valid>
 80164aa:	b190      	cbz	r0, 80164d2 <rcl_action_take_goal_response+0x62>
 80164ac:	b1b5      	cbz	r5, 80164dc <rcl_action_take_goal_response+0x6c>
 80164ae:	b1ae      	cbz	r6, 80164dc <rcl_action_take_goal_response+0x6c>
 80164b0:	6820      	ldr	r0, [r4, #0]
 80164b2:	4632      	mov	r2, r6
 80164b4:	4629      	mov	r1, r5
 80164b6:	f7fd fdf3 	bl	80140a0 <rcl_take_response>
 80164ba:	b148      	cbz	r0, 80164d0 <rcl_action_take_goal_response+0x60>
 80164bc:	280a      	cmp	r0, #10
 80164be:	d007      	beq.n	80164d0 <rcl_action_take_goal_response+0x60>
 80164c0:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80164c4:	f241 0307 	movw	r3, #4103	@ 0x1007
 80164c8:	4290      	cmp	r0, r2
 80164ca:	bf0c      	ite	eq
 80164cc:	4618      	moveq	r0, r3
 80164ce:	2001      	movne	r0, #1
 80164d0:	bd70      	pop	{r4, r5, r6, pc}
 80164d2:	f7f8 ffe5 	bl	800f4a0 <rcutils_reset_error>
 80164d6:	f241 0006 	movw	r0, #4102	@ 0x1006
 80164da:	bd70      	pop	{r4, r5, r6, pc}
 80164dc:	200b      	movs	r0, #11
 80164de:	bd70      	pop	{r4, r5, r6, pc}
 80164e0:	f241 0006 	movw	r0, #4102	@ 0x1006
 80164e4:	4770      	bx	lr
 80164e6:	bf00      	nop

080164e8 <rcl_action_send_result_request>:
 80164e8:	b378      	cbz	r0, 801654a <rcl_action_send_result_request+0x62>
 80164ea:	b570      	push	{r4, r5, r6, lr}
 80164ec:	4604      	mov	r4, r0
 80164ee:	6800      	ldr	r0, [r0, #0]
 80164f0:	b330      	cbz	r0, 8016540 <rcl_action_send_result_request+0x58>
 80164f2:	460d      	mov	r5, r1
 80164f4:	4616      	mov	r6, r2
 80164f6:	f7fd fe3f 	bl	8014178 <rcl_client_is_valid>
 80164fa:	b1f8      	cbz	r0, 801653c <rcl_action_send_result_request+0x54>
 80164fc:	6820      	ldr	r0, [r4, #0]
 80164fe:	3004      	adds	r0, #4
 8016500:	f7fd fe3a 	bl	8014178 <rcl_client_is_valid>
 8016504:	b1d0      	cbz	r0, 801653c <rcl_action_send_result_request+0x54>
 8016506:	6820      	ldr	r0, [r4, #0]
 8016508:	3008      	adds	r0, #8
 801650a:	f7fd fe35 	bl	8014178 <rcl_client_is_valid>
 801650e:	b1a8      	cbz	r0, 801653c <rcl_action_send_result_request+0x54>
 8016510:	6820      	ldr	r0, [r4, #0]
 8016512:	300c      	adds	r0, #12
 8016514:	f7fe fd72 	bl	8014ffc <rcl_subscription_is_valid>
 8016518:	b180      	cbz	r0, 801653c <rcl_action_send_result_request+0x54>
 801651a:	6820      	ldr	r0, [r4, #0]
 801651c:	3010      	adds	r0, #16
 801651e:	f7fe fd6d 	bl	8014ffc <rcl_subscription_is_valid>
 8016522:	b158      	cbz	r0, 801653c <rcl_action_send_result_request+0x54>
 8016524:	b17d      	cbz	r5, 8016546 <rcl_action_send_result_request+0x5e>
 8016526:	b176      	cbz	r6, 8016546 <rcl_action_send_result_request+0x5e>
 8016528:	6820      	ldr	r0, [r4, #0]
 801652a:	4632      	mov	r2, r6
 801652c:	4629      	mov	r1, r5
 801652e:	3008      	adds	r0, #8
 8016530:	f7fd fd64 	bl	8013ffc <rcl_send_request>
 8016534:	3800      	subs	r0, #0
 8016536:	bf18      	it	ne
 8016538:	2001      	movne	r0, #1
 801653a:	bd70      	pop	{r4, r5, r6, pc}
 801653c:	f7f8 ffb0 	bl	800f4a0 <rcutils_reset_error>
 8016540:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016544:	bd70      	pop	{r4, r5, r6, pc}
 8016546:	200b      	movs	r0, #11
 8016548:	bd70      	pop	{r4, r5, r6, pc}
 801654a:	f241 0006 	movw	r0, #4102	@ 0x1006
 801654e:	4770      	bx	lr

08016550 <rcl_action_take_result_response>:
 8016550:	2800      	cmp	r0, #0
 8016552:	d037      	beq.n	80165c4 <rcl_action_take_result_response+0x74>
 8016554:	b570      	push	{r4, r5, r6, lr}
 8016556:	4604      	mov	r4, r0
 8016558:	6800      	ldr	r0, [r0, #0]
 801655a:	b370      	cbz	r0, 80165ba <rcl_action_take_result_response+0x6a>
 801655c:	460d      	mov	r5, r1
 801655e:	4616      	mov	r6, r2
 8016560:	f7fd fe0a 	bl	8014178 <rcl_client_is_valid>
 8016564:	b338      	cbz	r0, 80165b6 <rcl_action_take_result_response+0x66>
 8016566:	6820      	ldr	r0, [r4, #0]
 8016568:	3004      	adds	r0, #4
 801656a:	f7fd fe05 	bl	8014178 <rcl_client_is_valid>
 801656e:	b310      	cbz	r0, 80165b6 <rcl_action_take_result_response+0x66>
 8016570:	6820      	ldr	r0, [r4, #0]
 8016572:	3008      	adds	r0, #8
 8016574:	f7fd fe00 	bl	8014178 <rcl_client_is_valid>
 8016578:	b1e8      	cbz	r0, 80165b6 <rcl_action_take_result_response+0x66>
 801657a:	6820      	ldr	r0, [r4, #0]
 801657c:	300c      	adds	r0, #12
 801657e:	f7fe fd3d 	bl	8014ffc <rcl_subscription_is_valid>
 8016582:	b1c0      	cbz	r0, 80165b6 <rcl_action_take_result_response+0x66>
 8016584:	6820      	ldr	r0, [r4, #0]
 8016586:	3010      	adds	r0, #16
 8016588:	f7fe fd38 	bl	8014ffc <rcl_subscription_is_valid>
 801658c:	b198      	cbz	r0, 80165b6 <rcl_action_take_result_response+0x66>
 801658e:	b1bd      	cbz	r5, 80165c0 <rcl_action_take_result_response+0x70>
 8016590:	b1b6      	cbz	r6, 80165c0 <rcl_action_take_result_response+0x70>
 8016592:	6820      	ldr	r0, [r4, #0]
 8016594:	4632      	mov	r2, r6
 8016596:	4629      	mov	r1, r5
 8016598:	3008      	adds	r0, #8
 801659a:	f7fd fd81 	bl	80140a0 <rcl_take_response>
 801659e:	b148      	cbz	r0, 80165b4 <rcl_action_take_result_response+0x64>
 80165a0:	280a      	cmp	r0, #10
 80165a2:	d007      	beq.n	80165b4 <rcl_action_take_result_response+0x64>
 80165a4:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80165a8:	f241 0307 	movw	r3, #4103	@ 0x1007
 80165ac:	4290      	cmp	r0, r2
 80165ae:	bf0c      	ite	eq
 80165b0:	4618      	moveq	r0, r3
 80165b2:	2001      	movne	r0, #1
 80165b4:	bd70      	pop	{r4, r5, r6, pc}
 80165b6:	f7f8 ff73 	bl	800f4a0 <rcutils_reset_error>
 80165ba:	f241 0006 	movw	r0, #4102	@ 0x1006
 80165be:	bd70      	pop	{r4, r5, r6, pc}
 80165c0:	200b      	movs	r0, #11
 80165c2:	bd70      	pop	{r4, r5, r6, pc}
 80165c4:	f241 0006 	movw	r0, #4102	@ 0x1006
 80165c8:	4770      	bx	lr
 80165ca:	bf00      	nop

080165cc <rcl_action_take_cancel_response>:
 80165cc:	2800      	cmp	r0, #0
 80165ce:	d037      	beq.n	8016640 <rcl_action_take_cancel_response+0x74>
 80165d0:	b570      	push	{r4, r5, r6, lr}
 80165d2:	4604      	mov	r4, r0
 80165d4:	6800      	ldr	r0, [r0, #0]
 80165d6:	b370      	cbz	r0, 8016636 <rcl_action_take_cancel_response+0x6a>
 80165d8:	460d      	mov	r5, r1
 80165da:	4616      	mov	r6, r2
 80165dc:	f7fd fdcc 	bl	8014178 <rcl_client_is_valid>
 80165e0:	b338      	cbz	r0, 8016632 <rcl_action_take_cancel_response+0x66>
 80165e2:	6820      	ldr	r0, [r4, #0]
 80165e4:	3004      	adds	r0, #4
 80165e6:	f7fd fdc7 	bl	8014178 <rcl_client_is_valid>
 80165ea:	b310      	cbz	r0, 8016632 <rcl_action_take_cancel_response+0x66>
 80165ec:	6820      	ldr	r0, [r4, #0]
 80165ee:	3008      	adds	r0, #8
 80165f0:	f7fd fdc2 	bl	8014178 <rcl_client_is_valid>
 80165f4:	b1e8      	cbz	r0, 8016632 <rcl_action_take_cancel_response+0x66>
 80165f6:	6820      	ldr	r0, [r4, #0]
 80165f8:	300c      	adds	r0, #12
 80165fa:	f7fe fcff 	bl	8014ffc <rcl_subscription_is_valid>
 80165fe:	b1c0      	cbz	r0, 8016632 <rcl_action_take_cancel_response+0x66>
 8016600:	6820      	ldr	r0, [r4, #0]
 8016602:	3010      	adds	r0, #16
 8016604:	f7fe fcfa 	bl	8014ffc <rcl_subscription_is_valid>
 8016608:	b198      	cbz	r0, 8016632 <rcl_action_take_cancel_response+0x66>
 801660a:	b1bd      	cbz	r5, 801663c <rcl_action_take_cancel_response+0x70>
 801660c:	b1b6      	cbz	r6, 801663c <rcl_action_take_cancel_response+0x70>
 801660e:	6820      	ldr	r0, [r4, #0]
 8016610:	4632      	mov	r2, r6
 8016612:	4629      	mov	r1, r5
 8016614:	3004      	adds	r0, #4
 8016616:	f7fd fd43 	bl	80140a0 <rcl_take_response>
 801661a:	b148      	cbz	r0, 8016630 <rcl_action_take_cancel_response+0x64>
 801661c:	280a      	cmp	r0, #10
 801661e:	d007      	beq.n	8016630 <rcl_action_take_cancel_response+0x64>
 8016620:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8016624:	f241 0307 	movw	r3, #4103	@ 0x1007
 8016628:	4290      	cmp	r0, r2
 801662a:	bf0c      	ite	eq
 801662c:	4618      	moveq	r0, r3
 801662e:	2001      	movne	r0, #1
 8016630:	bd70      	pop	{r4, r5, r6, pc}
 8016632:	f7f8 ff35 	bl	800f4a0 <rcutils_reset_error>
 8016636:	f241 0006 	movw	r0, #4102	@ 0x1006
 801663a:	bd70      	pop	{r4, r5, r6, pc}
 801663c:	200b      	movs	r0, #11
 801663e:	bd70      	pop	{r4, r5, r6, pc}
 8016640:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016644:	4770      	bx	lr
 8016646:	bf00      	nop

08016648 <rcl_action_take_feedback>:
 8016648:	2800      	cmp	r0, #0
 801664a:	d037      	beq.n	80166bc <rcl_action_take_feedback+0x74>
 801664c:	b530      	push	{r4, r5, lr}
 801664e:	4604      	mov	r4, r0
 8016650:	6800      	ldr	r0, [r0, #0]
 8016652:	b08f      	sub	sp, #60	@ 0x3c
 8016654:	b358      	cbz	r0, 80166ae <rcl_action_take_feedback+0x66>
 8016656:	460d      	mov	r5, r1
 8016658:	f7fd fd8e 	bl	8014178 <rcl_client_is_valid>
 801665c:	b328      	cbz	r0, 80166aa <rcl_action_take_feedback+0x62>
 801665e:	6820      	ldr	r0, [r4, #0]
 8016660:	3004      	adds	r0, #4
 8016662:	f7fd fd89 	bl	8014178 <rcl_client_is_valid>
 8016666:	b300      	cbz	r0, 80166aa <rcl_action_take_feedback+0x62>
 8016668:	6820      	ldr	r0, [r4, #0]
 801666a:	3008      	adds	r0, #8
 801666c:	f7fd fd84 	bl	8014178 <rcl_client_is_valid>
 8016670:	b1d8      	cbz	r0, 80166aa <rcl_action_take_feedback+0x62>
 8016672:	6820      	ldr	r0, [r4, #0]
 8016674:	300c      	adds	r0, #12
 8016676:	f7fe fcc1 	bl	8014ffc <rcl_subscription_is_valid>
 801667a:	b1b0      	cbz	r0, 80166aa <rcl_action_take_feedback+0x62>
 801667c:	6820      	ldr	r0, [r4, #0]
 801667e:	3010      	adds	r0, #16
 8016680:	f7fe fcbc 	bl	8014ffc <rcl_subscription_is_valid>
 8016684:	b188      	cbz	r0, 80166aa <rcl_action_take_feedback+0x62>
 8016686:	b1b5      	cbz	r5, 80166b6 <rcl_action_take_feedback+0x6e>
 8016688:	6820      	ldr	r0, [r4, #0]
 801668a:	2300      	movs	r3, #0
 801668c:	466a      	mov	r2, sp
 801668e:	4629      	mov	r1, r5
 8016690:	300c      	adds	r0, #12
 8016692:	f7fe fc55 	bl	8014f40 <rcl_take>
 8016696:	b160      	cbz	r0, 80166b2 <rcl_action_take_feedback+0x6a>
 8016698:	f240 1391 	movw	r3, #401	@ 0x191
 801669c:	4298      	cmp	r0, r3
 801669e:	d010      	beq.n	80166c2 <rcl_action_take_feedback+0x7a>
 80166a0:	280a      	cmp	r0, #10
 80166a2:	bf18      	it	ne
 80166a4:	2001      	movne	r0, #1
 80166a6:	b00f      	add	sp, #60	@ 0x3c
 80166a8:	bd30      	pop	{r4, r5, pc}
 80166aa:	f7f8 fef9 	bl	800f4a0 <rcutils_reset_error>
 80166ae:	f241 0006 	movw	r0, #4102	@ 0x1006
 80166b2:	b00f      	add	sp, #60	@ 0x3c
 80166b4:	bd30      	pop	{r4, r5, pc}
 80166b6:	200b      	movs	r0, #11
 80166b8:	b00f      	add	sp, #60	@ 0x3c
 80166ba:	bd30      	pop	{r4, r5, pc}
 80166bc:	f241 0006 	movw	r0, #4102	@ 0x1006
 80166c0:	4770      	bx	lr
 80166c2:	f241 0007 	movw	r0, #4103	@ 0x1007
 80166c6:	e7f4      	b.n	80166b2 <rcl_action_take_feedback+0x6a>

080166c8 <rcl_action_wait_set_add_action_client>:
 80166c8:	2800      	cmp	r0, #0
 80166ca:	d045      	beq.n	8016758 <rcl_action_wait_set_add_action_client+0x90>
 80166cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166ce:	460c      	mov	r4, r1
 80166d0:	2900      	cmp	r1, #0
 80166d2:	d03e      	beq.n	8016752 <rcl_action_wait_set_add_action_client+0x8a>
 80166d4:	4605      	mov	r5, r0
 80166d6:	6808      	ldr	r0, [r1, #0]
 80166d8:	2800      	cmp	r0, #0
 80166da:	d03a      	beq.n	8016752 <rcl_action_wait_set_add_action_client+0x8a>
 80166dc:	4617      	mov	r7, r2
 80166de:	461e      	mov	r6, r3
 80166e0:	f7fd fd4a 	bl	8014178 <rcl_client_is_valid>
 80166e4:	b398      	cbz	r0, 801674e <rcl_action_wait_set_add_action_client+0x86>
 80166e6:	6820      	ldr	r0, [r4, #0]
 80166e8:	3004      	adds	r0, #4
 80166ea:	f7fd fd45 	bl	8014178 <rcl_client_is_valid>
 80166ee:	b370      	cbz	r0, 801674e <rcl_action_wait_set_add_action_client+0x86>
 80166f0:	6820      	ldr	r0, [r4, #0]
 80166f2:	3008      	adds	r0, #8
 80166f4:	f7fd fd40 	bl	8014178 <rcl_client_is_valid>
 80166f8:	b348      	cbz	r0, 801674e <rcl_action_wait_set_add_action_client+0x86>
 80166fa:	6820      	ldr	r0, [r4, #0]
 80166fc:	300c      	adds	r0, #12
 80166fe:	f7fe fc7d 	bl	8014ffc <rcl_subscription_is_valid>
 8016702:	b320      	cbz	r0, 801674e <rcl_action_wait_set_add_action_client+0x86>
 8016704:	6820      	ldr	r0, [r4, #0]
 8016706:	3010      	adds	r0, #16
 8016708:	f7fe fc78 	bl	8014ffc <rcl_subscription_is_valid>
 801670c:	b1f8      	cbz	r0, 801674e <rcl_action_wait_set_add_action_client+0x86>
 801670e:	6821      	ldr	r1, [r4, #0]
 8016710:	4628      	mov	r0, r5
 8016712:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 8016716:	f7ff fc71 	bl	8015ffc <rcl_wait_set_add_client>
 801671a:	b9b8      	cbnz	r0, 801674c <rcl_action_wait_set_add_action_client+0x84>
 801671c:	6821      	ldr	r1, [r4, #0]
 801671e:	4628      	mov	r0, r5
 8016720:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 8016724:	3104      	adds	r1, #4
 8016726:	f7ff fc69 	bl	8015ffc <rcl_wait_set_add_client>
 801672a:	b978      	cbnz	r0, 801674c <rcl_action_wait_set_add_action_client+0x84>
 801672c:	6821      	ldr	r1, [r4, #0]
 801672e:	4628      	mov	r0, r5
 8016730:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 8016734:	3108      	adds	r1, #8
 8016736:	f7ff fc61 	bl	8015ffc <rcl_wait_set_add_client>
 801673a:	b938      	cbnz	r0, 801674c <rcl_action_wait_set_add_action_client+0x84>
 801673c:	6821      	ldr	r1, [r4, #0]
 801673e:	4628      	mov	r0, r5
 8016740:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 8016744:	310c      	adds	r1, #12
 8016746:	f7ff f903 	bl	8015950 <rcl_wait_set_add_subscription>
 801674a:	b140      	cbz	r0, 801675e <rcl_action_wait_set_add_action_client+0x96>
 801674c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801674e:	f7f8 fea7 	bl	800f4a0 <rcutils_reset_error>
 8016752:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016758:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801675c:	4770      	bx	lr
 801675e:	6821      	ldr	r1, [r4, #0]
 8016760:	4628      	mov	r0, r5
 8016762:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 8016766:	3110      	adds	r1, #16
 8016768:	f7ff f8f2 	bl	8015950 <rcl_wait_set_add_subscription>
 801676c:	2800      	cmp	r0, #0
 801676e:	d1ed      	bne.n	801674c <rcl_action_wait_set_add_action_client+0x84>
 8016770:	b11f      	cbz	r7, 801677a <rcl_action_wait_set_add_action_client+0xb2>
 8016772:	6823      	ldr	r3, [r4, #0]
 8016774:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8016778:	603b      	str	r3, [r7, #0]
 801677a:	2e00      	cmp	r6, #0
 801677c:	d0e6      	beq.n	801674c <rcl_action_wait_set_add_action_client+0x84>
 801677e:	6823      	ldr	r3, [r4, #0]
 8016780:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8016784:	6033      	str	r3, [r6, #0]
 8016786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016788 <rcl_action_client_wait_set_get_entities_ready>:
 8016788:	2800      	cmp	r0, #0
 801678a:	f000 8089 	beq.w	80168a0 <rcl_action_client_wait_set_get_entities_ready+0x118>
 801678e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016792:	460c      	mov	r4, r1
 8016794:	2900      	cmp	r1, #0
 8016796:	d079      	beq.n	801688c <rcl_action_client_wait_set_get_entities_ready+0x104>
 8016798:	4605      	mov	r5, r0
 801679a:	6808      	ldr	r0, [r1, #0]
 801679c:	2800      	cmp	r0, #0
 801679e:	d075      	beq.n	801688c <rcl_action_client_wait_set_get_entities_ready+0x104>
 80167a0:	4616      	mov	r6, r2
 80167a2:	461f      	mov	r7, r3
 80167a4:	f7fd fce8 	bl	8014178 <rcl_client_is_valid>
 80167a8:	2800      	cmp	r0, #0
 80167aa:	d06d      	beq.n	8016888 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80167ac:	6820      	ldr	r0, [r4, #0]
 80167ae:	3004      	adds	r0, #4
 80167b0:	f7fd fce2 	bl	8014178 <rcl_client_is_valid>
 80167b4:	2800      	cmp	r0, #0
 80167b6:	d067      	beq.n	8016888 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80167b8:	6820      	ldr	r0, [r4, #0]
 80167ba:	3008      	adds	r0, #8
 80167bc:	f7fd fcdc 	bl	8014178 <rcl_client_is_valid>
 80167c0:	2800      	cmp	r0, #0
 80167c2:	d061      	beq.n	8016888 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80167c4:	6820      	ldr	r0, [r4, #0]
 80167c6:	300c      	adds	r0, #12
 80167c8:	f7fe fc18 	bl	8014ffc <rcl_subscription_is_valid>
 80167cc:	2800      	cmp	r0, #0
 80167ce:	d05b      	beq.n	8016888 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80167d0:	6820      	ldr	r0, [r4, #0]
 80167d2:	3010      	adds	r0, #16
 80167d4:	f7fe fc12 	bl	8014ffc <rcl_subscription_is_valid>
 80167d8:	2800      	cmp	r0, #0
 80167da:	d055      	beq.n	8016888 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80167dc:	2e00      	cmp	r6, #0
 80167de:	d05c      	beq.n	801689a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80167e0:	2f00      	cmp	r7, #0
 80167e2:	d05a      	beq.n	801689a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80167e4:	9b06      	ldr	r3, [sp, #24]
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	d057      	beq.n	801689a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80167ea:	9b07      	ldr	r3, [sp, #28]
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d054      	beq.n	801689a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80167f0:	9b08      	ldr	r3, [sp, #32]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d051      	beq.n	801689a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80167f6:	6823      	ldr	r3, [r4, #0]
 80167f8:	686a      	ldr	r2, [r5, #4]
 80167fa:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 80167fe:	428a      	cmp	r2, r1
 8016800:	d948      	bls.n	8016894 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8016802:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 8016806:	4282      	cmp	r2, r0
 8016808:	d944      	bls.n	8016894 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801680a:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 801680e:	69ea      	ldr	r2, [r5, #28]
 8016810:	42a2      	cmp	r2, r4
 8016812:	d93f      	bls.n	8016894 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8016814:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8016818:	4562      	cmp	r2, ip
 801681a:	d93b      	bls.n	8016894 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801681c:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8016820:	4572      	cmp	r2, lr
 8016822:	d937      	bls.n	8016894 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8016824:	69aa      	ldr	r2, [r5, #24]
 8016826:	682d      	ldr	r5, [r5, #0]
 8016828:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 801682c:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8016830:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 8016834:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8016838:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 801683c:	f103 0c0c 	add.w	ip, r3, #12
 8016840:	eba5 050c 	sub.w	r5, r5, ip
 8016844:	fab5 f585 	clz	r5, r5
 8016848:	096d      	lsrs	r5, r5, #5
 801684a:	7035      	strb	r5, [r6, #0]
 801684c:	f103 0510 	add.w	r5, r3, #16
 8016850:	1b64      	subs	r4, r4, r5
 8016852:	fab4 f484 	clz	r4, r4
 8016856:	0964      	lsrs	r4, r4, #5
 8016858:	703c      	strb	r4, [r7, #0]
 801685a:	eba3 0008 	sub.w	r0, r3, r8
 801685e:	1d1c      	adds	r4, r3, #4
 8016860:	3308      	adds	r3, #8
 8016862:	1ad3      	subs	r3, r2, r3
 8016864:	fab0 f080 	clz	r0, r0
 8016868:	9a06      	ldr	r2, [sp, #24]
 801686a:	0940      	lsrs	r0, r0, #5
 801686c:	1b09      	subs	r1, r1, r4
 801686e:	7010      	strb	r0, [r2, #0]
 8016870:	fab1 f181 	clz	r1, r1
 8016874:	9a07      	ldr	r2, [sp, #28]
 8016876:	0949      	lsrs	r1, r1, #5
 8016878:	7011      	strb	r1, [r2, #0]
 801687a:	fab3 f383 	clz	r3, r3
 801687e:	9a08      	ldr	r2, [sp, #32]
 8016880:	095b      	lsrs	r3, r3, #5
 8016882:	2000      	movs	r0, #0
 8016884:	7013      	strb	r3, [r2, #0]
 8016886:	e003      	b.n	8016890 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8016888:	f7f8 fe0a 	bl	800f4a0 <rcutils_reset_error>
 801688c:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016894:	2001      	movs	r0, #1
 8016896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801689a:	200b      	movs	r0, #11
 801689c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168a0:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80168a4:	4770      	bx	lr
 80168a6:	bf00      	nop

080168a8 <rcl_action_take_goal_request>:
 80168a8:	b3b0      	cbz	r0, 8016918 <rcl_action_take_goal_request+0x70>
 80168aa:	b570      	push	{r4, r5, r6, lr}
 80168ac:	4604      	mov	r4, r0
 80168ae:	6800      	ldr	r0, [r0, #0]
 80168b0:	b368      	cbz	r0, 801690e <rcl_action_take_goal_request+0x66>
 80168b2:	460d      	mov	r5, r1
 80168b4:	4616      	mov	r6, r2
 80168b6:	f7fe f9ef 	bl	8014c98 <rcl_service_is_valid>
 80168ba:	b330      	cbz	r0, 801690a <rcl_action_take_goal_request+0x62>
 80168bc:	6820      	ldr	r0, [r4, #0]
 80168be:	3004      	adds	r0, #4
 80168c0:	f7fe f9ea 	bl	8014c98 <rcl_service_is_valid>
 80168c4:	b308      	cbz	r0, 801690a <rcl_action_take_goal_request+0x62>
 80168c6:	6820      	ldr	r0, [r4, #0]
 80168c8:	3008      	adds	r0, #8
 80168ca:	f7fe f9e5 	bl	8014c98 <rcl_service_is_valid>
 80168ce:	b1e0      	cbz	r0, 801690a <rcl_action_take_goal_request+0x62>
 80168d0:	6820      	ldr	r0, [r4, #0]
 80168d2:	300c      	adds	r0, #12
 80168d4:	f7f7 fe4a 	bl	800e56c <rcl_publisher_is_valid>
 80168d8:	b1b8      	cbz	r0, 801690a <rcl_action_take_goal_request+0x62>
 80168da:	6820      	ldr	r0, [r4, #0]
 80168dc:	3010      	adds	r0, #16
 80168de:	f7f7 fe45 	bl	800e56c <rcl_publisher_is_valid>
 80168e2:	b190      	cbz	r0, 801690a <rcl_action_take_goal_request+0x62>
 80168e4:	b1b5      	cbz	r5, 8016914 <rcl_action_take_goal_request+0x6c>
 80168e6:	b1ae      	cbz	r6, 8016914 <rcl_action_take_goal_request+0x6c>
 80168e8:	6820      	ldr	r0, [r4, #0]
 80168ea:	4632      	mov	r2, r6
 80168ec:	4629      	mov	r1, r5
 80168ee:	f7fe f953 	bl	8014b98 <rcl_take_request>
 80168f2:	b148      	cbz	r0, 8016908 <rcl_action_take_goal_request+0x60>
 80168f4:	280a      	cmp	r0, #10
 80168f6:	d007      	beq.n	8016908 <rcl_action_take_goal_request+0x60>
 80168f8:	f240 2259 	movw	r2, #601	@ 0x259
 80168fc:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016900:	4290      	cmp	r0, r2
 8016902:	bf0c      	ite	eq
 8016904:	4618      	moveq	r0, r3
 8016906:	2001      	movne	r0, #1
 8016908:	bd70      	pop	{r4, r5, r6, pc}
 801690a:	f7f8 fdc9 	bl	800f4a0 <rcutils_reset_error>
 801690e:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016912:	bd70      	pop	{r4, r5, r6, pc}
 8016914:	200b      	movs	r0, #11
 8016916:	bd70      	pop	{r4, r5, r6, pc}
 8016918:	f241 0068 	movw	r0, #4200	@ 0x1068
 801691c:	4770      	bx	lr
 801691e:	bf00      	nop

08016920 <rcl_action_send_goal_response>:
 8016920:	b378      	cbz	r0, 8016982 <rcl_action_send_goal_response+0x62>
 8016922:	b570      	push	{r4, r5, r6, lr}
 8016924:	4604      	mov	r4, r0
 8016926:	6800      	ldr	r0, [r0, #0]
 8016928:	b330      	cbz	r0, 8016978 <rcl_action_send_goal_response+0x58>
 801692a:	460d      	mov	r5, r1
 801692c:	4616      	mov	r6, r2
 801692e:	f7fe f9b3 	bl	8014c98 <rcl_service_is_valid>
 8016932:	b1f8      	cbz	r0, 8016974 <rcl_action_send_goal_response+0x54>
 8016934:	6820      	ldr	r0, [r4, #0]
 8016936:	3004      	adds	r0, #4
 8016938:	f7fe f9ae 	bl	8014c98 <rcl_service_is_valid>
 801693c:	b1d0      	cbz	r0, 8016974 <rcl_action_send_goal_response+0x54>
 801693e:	6820      	ldr	r0, [r4, #0]
 8016940:	3008      	adds	r0, #8
 8016942:	f7fe f9a9 	bl	8014c98 <rcl_service_is_valid>
 8016946:	b1a8      	cbz	r0, 8016974 <rcl_action_send_goal_response+0x54>
 8016948:	6820      	ldr	r0, [r4, #0]
 801694a:	300c      	adds	r0, #12
 801694c:	f7f7 fe0e 	bl	800e56c <rcl_publisher_is_valid>
 8016950:	b180      	cbz	r0, 8016974 <rcl_action_send_goal_response+0x54>
 8016952:	6820      	ldr	r0, [r4, #0]
 8016954:	3010      	adds	r0, #16
 8016956:	f7f7 fe09 	bl	800e56c <rcl_publisher_is_valid>
 801695a:	b158      	cbz	r0, 8016974 <rcl_action_send_goal_response+0x54>
 801695c:	b17d      	cbz	r5, 801697e <rcl_action_send_goal_response+0x5e>
 801695e:	b176      	cbz	r6, 801697e <rcl_action_send_goal_response+0x5e>
 8016960:	6820      	ldr	r0, [r4, #0]
 8016962:	4632      	mov	r2, r6
 8016964:	4629      	mov	r1, r5
 8016966:	f7fe f967 	bl	8014c38 <rcl_send_response>
 801696a:	b110      	cbz	r0, 8016972 <rcl_action_send_goal_response+0x52>
 801696c:	2802      	cmp	r0, #2
 801696e:	bf18      	it	ne
 8016970:	2001      	movne	r0, #1
 8016972:	bd70      	pop	{r4, r5, r6, pc}
 8016974:	f7f8 fd94 	bl	800f4a0 <rcutils_reset_error>
 8016978:	f241 0068 	movw	r0, #4200	@ 0x1068
 801697c:	bd70      	pop	{r4, r5, r6, pc}
 801697e:	200b      	movs	r0, #11
 8016980:	bd70      	pop	{r4, r5, r6, pc}
 8016982:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016986:	4770      	bx	lr

08016988 <rcl_action_take_result_request>:
 8016988:	2800      	cmp	r0, #0
 801698a:	d037      	beq.n	80169fc <rcl_action_take_result_request+0x74>
 801698c:	b570      	push	{r4, r5, r6, lr}
 801698e:	4604      	mov	r4, r0
 8016990:	6800      	ldr	r0, [r0, #0]
 8016992:	b370      	cbz	r0, 80169f2 <rcl_action_take_result_request+0x6a>
 8016994:	460d      	mov	r5, r1
 8016996:	4616      	mov	r6, r2
 8016998:	f7fe f97e 	bl	8014c98 <rcl_service_is_valid>
 801699c:	b338      	cbz	r0, 80169ee <rcl_action_take_result_request+0x66>
 801699e:	6820      	ldr	r0, [r4, #0]
 80169a0:	3004      	adds	r0, #4
 80169a2:	f7fe f979 	bl	8014c98 <rcl_service_is_valid>
 80169a6:	b310      	cbz	r0, 80169ee <rcl_action_take_result_request+0x66>
 80169a8:	6820      	ldr	r0, [r4, #0]
 80169aa:	3008      	adds	r0, #8
 80169ac:	f7fe f974 	bl	8014c98 <rcl_service_is_valid>
 80169b0:	b1e8      	cbz	r0, 80169ee <rcl_action_take_result_request+0x66>
 80169b2:	6820      	ldr	r0, [r4, #0]
 80169b4:	300c      	adds	r0, #12
 80169b6:	f7f7 fdd9 	bl	800e56c <rcl_publisher_is_valid>
 80169ba:	b1c0      	cbz	r0, 80169ee <rcl_action_take_result_request+0x66>
 80169bc:	6820      	ldr	r0, [r4, #0]
 80169be:	3010      	adds	r0, #16
 80169c0:	f7f7 fdd4 	bl	800e56c <rcl_publisher_is_valid>
 80169c4:	b198      	cbz	r0, 80169ee <rcl_action_take_result_request+0x66>
 80169c6:	b1bd      	cbz	r5, 80169f8 <rcl_action_take_result_request+0x70>
 80169c8:	b1b6      	cbz	r6, 80169f8 <rcl_action_take_result_request+0x70>
 80169ca:	6820      	ldr	r0, [r4, #0]
 80169cc:	4632      	mov	r2, r6
 80169ce:	4629      	mov	r1, r5
 80169d0:	3008      	adds	r0, #8
 80169d2:	f7fe f8e1 	bl	8014b98 <rcl_take_request>
 80169d6:	b148      	cbz	r0, 80169ec <rcl_action_take_result_request+0x64>
 80169d8:	280a      	cmp	r0, #10
 80169da:	d007      	beq.n	80169ec <rcl_action_take_result_request+0x64>
 80169dc:	f240 2259 	movw	r2, #601	@ 0x259
 80169e0:	f241 0369 	movw	r3, #4201	@ 0x1069
 80169e4:	4290      	cmp	r0, r2
 80169e6:	bf0c      	ite	eq
 80169e8:	4618      	moveq	r0, r3
 80169ea:	2001      	movne	r0, #1
 80169ec:	bd70      	pop	{r4, r5, r6, pc}
 80169ee:	f7f8 fd57 	bl	800f4a0 <rcutils_reset_error>
 80169f2:	f241 0068 	movw	r0, #4200	@ 0x1068
 80169f6:	bd70      	pop	{r4, r5, r6, pc}
 80169f8:	200b      	movs	r0, #11
 80169fa:	bd70      	pop	{r4, r5, r6, pc}
 80169fc:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016a00:	4770      	bx	lr
 8016a02:	bf00      	nop

08016a04 <rcl_action_take_cancel_request>:
 8016a04:	2800      	cmp	r0, #0
 8016a06:	d037      	beq.n	8016a78 <rcl_action_take_cancel_request+0x74>
 8016a08:	b570      	push	{r4, r5, r6, lr}
 8016a0a:	4604      	mov	r4, r0
 8016a0c:	6800      	ldr	r0, [r0, #0]
 8016a0e:	b370      	cbz	r0, 8016a6e <rcl_action_take_cancel_request+0x6a>
 8016a10:	460d      	mov	r5, r1
 8016a12:	4616      	mov	r6, r2
 8016a14:	f7fe f940 	bl	8014c98 <rcl_service_is_valid>
 8016a18:	b338      	cbz	r0, 8016a6a <rcl_action_take_cancel_request+0x66>
 8016a1a:	6820      	ldr	r0, [r4, #0]
 8016a1c:	3004      	adds	r0, #4
 8016a1e:	f7fe f93b 	bl	8014c98 <rcl_service_is_valid>
 8016a22:	b310      	cbz	r0, 8016a6a <rcl_action_take_cancel_request+0x66>
 8016a24:	6820      	ldr	r0, [r4, #0]
 8016a26:	3008      	adds	r0, #8
 8016a28:	f7fe f936 	bl	8014c98 <rcl_service_is_valid>
 8016a2c:	b1e8      	cbz	r0, 8016a6a <rcl_action_take_cancel_request+0x66>
 8016a2e:	6820      	ldr	r0, [r4, #0]
 8016a30:	300c      	adds	r0, #12
 8016a32:	f7f7 fd9b 	bl	800e56c <rcl_publisher_is_valid>
 8016a36:	b1c0      	cbz	r0, 8016a6a <rcl_action_take_cancel_request+0x66>
 8016a38:	6820      	ldr	r0, [r4, #0]
 8016a3a:	3010      	adds	r0, #16
 8016a3c:	f7f7 fd96 	bl	800e56c <rcl_publisher_is_valid>
 8016a40:	b198      	cbz	r0, 8016a6a <rcl_action_take_cancel_request+0x66>
 8016a42:	b1bd      	cbz	r5, 8016a74 <rcl_action_take_cancel_request+0x70>
 8016a44:	b1b6      	cbz	r6, 8016a74 <rcl_action_take_cancel_request+0x70>
 8016a46:	6820      	ldr	r0, [r4, #0]
 8016a48:	4632      	mov	r2, r6
 8016a4a:	4629      	mov	r1, r5
 8016a4c:	3004      	adds	r0, #4
 8016a4e:	f7fe f8a3 	bl	8014b98 <rcl_take_request>
 8016a52:	b148      	cbz	r0, 8016a68 <rcl_action_take_cancel_request+0x64>
 8016a54:	280a      	cmp	r0, #10
 8016a56:	d007      	beq.n	8016a68 <rcl_action_take_cancel_request+0x64>
 8016a58:	f240 2259 	movw	r2, #601	@ 0x259
 8016a5c:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016a60:	4290      	cmp	r0, r2
 8016a62:	bf0c      	ite	eq
 8016a64:	4618      	moveq	r0, r3
 8016a66:	2001      	movne	r0, #1
 8016a68:	bd70      	pop	{r4, r5, r6, pc}
 8016a6a:	f7f8 fd19 	bl	800f4a0 <rcutils_reset_error>
 8016a6e:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016a72:	bd70      	pop	{r4, r5, r6, pc}
 8016a74:	200b      	movs	r0, #11
 8016a76:	bd70      	pop	{r4, r5, r6, pc}
 8016a78:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016a7c:	4770      	bx	lr
 8016a7e:	bf00      	nop

08016a80 <rcl_action_send_cancel_response>:
 8016a80:	b380      	cbz	r0, 8016ae4 <rcl_action_send_cancel_response+0x64>
 8016a82:	b570      	push	{r4, r5, r6, lr}
 8016a84:	4604      	mov	r4, r0
 8016a86:	6800      	ldr	r0, [r0, #0]
 8016a88:	b338      	cbz	r0, 8016ada <rcl_action_send_cancel_response+0x5a>
 8016a8a:	460d      	mov	r5, r1
 8016a8c:	4616      	mov	r6, r2
 8016a8e:	f7fe f903 	bl	8014c98 <rcl_service_is_valid>
 8016a92:	b300      	cbz	r0, 8016ad6 <rcl_action_send_cancel_response+0x56>
 8016a94:	6820      	ldr	r0, [r4, #0]
 8016a96:	3004      	adds	r0, #4
 8016a98:	f7fe f8fe 	bl	8014c98 <rcl_service_is_valid>
 8016a9c:	b1d8      	cbz	r0, 8016ad6 <rcl_action_send_cancel_response+0x56>
 8016a9e:	6820      	ldr	r0, [r4, #0]
 8016aa0:	3008      	adds	r0, #8
 8016aa2:	f7fe f8f9 	bl	8014c98 <rcl_service_is_valid>
 8016aa6:	b1b0      	cbz	r0, 8016ad6 <rcl_action_send_cancel_response+0x56>
 8016aa8:	6820      	ldr	r0, [r4, #0]
 8016aaa:	300c      	adds	r0, #12
 8016aac:	f7f7 fd5e 	bl	800e56c <rcl_publisher_is_valid>
 8016ab0:	b188      	cbz	r0, 8016ad6 <rcl_action_send_cancel_response+0x56>
 8016ab2:	6820      	ldr	r0, [r4, #0]
 8016ab4:	3010      	adds	r0, #16
 8016ab6:	f7f7 fd59 	bl	800e56c <rcl_publisher_is_valid>
 8016aba:	b160      	cbz	r0, 8016ad6 <rcl_action_send_cancel_response+0x56>
 8016abc:	b185      	cbz	r5, 8016ae0 <rcl_action_send_cancel_response+0x60>
 8016abe:	b17e      	cbz	r6, 8016ae0 <rcl_action_send_cancel_response+0x60>
 8016ac0:	6820      	ldr	r0, [r4, #0]
 8016ac2:	4632      	mov	r2, r6
 8016ac4:	4629      	mov	r1, r5
 8016ac6:	3004      	adds	r0, #4
 8016ac8:	f7fe f8b6 	bl	8014c38 <rcl_send_response>
 8016acc:	b110      	cbz	r0, 8016ad4 <rcl_action_send_cancel_response+0x54>
 8016ace:	2802      	cmp	r0, #2
 8016ad0:	bf18      	it	ne
 8016ad2:	2001      	movne	r0, #1
 8016ad4:	bd70      	pop	{r4, r5, r6, pc}
 8016ad6:	f7f8 fce3 	bl	800f4a0 <rcutils_reset_error>
 8016ada:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016ade:	bd70      	pop	{r4, r5, r6, pc}
 8016ae0:	200b      	movs	r0, #11
 8016ae2:	bd70      	pop	{r4, r5, r6, pc}
 8016ae4:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016ae8:	4770      	bx	lr
 8016aea:	bf00      	nop

08016aec <rcl_action_wait_set_add_action_server>:
 8016aec:	2800      	cmp	r0, #0
 8016aee:	d04a      	beq.n	8016b86 <rcl_action_wait_set_add_action_server+0x9a>
 8016af0:	b570      	push	{r4, r5, r6, lr}
 8016af2:	460c      	mov	r4, r1
 8016af4:	2900      	cmp	r1, #0
 8016af6:	d043      	beq.n	8016b80 <rcl_action_wait_set_add_action_server+0x94>
 8016af8:	4605      	mov	r5, r0
 8016afa:	6808      	ldr	r0, [r1, #0]
 8016afc:	2800      	cmp	r0, #0
 8016afe:	d03f      	beq.n	8016b80 <rcl_action_wait_set_add_action_server+0x94>
 8016b00:	4616      	mov	r6, r2
 8016b02:	f7fe f8c9 	bl	8014c98 <rcl_service_is_valid>
 8016b06:	2800      	cmp	r0, #0
 8016b08:	d038      	beq.n	8016b7c <rcl_action_wait_set_add_action_server+0x90>
 8016b0a:	6820      	ldr	r0, [r4, #0]
 8016b0c:	3004      	adds	r0, #4
 8016b0e:	f7fe f8c3 	bl	8014c98 <rcl_service_is_valid>
 8016b12:	b398      	cbz	r0, 8016b7c <rcl_action_wait_set_add_action_server+0x90>
 8016b14:	6820      	ldr	r0, [r4, #0]
 8016b16:	3008      	adds	r0, #8
 8016b18:	f7fe f8be 	bl	8014c98 <rcl_service_is_valid>
 8016b1c:	b370      	cbz	r0, 8016b7c <rcl_action_wait_set_add_action_server+0x90>
 8016b1e:	6820      	ldr	r0, [r4, #0]
 8016b20:	300c      	adds	r0, #12
 8016b22:	f7f7 fd3d 	bl	800e5a0 <rcl_publisher_is_valid_except_context>
 8016b26:	b348      	cbz	r0, 8016b7c <rcl_action_wait_set_add_action_server+0x90>
 8016b28:	6820      	ldr	r0, [r4, #0]
 8016b2a:	3010      	adds	r0, #16
 8016b2c:	f7f7 fd38 	bl	800e5a0 <rcl_publisher_is_valid_except_context>
 8016b30:	b320      	cbz	r0, 8016b7c <rcl_action_wait_set_add_action_server+0x90>
 8016b32:	6821      	ldr	r1, [r4, #0]
 8016b34:	4628      	mov	r0, r5
 8016b36:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8016b3a:	f7ff fa8b 	bl	8016054 <rcl_wait_set_add_service>
 8016b3e:	b9e0      	cbnz	r0, 8016b7a <rcl_action_wait_set_add_action_server+0x8e>
 8016b40:	6821      	ldr	r1, [r4, #0]
 8016b42:	4628      	mov	r0, r5
 8016b44:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8016b48:	3104      	adds	r1, #4
 8016b4a:	f7ff fa83 	bl	8016054 <rcl_wait_set_add_service>
 8016b4e:	b9a0      	cbnz	r0, 8016b7a <rcl_action_wait_set_add_action_server+0x8e>
 8016b50:	6821      	ldr	r1, [r4, #0]
 8016b52:	4628      	mov	r0, r5
 8016b54:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8016b58:	3108      	adds	r1, #8
 8016b5a:	f7ff fa7b 	bl	8016054 <rcl_wait_set_add_service>
 8016b5e:	b960      	cbnz	r0, 8016b7a <rcl_action_wait_set_add_action_server+0x8e>
 8016b60:	6821      	ldr	r1, [r4, #0]
 8016b62:	4628      	mov	r0, r5
 8016b64:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8016b68:	3114      	adds	r1, #20
 8016b6a:	f7ff fa17 	bl	8015f9c <rcl_wait_set_add_timer>
 8016b6e:	b920      	cbnz	r0, 8016b7a <rcl_action_wait_set_add_action_server+0x8e>
 8016b70:	b11e      	cbz	r6, 8016b7a <rcl_action_wait_set_add_action_server+0x8e>
 8016b72:	6823      	ldr	r3, [r4, #0]
 8016b74:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8016b78:	6033      	str	r3, [r6, #0]
 8016b7a:	bd70      	pop	{r4, r5, r6, pc}
 8016b7c:	f7f8 fc90 	bl	800f4a0 <rcutils_reset_error>
 8016b80:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016b84:	bd70      	pop	{r4, r5, r6, pc}
 8016b86:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016b8a:	4770      	bx	lr

08016b8c <rcl_action_server_wait_set_get_entities_ready>:
 8016b8c:	2800      	cmp	r0, #0
 8016b8e:	d060      	beq.n	8016c52 <rcl_action_server_wait_set_get_entities_ready+0xc6>
 8016b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b92:	460c      	mov	r4, r1
 8016b94:	2900      	cmp	r1, #0
 8016b96:	d057      	beq.n	8016c48 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016b98:	4605      	mov	r5, r0
 8016b9a:	6808      	ldr	r0, [r1, #0]
 8016b9c:	2800      	cmp	r0, #0
 8016b9e:	d053      	beq.n	8016c48 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016ba0:	4616      	mov	r6, r2
 8016ba2:	461f      	mov	r7, r3
 8016ba4:	f7fe f878 	bl	8014c98 <rcl_service_is_valid>
 8016ba8:	2800      	cmp	r0, #0
 8016baa:	d04b      	beq.n	8016c44 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016bac:	6820      	ldr	r0, [r4, #0]
 8016bae:	3004      	adds	r0, #4
 8016bb0:	f7fe f872 	bl	8014c98 <rcl_service_is_valid>
 8016bb4:	2800      	cmp	r0, #0
 8016bb6:	d045      	beq.n	8016c44 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016bb8:	6820      	ldr	r0, [r4, #0]
 8016bba:	3008      	adds	r0, #8
 8016bbc:	f7fe f86c 	bl	8014c98 <rcl_service_is_valid>
 8016bc0:	2800      	cmp	r0, #0
 8016bc2:	d03f      	beq.n	8016c44 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016bc4:	6820      	ldr	r0, [r4, #0]
 8016bc6:	300c      	adds	r0, #12
 8016bc8:	f7f7 fcea 	bl	800e5a0 <rcl_publisher_is_valid_except_context>
 8016bcc:	2800      	cmp	r0, #0
 8016bce:	d039      	beq.n	8016c44 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016bd0:	6820      	ldr	r0, [r4, #0]
 8016bd2:	3010      	adds	r0, #16
 8016bd4:	f7f7 fce4 	bl	800e5a0 <rcl_publisher_is_valid_except_context>
 8016bd8:	b3a0      	cbz	r0, 8016c44 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016bda:	b3c6      	cbz	r6, 8016c4e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016bdc:	b3bf      	cbz	r7, 8016c4e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016bde:	9b06      	ldr	r3, [sp, #24]
 8016be0:	b3ab      	cbz	r3, 8016c4e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016be2:	9b07      	ldr	r3, [sp, #28]
 8016be4:	b39b      	cbz	r3, 8016c4e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016be6:	6823      	ldr	r3, [r4, #0]
 8016be8:	692a      	ldr	r2, [r5, #16]
 8016bea:	6a2c      	ldr	r4, [r5, #32]
 8016bec:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 8016bf0:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 8016bf4:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8016bf8:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8016bfc:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 8016c00:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 8016c04:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8016c08:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8016c0c:	1ae4      	subs	r4, r4, r3
 8016c0e:	fab4 f484 	clz	r4, r4
 8016c12:	0964      	lsrs	r4, r4, #5
 8016c14:	7034      	strb	r4, [r6, #0]
 8016c16:	1d1c      	adds	r4, r3, #4
 8016c18:	1b00      	subs	r0, r0, r4
 8016c1a:	fab0 f080 	clz	r0, r0
 8016c1e:	0940      	lsrs	r0, r0, #5
 8016c20:	7038      	strb	r0, [r7, #0]
 8016c22:	f103 0008 	add.w	r0, r3, #8
 8016c26:	1a09      	subs	r1, r1, r0
 8016c28:	3314      	adds	r3, #20
 8016c2a:	1ad3      	subs	r3, r2, r3
 8016c2c:	fab1 f181 	clz	r1, r1
 8016c30:	9a06      	ldr	r2, [sp, #24]
 8016c32:	0949      	lsrs	r1, r1, #5
 8016c34:	7011      	strb	r1, [r2, #0]
 8016c36:	fab3 f383 	clz	r3, r3
 8016c3a:	9a07      	ldr	r2, [sp, #28]
 8016c3c:	095b      	lsrs	r3, r3, #5
 8016c3e:	2000      	movs	r0, #0
 8016c40:	7013      	strb	r3, [r2, #0]
 8016c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016c44:	f7f8 fc2c 	bl	800f4a0 <rcutils_reset_error>
 8016c48:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016c4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016c4e:	200b      	movs	r0, #11
 8016c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016c52:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016c56:	4770      	bx	lr

08016c58 <_execute_event_handler>:
 8016c58:	2002      	movs	r0, #2
 8016c5a:	4770      	bx	lr

08016c5c <_cancel_goal_event_handler>:
 8016c5c:	2003      	movs	r0, #3
 8016c5e:	4770      	bx	lr

08016c60 <_succeed_event_handler>:
 8016c60:	2004      	movs	r0, #4
 8016c62:	4770      	bx	lr

08016c64 <_abort_event_handler>:
 8016c64:	2006      	movs	r0, #6
 8016c66:	4770      	bx	lr

08016c68 <_canceled_event_handler>:
 8016c68:	2005      	movs	r0, #5
 8016c6a:	4770      	bx	lr

08016c6c <rcl_action_transition_goal_state>:
 8016c6c:	fa5f fc80 	uxtb.w	ip, r0
 8016c70:	f1bc 0f06 	cmp.w	ip, #6
 8016c74:	d80c      	bhi.n	8016c90 <rcl_action_transition_goal_state+0x24>
 8016c76:	2904      	cmp	r1, #4
 8016c78:	d80a      	bhi.n	8016c90 <rcl_action_transition_goal_state+0x24>
 8016c7a:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8016c7e:	b410      	push	{r4}
 8016c80:	440b      	add	r3, r1
 8016c82:	4c06      	ldr	r4, [pc, #24]	@ (8016c9c <rcl_action_transition_goal_state+0x30>)
 8016c84:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8016c88:	b123      	cbz	r3, 8016c94 <rcl_action_transition_goal_state+0x28>
 8016c8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016c8e:	4718      	bx	r3
 8016c90:	2000      	movs	r0, #0
 8016c92:	4770      	bx	lr
 8016c94:	2000      	movs	r0, #0
 8016c96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016c9a:	4770      	bx	lr
 8016c9c:	08020310 	.word	0x08020310

08016ca0 <rcl_action_get_zero_initialized_cancel_response>:
 8016ca0:	b510      	push	{r4, lr}
 8016ca2:	4c07      	ldr	r4, [pc, #28]	@ (8016cc0 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8016ca4:	4686      	mov	lr, r0
 8016ca6:	4684      	mov	ip, r0
 8016ca8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016caa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016cae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016cb0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016cb4:	6823      	ldr	r3, [r4, #0]
 8016cb6:	f8cc 3000 	str.w	r3, [ip]
 8016cba:	4670      	mov	r0, lr
 8016cbc:	bd10      	pop	{r4, pc}
 8016cbe:	bf00      	nop
 8016cc0:	0802039c 	.word	0x0802039c

08016cc4 <rclc_action_send_result_request>:
 8016cc4:	b1d0      	cbz	r0, 8016cfc <rclc_action_send_result_request+0x38>
 8016cc6:	b500      	push	{lr}
 8016cc8:	4684      	mov	ip, r0
 8016cca:	b087      	sub	sp, #28
 8016ccc:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8016cd0:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8016cd4:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8016cd8:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8016cdc:	f10d 0e08 	add.w	lr, sp, #8
 8016ce0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016ce4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8016ce8:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8016cec:	a902      	add	r1, sp, #8
 8016cee:	3010      	adds	r0, #16
 8016cf0:	f7ff fbfa 	bl	80164e8 <rcl_action_send_result_request>
 8016cf4:	b920      	cbnz	r0, 8016d00 <rclc_action_send_result_request+0x3c>
 8016cf6:	b007      	add	sp, #28
 8016cf8:	f85d fb04 	ldr.w	pc, [sp], #4
 8016cfc:	200b      	movs	r0, #11
 8016cfe:	4770      	bx	lr
 8016d00:	9001      	str	r0, [sp, #4]
 8016d02:	f7f8 fbcd 	bl	800f4a0 <rcutils_reset_error>
 8016d06:	9801      	ldr	r0, [sp, #4]
 8016d08:	b007      	add	sp, #28
 8016d0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8016d0e:	bf00      	nop

08016d10 <rclc_action_take_goal_handle>:
 8016d10:	4603      	mov	r3, r0
 8016d12:	b158      	cbz	r0, 8016d2c <rclc_action_take_goal_handle+0x1c>
 8016d14:	6880      	ldr	r0, [r0, #8]
 8016d16:	b148      	cbz	r0, 8016d2c <rclc_action_take_goal_handle+0x1c>
 8016d18:	6801      	ldr	r1, [r0, #0]
 8016d1a:	6099      	str	r1, [r3, #8]
 8016d1c:	2200      	movs	r2, #0
 8016d1e:	7202      	strb	r2, [r0, #8]
 8016d20:	68d9      	ldr	r1, [r3, #12]
 8016d22:	6001      	str	r1, [r0, #0]
 8016d24:	6202      	str	r2, [r0, #32]
 8016d26:	8482      	strh	r2, [r0, #36]	@ 0x24
 8016d28:	60d8      	str	r0, [r3, #12]
 8016d2a:	4770      	bx	lr
 8016d2c:	4770      	bx	lr
 8016d2e:	bf00      	nop

08016d30 <rclc_action_remove_used_goal_handle>:
 8016d30:	b180      	cbz	r0, 8016d54 <rclc_action_remove_used_goal_handle+0x24>
 8016d32:	b179      	cbz	r1, 8016d54 <rclc_action_remove_used_goal_handle+0x24>
 8016d34:	68c3      	ldr	r3, [r0, #12]
 8016d36:	4299      	cmp	r1, r3
 8016d38:	d00d      	beq.n	8016d56 <rclc_action_remove_used_goal_handle+0x26>
 8016d3a:	b12b      	cbz	r3, 8016d48 <rclc_action_remove_used_goal_handle+0x18>
 8016d3c:	681a      	ldr	r2, [r3, #0]
 8016d3e:	4291      	cmp	r1, r2
 8016d40:	d003      	beq.n	8016d4a <rclc_action_remove_used_goal_handle+0x1a>
 8016d42:	4613      	mov	r3, r2
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d1f9      	bne.n	8016d3c <rclc_action_remove_used_goal_handle+0xc>
 8016d48:	4770      	bx	lr
 8016d4a:	680a      	ldr	r2, [r1, #0]
 8016d4c:	601a      	str	r2, [r3, #0]
 8016d4e:	6883      	ldr	r3, [r0, #8]
 8016d50:	600b      	str	r3, [r1, #0]
 8016d52:	6081      	str	r1, [r0, #8]
 8016d54:	4770      	bx	lr
 8016d56:	680b      	ldr	r3, [r1, #0]
 8016d58:	60c3      	str	r3, [r0, #12]
 8016d5a:	e7f8      	b.n	8016d4e <rclc_action_remove_used_goal_handle+0x1e>

08016d5c <rclc_action_find_goal_handle_by_uuid>:
 8016d5c:	b538      	push	{r3, r4, r5, lr}
 8016d5e:	b180      	cbz	r0, 8016d82 <rclc_action_find_goal_handle_by_uuid+0x26>
 8016d60:	460d      	mov	r5, r1
 8016d62:	b181      	cbz	r1, 8016d86 <rclc_action_find_goal_handle_by_uuid+0x2a>
 8016d64:	68c4      	ldr	r4, [r0, #12]
 8016d66:	b914      	cbnz	r4, 8016d6e <rclc_action_find_goal_handle_by_uuid+0x12>
 8016d68:	e009      	b.n	8016d7e <rclc_action_find_goal_handle_by_uuid+0x22>
 8016d6a:	6824      	ldr	r4, [r4, #0]
 8016d6c:	b13c      	cbz	r4, 8016d7e <rclc_action_find_goal_handle_by_uuid+0x22>
 8016d6e:	2210      	movs	r2, #16
 8016d70:	4629      	mov	r1, r5
 8016d72:	f104 0009 	add.w	r0, r4, #9
 8016d76:	f005 fec1 	bl	801cafc <memcmp>
 8016d7a:	2800      	cmp	r0, #0
 8016d7c:	d1f5      	bne.n	8016d6a <rclc_action_find_goal_handle_by_uuid+0xe>
 8016d7e:	4620      	mov	r0, r4
 8016d80:	bd38      	pop	{r3, r4, r5, pc}
 8016d82:	4604      	mov	r4, r0
 8016d84:	e7fb      	b.n	8016d7e <rclc_action_find_goal_handle_by_uuid+0x22>
 8016d86:	460c      	mov	r4, r1
 8016d88:	e7f9      	b.n	8016d7e <rclc_action_find_goal_handle_by_uuid+0x22>
 8016d8a:	bf00      	nop

08016d8c <rclc_action_find_first_handle_by_status>:
 8016d8c:	b140      	cbz	r0, 8016da0 <rclc_action_find_first_handle_by_status+0x14>
 8016d8e:	68c0      	ldr	r0, [r0, #12]
 8016d90:	b910      	cbnz	r0, 8016d98 <rclc_action_find_first_handle_by_status+0xc>
 8016d92:	e005      	b.n	8016da0 <rclc_action_find_first_handle_by_status+0x14>
 8016d94:	6800      	ldr	r0, [r0, #0]
 8016d96:	b118      	cbz	r0, 8016da0 <rclc_action_find_first_handle_by_status+0x14>
 8016d98:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016d9c:	428b      	cmp	r3, r1
 8016d9e:	d1f9      	bne.n	8016d94 <rclc_action_find_first_handle_by_status+0x8>
 8016da0:	4770      	bx	lr
 8016da2:	bf00      	nop

08016da4 <rclc_action_find_first_terminated_handle>:
 8016da4:	b140      	cbz	r0, 8016db8 <rclc_action_find_first_terminated_handle+0x14>
 8016da6:	68c0      	ldr	r0, [r0, #12]
 8016da8:	b910      	cbnz	r0, 8016db0 <rclc_action_find_first_terminated_handle+0xc>
 8016daa:	e005      	b.n	8016db8 <rclc_action_find_first_terminated_handle+0x14>
 8016dac:	6800      	ldr	r0, [r0, #0]
 8016dae:	b118      	cbz	r0, 8016db8 <rclc_action_find_first_terminated_handle+0x14>
 8016db0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016db4:	2b03      	cmp	r3, #3
 8016db6:	ddf9      	ble.n	8016dac <rclc_action_find_first_terminated_handle+0x8>
 8016db8:	4770      	bx	lr
 8016dba:	bf00      	nop

08016dbc <rclc_action_find_handle_by_goal_request_sequence_number>:
 8016dbc:	b170      	cbz	r0, 8016ddc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016dbe:	68c0      	ldr	r0, [r0, #12]
 8016dc0:	b160      	cbz	r0, 8016ddc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016dc2:	b410      	push	{r4}
 8016dc4:	e001      	b.n	8016dca <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8016dc6:	6800      	ldr	r0, [r0, #0]
 8016dc8:	b128      	cbz	r0, 8016dd6 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8016dca:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8016dce:	4299      	cmp	r1, r3
 8016dd0:	bf08      	it	eq
 8016dd2:	4294      	cmpeq	r4, r2
 8016dd4:	d1f7      	bne.n	8016dc6 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8016dd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016dda:	4770      	bx	lr
 8016ddc:	4770      	bx	lr
 8016dde:	bf00      	nop

08016de0 <rclc_action_find_handle_by_result_request_sequence_number>:
 8016de0:	b170      	cbz	r0, 8016e00 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016de2:	68c0      	ldr	r0, [r0, #12]
 8016de4:	b160      	cbz	r0, 8016e00 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016de6:	b410      	push	{r4}
 8016de8:	e001      	b.n	8016dee <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8016dea:	6800      	ldr	r0, [r0, #0]
 8016dec:	b128      	cbz	r0, 8016dfa <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8016dee:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8016df2:	4299      	cmp	r1, r3
 8016df4:	bf08      	it	eq
 8016df6:	4294      	cmpeq	r4, r2
 8016df8:	d1f7      	bne.n	8016dea <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8016dfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016dfe:	4770      	bx	lr
 8016e00:	4770      	bx	lr
 8016e02:	bf00      	nop

08016e04 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8016e04:	b170      	cbz	r0, 8016e24 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016e06:	68c0      	ldr	r0, [r0, #12]
 8016e08:	b160      	cbz	r0, 8016e24 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016e0a:	b410      	push	{r4}
 8016e0c:	e001      	b.n	8016e12 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8016e0e:	6800      	ldr	r0, [r0, #0]
 8016e10:	b128      	cbz	r0, 8016e1e <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8016e12:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8016e16:	4299      	cmp	r1, r3
 8016e18:	bf08      	it	eq
 8016e1a:	4294      	cmpeq	r4, r2
 8016e1c:	d1f7      	bne.n	8016e0e <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8016e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016e22:	4770      	bx	lr
 8016e24:	4770      	bx	lr
 8016e26:	bf00      	nop

08016e28 <rclc_action_find_first_handle_with_goal_response>:
 8016e28:	b140      	cbz	r0, 8016e3c <rclc_action_find_first_handle_with_goal_response+0x14>
 8016e2a:	68c0      	ldr	r0, [r0, #12]
 8016e2c:	b910      	cbnz	r0, 8016e34 <rclc_action_find_first_handle_with_goal_response+0xc>
 8016e2e:	e005      	b.n	8016e3c <rclc_action_find_first_handle_with_goal_response+0x14>
 8016e30:	6800      	ldr	r0, [r0, #0]
 8016e32:	b118      	cbz	r0, 8016e3c <rclc_action_find_first_handle_with_goal_response+0x14>
 8016e34:	f890 3020 	ldrb.w	r3, [r0, #32]
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d0f9      	beq.n	8016e30 <rclc_action_find_first_handle_with_goal_response+0x8>
 8016e3c:	4770      	bx	lr
 8016e3e:	bf00      	nop

08016e40 <rclc_action_find_first_handle_with_result_response>:
 8016e40:	b140      	cbz	r0, 8016e54 <rclc_action_find_first_handle_with_result_response+0x14>
 8016e42:	68c0      	ldr	r0, [r0, #12]
 8016e44:	b910      	cbnz	r0, 8016e4c <rclc_action_find_first_handle_with_result_response+0xc>
 8016e46:	e005      	b.n	8016e54 <rclc_action_find_first_handle_with_result_response+0x14>
 8016e48:	6800      	ldr	r0, [r0, #0]
 8016e4a:	b118      	cbz	r0, 8016e54 <rclc_action_find_first_handle_with_result_response+0x14>
 8016e4c:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8016e50:	2b00      	cmp	r3, #0
 8016e52:	d0f9      	beq.n	8016e48 <rclc_action_find_first_handle_with_result_response+0x8>
 8016e54:	4770      	bx	lr
 8016e56:	bf00      	nop

08016e58 <rclc_action_server_response_goal_request>:
 8016e58:	b198      	cbz	r0, 8016e82 <rclc_action_server_response_goal_request+0x2a>
 8016e5a:	b510      	push	{r4, lr}
 8016e5c:	6844      	ldr	r4, [r0, #4]
 8016e5e:	b086      	sub	sp, #24
 8016e60:	2200      	movs	r2, #0
 8016e62:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8016e66:	460b      	mov	r3, r1
 8016e68:	9205      	str	r2, [sp, #20]
 8016e6a:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8016e6e:	aa03      	add	r2, sp, #12
 8016e70:	f104 0010 	add.w	r0, r4, #16
 8016e74:	f88d 300c 	strb.w	r3, [sp, #12]
 8016e78:	f7ff fd52 	bl	8016920 <rcl_action_send_goal_response>
 8016e7c:	b918      	cbnz	r0, 8016e86 <rclc_action_server_response_goal_request+0x2e>
 8016e7e:	b006      	add	sp, #24
 8016e80:	bd10      	pop	{r4, pc}
 8016e82:	200b      	movs	r0, #11
 8016e84:	4770      	bx	lr
 8016e86:	9001      	str	r0, [sp, #4]
 8016e88:	f7f8 fb0a 	bl	800f4a0 <rcutils_reset_error>
 8016e8c:	9801      	ldr	r0, [sp, #4]
 8016e8e:	b006      	add	sp, #24
 8016e90:	bd10      	pop	{r4, pc}
 8016e92:	bf00      	nop
 8016e94:	0000      	movs	r0, r0
	...

08016e98 <rclc_action_server_goal_cancel_accept>:
 8016e98:	b310      	cbz	r0, 8016ee0 <rclc_action_server_goal_cancel_accept+0x48>
 8016e9a:	b510      	push	{r4, lr}
 8016e9c:	b090      	sub	sp, #64	@ 0x40
 8016e9e:	4604      	mov	r4, r0
 8016ea0:	a806      	add	r0, sp, #24
 8016ea2:	f7ff fefd 	bl	8016ca0 <rcl_action_get_zero_initialized_cancel_response>
 8016ea6:	2300      	movs	r3, #0
 8016ea8:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8016eac:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8016eb0:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8016eb4:	f88d 3018 	strb.w	r3, [sp, #24]
 8016eb8:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8016ebc:	f8cd d01c 	str.w	sp, [sp, #28]
 8016ec0:	46ec      	mov	ip, sp
 8016ec2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016ec6:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8016ee8 <rclc_action_server_goal_cancel_accept+0x50>
 8016eca:	6860      	ldr	r0, [r4, #4]
 8016ecc:	aa06      	add	r2, sp, #24
 8016ece:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8016ed2:	3010      	adds	r0, #16
 8016ed4:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016ed8:	f7ff fdd2 	bl	8016a80 <rcl_action_send_cancel_response>
 8016edc:	b010      	add	sp, #64	@ 0x40
 8016ede:	bd10      	pop	{r4, pc}
 8016ee0:	200b      	movs	r0, #11
 8016ee2:	4770      	bx	lr
 8016ee4:	f3af 8000 	nop.w
 8016ee8:	00000001 	.word	0x00000001
 8016eec:	00000001 	.word	0x00000001

08016ef0 <rclc_action_server_goal_cancel_reject>:
 8016ef0:	b082      	sub	sp, #8
 8016ef2:	b530      	push	{r4, r5, lr}
 8016ef4:	b08b      	sub	sp, #44	@ 0x2c
 8016ef6:	ac0e      	add	r4, sp, #56	@ 0x38
 8016ef8:	e884 000c 	stmia.w	r4, {r2, r3}
 8016efc:	b188      	cbz	r0, 8016f22 <rclc_action_server_goal_cancel_reject+0x32>
 8016efe:	4604      	mov	r4, r0
 8016f00:	a801      	add	r0, sp, #4
 8016f02:	460d      	mov	r5, r1
 8016f04:	f7ff fecc 	bl	8016ca0 <rcl_action_get_zero_initialized_cancel_response>
 8016f08:	aa01      	add	r2, sp, #4
 8016f0a:	a90e      	add	r1, sp, #56	@ 0x38
 8016f0c:	f104 0010 	add.w	r0, r4, #16
 8016f10:	f88d 5004 	strb.w	r5, [sp, #4]
 8016f14:	f7ff fdb4 	bl	8016a80 <rcl_action_send_cancel_response>
 8016f18:	b00b      	add	sp, #44	@ 0x2c
 8016f1a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016f1e:	b002      	add	sp, #8
 8016f20:	4770      	bx	lr
 8016f22:	200b      	movs	r0, #11
 8016f24:	b00b      	add	sp, #44	@ 0x2c
 8016f26:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016f2a:	b002      	add	sp, #8
 8016f2c:	4770      	bx	lr
 8016f2e:	bf00      	nop

08016f30 <__atomic_load_8>:
 8016f30:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8016f34:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8016f38:	4a15      	ldr	r2, [pc, #84]	@ (8016f90 <__atomic_load_8+0x60>)
 8016f3a:	4b16      	ldr	r3, [pc, #88]	@ (8016f94 <__atomic_load_8+0x64>)
 8016f3c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8016f40:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8016f44:	fb02 f101 	mul.w	r1, r2, r1
 8016f48:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8016f4c:	fba3 2301 	umull	r2, r3, r3, r1
 8016f50:	091b      	lsrs	r3, r3, #4
 8016f52:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8016f56:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8016f5a:	b4f0      	push	{r4, r5, r6, r7}
 8016f5c:	4d0e      	ldr	r5, [pc, #56]	@ (8016f98 <__atomic_load_8+0x68>)
 8016f5e:	1ac9      	subs	r1, r1, r3
 8016f60:	194a      	adds	r2, r1, r5
 8016f62:	f04f 0c01 	mov.w	ip, #1
 8016f66:	e8d2 3f4f 	ldrexb	r3, [r2]
 8016f6a:	e8c2 cf44 	strexb	r4, ip, [r2]
 8016f6e:	2c00      	cmp	r4, #0
 8016f70:	d1f9      	bne.n	8016f66 <__atomic_load_8+0x36>
 8016f72:	f3bf 8f5b 	dmb	ish
 8016f76:	b2dc      	uxtb	r4, r3
 8016f78:	2c00      	cmp	r4, #0
 8016f7a:	d1f4      	bne.n	8016f66 <__atomic_load_8+0x36>
 8016f7c:	e9d0 6700 	ldrd	r6, r7, [r0]
 8016f80:	f3bf 8f5b 	dmb	ish
 8016f84:	546b      	strb	r3, [r5, r1]
 8016f86:	4630      	mov	r0, r6
 8016f88:	4639      	mov	r1, r7
 8016f8a:	bcf0      	pop	{r4, r5, r6, r7}
 8016f8c:	4770      	bx	lr
 8016f8e:	bf00      	nop
 8016f90:	27d4eb2d 	.word	0x27d4eb2d
 8016f94:	b21642c9 	.word	0xb21642c9
 8016f98:	200111dc 	.word	0x200111dc

08016f9c <__atomic_store_8>:
 8016f9c:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8016fa0:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8016fa4:	b570      	push	{r4, r5, r6, lr}
 8016fa6:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8016faa:	4c14      	ldr	r4, [pc, #80]	@ (8016ffc <__atomic_store_8+0x60>)
 8016fac:	4e14      	ldr	r6, [pc, #80]	@ (8017000 <__atomic_store_8+0x64>)
 8016fae:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8016fb2:	fb04 f101 	mul.w	r1, r4, r1
 8016fb6:	4c13      	ldr	r4, [pc, #76]	@ (8017004 <__atomic_store_8+0x68>)
 8016fb8:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8016fbc:	fba4 5401 	umull	r5, r4, r4, r1
 8016fc0:	0924      	lsrs	r4, r4, #4
 8016fc2:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8016fc6:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 8016fca:	eba1 0e04 	sub.w	lr, r1, r4
 8016fce:	f04f 0501 	mov.w	r5, #1
 8016fd2:	eb0e 0c06 	add.w	ip, lr, r6
 8016fd6:	e8dc 1f4f 	ldrexb	r1, [ip]
 8016fda:	e8cc 5f44 	strexb	r4, r5, [ip]
 8016fde:	2c00      	cmp	r4, #0
 8016fe0:	d1f9      	bne.n	8016fd6 <__atomic_store_8+0x3a>
 8016fe2:	f3bf 8f5b 	dmb	ish
 8016fe6:	b2cc      	uxtb	r4, r1
 8016fe8:	2c00      	cmp	r4, #0
 8016fea:	d1f4      	bne.n	8016fd6 <__atomic_store_8+0x3a>
 8016fec:	e9c0 2300 	strd	r2, r3, [r0]
 8016ff0:	f3bf 8f5b 	dmb	ish
 8016ff4:	f806 100e 	strb.w	r1, [r6, lr]
 8016ff8:	bd70      	pop	{r4, r5, r6, pc}
 8016ffa:	bf00      	nop
 8016ffc:	27d4eb2d 	.word	0x27d4eb2d
 8017000:	200111dc 	.word	0x200111dc
 8017004:	b21642c9 	.word	0xb21642c9

08017008 <__atomic_exchange_8>:
 8017008:	b5f0      	push	{r4, r5, r6, r7, lr}
 801700a:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 801700e:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 8017012:	4917      	ldr	r1, [pc, #92]	@ (8017070 <__atomic_exchange_8+0x68>)
 8017014:	4f17      	ldr	r7, [pc, #92]	@ (8017074 <__atomic_exchange_8+0x6c>)
 8017016:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 801701a:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 801701e:	fb01 fe0e 	mul.w	lr, r1, lr
 8017022:	4915      	ldr	r1, [pc, #84]	@ (8017078 <__atomic_exchange_8+0x70>)
 8017024:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8017028:	4606      	mov	r6, r0
 801702a:	fba1 010e 	umull	r0, r1, r1, lr
 801702e:	0909      	lsrs	r1, r1, #4
 8017030:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8017034:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 8017038:	ebae 0e01 	sub.w	lr, lr, r1
 801703c:	f04f 0501 	mov.w	r5, #1
 8017040:	eb0e 0107 	add.w	r1, lr, r7
 8017044:	e8d1 cf4f 	ldrexb	ip, [r1]
 8017048:	e8c1 5f40 	strexb	r0, r5, [r1]
 801704c:	2800      	cmp	r0, #0
 801704e:	d1f9      	bne.n	8017044 <__atomic_exchange_8+0x3c>
 8017050:	f3bf 8f5b 	dmb	ish
 8017054:	fa5f f48c 	uxtb.w	r4, ip
 8017058:	2c00      	cmp	r4, #0
 801705a:	d1f3      	bne.n	8017044 <__atomic_exchange_8+0x3c>
 801705c:	e9d6 0100 	ldrd	r0, r1, [r6]
 8017060:	e9c6 2300 	strd	r2, r3, [r6]
 8017064:	f3bf 8f5b 	dmb	ish
 8017068:	f807 c00e 	strb.w	ip, [r7, lr]
 801706c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801706e:	bf00      	nop
 8017070:	27d4eb2d 	.word	0x27d4eb2d
 8017074:	200111dc 	.word	0x200111dc
 8017078:	b21642c9 	.word	0xb21642c9

0801707c <rcutils_get_env>:
 801707c:	b150      	cbz	r0, 8017094 <rcutils_get_env+0x18>
 801707e:	b510      	push	{r4, lr}
 8017080:	460c      	mov	r4, r1
 8017082:	b909      	cbnz	r1, 8017088 <rcutils_get_env+0xc>
 8017084:	4806      	ldr	r0, [pc, #24]	@ (80170a0 <rcutils_get_env+0x24>)
 8017086:	bd10      	pop	{r4, pc}
 8017088:	f005 f842 	bl	801c110 <getenv>
 801708c:	b120      	cbz	r0, 8017098 <rcutils_get_env+0x1c>
 801708e:	6020      	str	r0, [r4, #0]
 8017090:	2000      	movs	r0, #0
 8017092:	bd10      	pop	{r4, pc}
 8017094:	4803      	ldr	r0, [pc, #12]	@ (80170a4 <rcutils_get_env+0x28>)
 8017096:	4770      	bx	lr
 8017098:	4b03      	ldr	r3, [pc, #12]	@ (80170a8 <rcutils_get_env+0x2c>)
 801709a:	6023      	str	r3, [r4, #0]
 801709c:	e7f8      	b.n	8017090 <rcutils_get_env+0x14>
 801709e:	bf00      	nop
 80170a0:	0801f890 	.word	0x0801f890
 80170a4:	0801f874 	.word	0x0801f874
 80170a8:	0801fbf4 	.word	0x0801fbf4

080170ac <rcutils_format_string_limit>:
 80170ac:	b40f      	push	{r0, r1, r2, r3}
 80170ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80170b0:	b083      	sub	sp, #12
 80170b2:	ac08      	add	r4, sp, #32
 80170b4:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 80170b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80170ba:	b376      	cbz	r6, 801711a <rcutils_format_string_limit+0x6e>
 80170bc:	4620      	mov	r0, r4
 80170be:	f7f8 f9c3 	bl	800f448 <rcutils_allocator_is_valid>
 80170c2:	b350      	cbz	r0, 801711a <rcutils_format_string_limit+0x6e>
 80170c4:	2100      	movs	r1, #0
 80170c6:	ab0f      	add	r3, sp, #60	@ 0x3c
 80170c8:	4632      	mov	r2, r6
 80170ca:	4608      	mov	r0, r1
 80170cc:	e9cd 3300 	strd	r3, r3, [sp]
 80170d0:	f000 f8f8 	bl	80172c4 <rcutils_vsnprintf>
 80170d4:	1c43      	adds	r3, r0, #1
 80170d6:	4605      	mov	r5, r0
 80170d8:	d01f      	beq.n	801711a <rcutils_format_string_limit+0x6e>
 80170da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80170dc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80170de:	1c47      	adds	r7, r0, #1
 80170e0:	429f      	cmp	r7, r3
 80170e2:	bf84      	itt	hi
 80170e4:	461f      	movhi	r7, r3
 80170e6:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 80170ea:	4638      	mov	r0, r7
 80170ec:	9b08      	ldr	r3, [sp, #32]
 80170ee:	4798      	blx	r3
 80170f0:	4604      	mov	r4, r0
 80170f2:	b190      	cbz	r0, 801711a <rcutils_format_string_limit+0x6e>
 80170f4:	9b01      	ldr	r3, [sp, #4]
 80170f6:	4632      	mov	r2, r6
 80170f8:	4639      	mov	r1, r7
 80170fa:	f000 f8e3 	bl	80172c4 <rcutils_vsnprintf>
 80170fe:	2800      	cmp	r0, #0
 8017100:	db07      	blt.n	8017112 <rcutils_format_string_limit+0x66>
 8017102:	2300      	movs	r3, #0
 8017104:	5563      	strb	r3, [r4, r5]
 8017106:	4620      	mov	r0, r4
 8017108:	b003      	add	sp, #12
 801710a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801710e:	b004      	add	sp, #16
 8017110:	4770      	bx	lr
 8017112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017114:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8017116:	4620      	mov	r0, r4
 8017118:	4798      	blx	r3
 801711a:	2400      	movs	r4, #0
 801711c:	e7f3      	b.n	8017106 <rcutils_format_string_limit+0x5a>
 801711e:	bf00      	nop

08017120 <rcutils_repl_str>:
 8017120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017124:	4699      	mov	r9, r3
 8017126:	b089      	sub	sp, #36	@ 0x24
 8017128:	4603      	mov	r3, r0
 801712a:	4648      	mov	r0, r9
 801712c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8017130:	4698      	mov	r8, r3
 8017132:	9300      	str	r3, [sp, #0]
 8017134:	460c      	mov	r4, r1
 8017136:	f7f8 f987 	bl	800f448 <rcutils_allocator_is_valid>
 801713a:	2800      	cmp	r0, #0
 801713c:	f000 80a3 	beq.w	8017286 <rcutils_repl_str+0x166>
 8017140:	4620      	mov	r0, r4
 8017142:	f7e9 f8ad 	bl	80002a0 <strlen>
 8017146:	f04f 0a00 	mov.w	sl, #0
 801714a:	f8d9 b010 	ldr.w	fp, [r9, #16]
 801714e:	9001      	str	r0, [sp, #4]
 8017150:	4657      	mov	r7, sl
 8017152:	4655      	mov	r5, sl
 8017154:	2610      	movs	r6, #16
 8017156:	e01e      	b.n	8017196 <rcutils_repl_str+0x76>
 8017158:	3501      	adds	r5, #1
 801715a:	45aa      	cmp	sl, r5
 801715c:	d212      	bcs.n	8017184 <rcutils_repl_str+0x64>
 801715e:	44b2      	add	sl, r6
 8017160:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8017164:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8017168:	4798      	blx	r3
 801716a:	2800      	cmp	r0, #0
 801716c:	f000 8088 	beq.w	8017280 <rcutils_repl_str+0x160>
 8017170:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8017174:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 8017178:	f8d9 b010 	ldr.w	fp, [r9, #16]
 801717c:	4607      	mov	r7, r0
 801717e:	bf28      	it	cs
 8017180:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 8017184:	9a00      	ldr	r2, [sp, #0]
 8017186:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 801718a:	1aa2      	subs	r2, r4, r2
 801718c:	f843 2c04 	str.w	r2, [r3, #-4]
 8017190:	9b01      	ldr	r3, [sp, #4]
 8017192:	eb04 0803 	add.w	r8, r4, r3
 8017196:	9902      	ldr	r1, [sp, #8]
 8017198:	4640      	mov	r0, r8
 801719a:	f005 fd13 	bl	801cbc4 <strstr>
 801719e:	4604      	mov	r4, r0
 80171a0:	465a      	mov	r2, fp
 80171a2:	4638      	mov	r0, r7
 80171a4:	2c00      	cmp	r4, #0
 80171a6:	d1d7      	bne.n	8017158 <rcutils_repl_str+0x38>
 80171a8:	4640      	mov	r0, r8
 80171aa:	f7e9 f879 	bl	80002a0 <strlen>
 80171ae:	9b00      	ldr	r3, [sp, #0]
 80171b0:	eba8 0803 	sub.w	r8, r8, r3
 80171b4:	eb08 0300 	add.w	r3, r8, r0
 80171b8:	9304      	str	r3, [sp, #16]
 80171ba:	f8d9 8000 	ldr.w	r8, [r9]
 80171be:	2d00      	cmp	r5, #0
 80171c0:	d03f      	beq.n	8017242 <rcutils_repl_str+0x122>
 80171c2:	9803      	ldr	r0, [sp, #12]
 80171c4:	f7e9 f86c 	bl	80002a0 <strlen>
 80171c8:	4606      	mov	r6, r0
 80171ca:	9801      	ldr	r0, [sp, #4]
 80171cc:	9a04      	ldr	r2, [sp, #16]
 80171ce:	1a33      	subs	r3, r6, r0
 80171d0:	fb05 2a03 	mla	sl, r5, r3, r2
 80171d4:	4659      	mov	r1, fp
 80171d6:	f10a 0001 	add.w	r0, sl, #1
 80171da:	47c0      	blx	r8
 80171dc:	4683      	mov	fp, r0
 80171de:	2800      	cmp	r0, #0
 80171e0:	d04e      	beq.n	8017280 <rcutils_repl_str+0x160>
 80171e2:	683a      	ldr	r2, [r7, #0]
 80171e4:	9900      	ldr	r1, [sp, #0]
 80171e6:	f005 fdec 	bl	801cdc2 <memcpy>
 80171ea:	683b      	ldr	r3, [r7, #0]
 80171ec:	9706      	str	r7, [sp, #24]
 80171ee:	1e6a      	subs	r2, r5, #1
 80171f0:	445b      	add	r3, fp
 80171f2:	46a8      	mov	r8, r5
 80171f4:	9202      	str	r2, [sp, #8]
 80171f6:	4625      	mov	r5, r4
 80171f8:	f8cd 901c 	str.w	r9, [sp, #28]
 80171fc:	461c      	mov	r4, r3
 80171fe:	9903      	ldr	r1, [sp, #12]
 8017200:	4632      	mov	r2, r6
 8017202:	4620      	mov	r0, r4
 8017204:	f005 fddd 	bl	801cdc2 <memcpy>
 8017208:	9b01      	ldr	r3, [sp, #4]
 801720a:	f857 2b04 	ldr.w	r2, [r7], #4
 801720e:	eb02 0c03 	add.w	ip, r2, r3
 8017212:	9b00      	ldr	r3, [sp, #0]
 8017214:	eb03 010c 	add.w	r1, r3, ip
 8017218:	9b02      	ldr	r3, [sp, #8]
 801721a:	4434      	add	r4, r6
 801721c:	429d      	cmp	r5, r3
 801721e:	4620      	mov	r0, r4
 8017220:	d022      	beq.n	8017268 <rcutils_repl_str+0x148>
 8017222:	683a      	ldr	r2, [r7, #0]
 8017224:	eba2 090c 	sub.w	r9, r2, ip
 8017228:	464a      	mov	r2, r9
 801722a:	3501      	adds	r5, #1
 801722c:	f005 fdc9 	bl	801cdc2 <memcpy>
 8017230:	45a8      	cmp	r8, r5
 8017232:	444c      	add	r4, r9
 8017234:	d1e3      	bne.n	80171fe <rcutils_repl_str+0xde>
 8017236:	2300      	movs	r3, #0
 8017238:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 801723c:	f80b 300a 	strb.w	r3, [fp, sl]
 8017240:	e008      	b.n	8017254 <rcutils_repl_str+0x134>
 8017242:	4618      	mov	r0, r3
 8017244:	4659      	mov	r1, fp
 8017246:	3001      	adds	r0, #1
 8017248:	47c0      	blx	r8
 801724a:	4683      	mov	fp, r0
 801724c:	b110      	cbz	r0, 8017254 <rcutils_repl_str+0x134>
 801724e:	9900      	ldr	r1, [sp, #0]
 8017250:	f005 fdaf 	bl	801cdb2 <strcpy>
 8017254:	4638      	mov	r0, r7
 8017256:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801725a:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801725e:	4798      	blx	r3
 8017260:	4658      	mov	r0, fp
 8017262:	b009      	add	sp, #36	@ 0x24
 8017264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017268:	9b04      	ldr	r3, [sp, #16]
 801726a:	eba3 020c 	sub.w	r2, r3, ip
 801726e:	9205      	str	r2, [sp, #20]
 8017270:	3501      	adds	r5, #1
 8017272:	f005 fda6 	bl	801cdc2 <memcpy>
 8017276:	9a05      	ldr	r2, [sp, #20]
 8017278:	45a8      	cmp	r8, r5
 801727a:	4414      	add	r4, r2
 801727c:	d1bf      	bne.n	80171fe <rcutils_repl_str+0xde>
 801727e:	e7da      	b.n	8017236 <rcutils_repl_str+0x116>
 8017280:	f04f 0b00 	mov.w	fp, #0
 8017284:	e7e6      	b.n	8017254 <rcutils_repl_str+0x134>
 8017286:	4683      	mov	fp, r0
 8017288:	4658      	mov	r0, fp
 801728a:	b009      	add	sp, #36	@ 0x24
 801728c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017290 <rcutils_snprintf>:
 8017290:	b40c      	push	{r2, r3}
 8017292:	b530      	push	{r4, r5, lr}
 8017294:	b083      	sub	sp, #12
 8017296:	ab06      	add	r3, sp, #24
 8017298:	f853 2b04 	ldr.w	r2, [r3], #4
 801729c:	9301      	str	r3, [sp, #4]
 801729e:	b152      	cbz	r2, 80172b6 <rcutils_snprintf+0x26>
 80172a0:	b138      	cbz	r0, 80172b2 <rcutils_snprintf+0x22>
 80172a2:	b141      	cbz	r1, 80172b6 <rcutils_snprintf+0x26>
 80172a4:	f005 fb88 	bl	801c9b8 <vsniprintf>
 80172a8:	b003      	add	sp, #12
 80172aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80172ae:	b002      	add	sp, #8
 80172b0:	4770      	bx	lr
 80172b2:	2900      	cmp	r1, #0
 80172b4:	d0f6      	beq.n	80172a4 <rcutils_snprintf+0x14>
 80172b6:	f005 fd4f 	bl	801cd58 <__errno>
 80172ba:	2316      	movs	r3, #22
 80172bc:	6003      	str	r3, [r0, #0]
 80172be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80172c2:	e7f1      	b.n	80172a8 <rcutils_snprintf+0x18>

080172c4 <rcutils_vsnprintf>:
 80172c4:	b570      	push	{r4, r5, r6, lr}
 80172c6:	b13a      	cbz	r2, 80172d8 <rcutils_vsnprintf+0x14>
 80172c8:	b120      	cbz	r0, 80172d4 <rcutils_vsnprintf+0x10>
 80172ca:	b129      	cbz	r1, 80172d8 <rcutils_vsnprintf+0x14>
 80172cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80172d0:	f005 bb72 	b.w	801c9b8 <vsniprintf>
 80172d4:	2900      	cmp	r1, #0
 80172d6:	d0f9      	beq.n	80172cc <rcutils_vsnprintf+0x8>
 80172d8:	f005 fd3e 	bl	801cd58 <__errno>
 80172dc:	2316      	movs	r3, #22
 80172de:	6003      	str	r3, [r0, #0]
 80172e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80172e4:	bd70      	pop	{r4, r5, r6, pc}
 80172e6:	bf00      	nop

080172e8 <rcutils_strdup>:
 80172e8:	b084      	sub	sp, #16
 80172ea:	b570      	push	{r4, r5, r6, lr}
 80172ec:	b086      	sub	sp, #24
 80172ee:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 80172f2:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 80172f6:	4604      	mov	r4, r0
 80172f8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80172fc:	f10d 0e04 	add.w	lr, sp, #4
 8017300:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8017304:	f8dc 3000 	ldr.w	r3, [ip]
 8017308:	f8ce 3000 	str.w	r3, [lr]
 801730c:	b304      	cbz	r4, 8017350 <rcutils_strdup+0x68>
 801730e:	a801      	add	r0, sp, #4
 8017310:	f7f8 f89a 	bl	800f448 <rcutils_allocator_is_valid>
 8017314:	b1e0      	cbz	r0, 8017350 <rcutils_strdup+0x68>
 8017316:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801731a:	2100      	movs	r1, #0
 801731c:	4620      	mov	r0, r4
 801731e:	f7e8 ff6f 	bl	8000200 <memchr>
 8017322:	b190      	cbz	r0, 801734a <rcutils_strdup+0x62>
 8017324:	1b06      	subs	r6, r0, r4
 8017326:	1c70      	adds	r0, r6, #1
 8017328:	9b01      	ldr	r3, [sp, #4]
 801732a:	9905      	ldr	r1, [sp, #20]
 801732c:	4798      	blx	r3
 801732e:	4605      	mov	r5, r0
 8017330:	b128      	cbz	r0, 801733e <rcutils_strdup+0x56>
 8017332:	4632      	mov	r2, r6
 8017334:	4621      	mov	r1, r4
 8017336:	f005 fd44 	bl	801cdc2 <memcpy>
 801733a:	2300      	movs	r3, #0
 801733c:	55ab      	strb	r3, [r5, r6]
 801733e:	4628      	mov	r0, r5
 8017340:	b006      	add	sp, #24
 8017342:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017346:	b004      	add	sp, #16
 8017348:	4770      	bx	lr
 801734a:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801734e:	e7eb      	b.n	8017328 <rcutils_strdup+0x40>
 8017350:	2500      	movs	r5, #0
 8017352:	e7f4      	b.n	801733e <rcutils_strdup+0x56>

08017354 <rcutils_strndup>:
 8017354:	b082      	sub	sp, #8
 8017356:	b570      	push	{r4, r5, r6, lr}
 8017358:	ac04      	add	r4, sp, #16
 801735a:	e884 000c 	stmia.w	r4, {r2, r3}
 801735e:	b1e8      	cbz	r0, 801739c <rcutils_strndup+0x48>
 8017360:	4605      	mov	r5, r0
 8017362:	a804      	add	r0, sp, #16
 8017364:	460c      	mov	r4, r1
 8017366:	f7f8 f86f 	bl	800f448 <rcutils_allocator_is_valid>
 801736a:	b1b8      	cbz	r0, 801739c <rcutils_strndup+0x48>
 801736c:	4622      	mov	r2, r4
 801736e:	2100      	movs	r1, #0
 8017370:	4628      	mov	r0, r5
 8017372:	f7e8 ff45 	bl	8000200 <memchr>
 8017376:	b100      	cbz	r0, 801737a <rcutils_strndup+0x26>
 8017378:	1b44      	subs	r4, r0, r5
 801737a:	9b04      	ldr	r3, [sp, #16]
 801737c:	9908      	ldr	r1, [sp, #32]
 801737e:	1c60      	adds	r0, r4, #1
 8017380:	4798      	blx	r3
 8017382:	4606      	mov	r6, r0
 8017384:	b128      	cbz	r0, 8017392 <rcutils_strndup+0x3e>
 8017386:	4622      	mov	r2, r4
 8017388:	4629      	mov	r1, r5
 801738a:	f005 fd1a 	bl	801cdc2 <memcpy>
 801738e:	2300      	movs	r3, #0
 8017390:	5533      	strb	r3, [r6, r4]
 8017392:	4630      	mov	r0, r6
 8017394:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017398:	b002      	add	sp, #8
 801739a:	4770      	bx	lr
 801739c:	2600      	movs	r6, #0
 801739e:	4630      	mov	r0, r6
 80173a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80173a4:	b002      	add	sp, #8
 80173a6:	4770      	bx	lr

080173a8 <rcutils_get_zero_initialized_string_map>:
 80173a8:	4b01      	ldr	r3, [pc, #4]	@ (80173b0 <rcutils_get_zero_initialized_string_map+0x8>)
 80173aa:	6818      	ldr	r0, [r3, #0]
 80173ac:	4770      	bx	lr
 80173ae:	bf00      	nop
 80173b0:	080203c0 	.word	0x080203c0

080173b4 <rcutils_string_map_reserve>:
 80173b4:	2800      	cmp	r0, #0
 80173b6:	d04e      	beq.n	8017456 <rcutils_string_map_reserve+0xa2>
 80173b8:	b530      	push	{r4, r5, lr}
 80173ba:	6803      	ldr	r3, [r0, #0]
 80173bc:	b087      	sub	sp, #28
 80173be:	4604      	mov	r4, r0
 80173c0:	2b00      	cmp	r3, #0
 80173c2:	d043      	beq.n	801744c <rcutils_string_map_reserve+0x98>
 80173c4:	f103 0c0c 	add.w	ip, r3, #12
 80173c8:	460d      	mov	r5, r1
 80173ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80173ce:	f10d 0e04 	add.w	lr, sp, #4
 80173d2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80173d6:	f8dc 3000 	ldr.w	r3, [ip]
 80173da:	f8ce 3000 	str.w	r3, [lr]
 80173de:	a801      	add	r0, sp, #4
 80173e0:	f7f8 f832 	bl	800f448 <rcutils_allocator_is_valid>
 80173e4:	b308      	cbz	r0, 801742a <rcutils_string_map_reserve+0x76>
 80173e6:	6823      	ldr	r3, [r4, #0]
 80173e8:	6899      	ldr	r1, [r3, #8]
 80173ea:	42a9      	cmp	r1, r5
 80173ec:	d829      	bhi.n	8017442 <rcutils_string_map_reserve+0x8e>
 80173ee:	685a      	ldr	r2, [r3, #4]
 80173f0:	42aa      	cmp	r2, r5
 80173f2:	d024      	beq.n	801743e <rcutils_string_map_reserve+0x8a>
 80173f4:	b1e5      	cbz	r5, 8017430 <rcutils_string_map_reserve+0x7c>
 80173f6:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 80173fa:	d22a      	bcs.n	8017452 <rcutils_string_map_reserve+0x9e>
 80173fc:	6818      	ldr	r0, [r3, #0]
 80173fe:	9a05      	ldr	r2, [sp, #20]
 8017400:	9b03      	ldr	r3, [sp, #12]
 8017402:	00e9      	lsls	r1, r5, #3
 8017404:	4798      	blx	r3
 8017406:	b320      	cbz	r0, 8017452 <rcutils_string_map_reserve+0x9e>
 8017408:	6824      	ldr	r4, [r4, #0]
 801740a:	6861      	ldr	r1, [r4, #4]
 801740c:	6020      	str	r0, [r4, #0]
 801740e:	42a9      	cmp	r1, r5
 8017410:	d214      	bcs.n	801743c <rcutils_string_map_reserve+0x88>
 8017412:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 8017416:	1a69      	subs	r1, r5, r1
 8017418:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801741c:	2200      	movs	r2, #0
 801741e:	e9c3 2200 	strd	r2, r2, [r3]
 8017422:	3308      	adds	r3, #8
 8017424:	428b      	cmp	r3, r1
 8017426:	d1fa      	bne.n	801741e <rcutils_string_map_reserve+0x6a>
 8017428:	e008      	b.n	801743c <rcutils_string_map_reserve+0x88>
 801742a:	200b      	movs	r0, #11
 801742c:	b007      	add	sp, #28
 801742e:	bd30      	pop	{r4, r5, pc}
 8017430:	9a02      	ldr	r2, [sp, #8]
 8017432:	9905      	ldr	r1, [sp, #20]
 8017434:	6818      	ldr	r0, [r3, #0]
 8017436:	4790      	blx	r2
 8017438:	6824      	ldr	r4, [r4, #0]
 801743a:	6025      	str	r5, [r4, #0]
 801743c:	6065      	str	r5, [r4, #4]
 801743e:	2000      	movs	r0, #0
 8017440:	e7f4      	b.n	801742c <rcutils_string_map_reserve+0x78>
 8017442:	4620      	mov	r0, r4
 8017444:	f7ff ffb6 	bl	80173b4 <rcutils_string_map_reserve>
 8017448:	b007      	add	sp, #28
 801744a:	bd30      	pop	{r4, r5, pc}
 801744c:	201f      	movs	r0, #31
 801744e:	b007      	add	sp, #28
 8017450:	bd30      	pop	{r4, r5, pc}
 8017452:	200a      	movs	r0, #10
 8017454:	e7ea      	b.n	801742c <rcutils_string_map_reserve+0x78>
 8017456:	200b      	movs	r0, #11
 8017458:	4770      	bx	lr
 801745a:	bf00      	nop

0801745c <rcutils_string_map_init>:
 801745c:	b082      	sub	sp, #8
 801745e:	b570      	push	{r4, r5, r6, lr}
 8017460:	ac04      	add	r4, sp, #16
 8017462:	e884 000c 	stmia.w	r4, {r2, r3}
 8017466:	b378      	cbz	r0, 80174c8 <rcutils_string_map_init+0x6c>
 8017468:	6806      	ldr	r6, [r0, #0]
 801746a:	4604      	mov	r4, r0
 801746c:	b12e      	cbz	r6, 801747a <rcutils_string_map_init+0x1e>
 801746e:	251e      	movs	r5, #30
 8017470:	4628      	mov	r0, r5
 8017472:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017476:	b002      	add	sp, #8
 8017478:	4770      	bx	lr
 801747a:	a804      	add	r0, sp, #16
 801747c:	460d      	mov	r5, r1
 801747e:	f7f7 ffe3 	bl	800f448 <rcutils_allocator_is_valid>
 8017482:	b308      	cbz	r0, 80174c8 <rcutils_string_map_init+0x6c>
 8017484:	9b04      	ldr	r3, [sp, #16]
 8017486:	9908      	ldr	r1, [sp, #32]
 8017488:	2020      	movs	r0, #32
 801748a:	4798      	blx	r3
 801748c:	6020      	str	r0, [r4, #0]
 801748e:	b308      	cbz	r0, 80174d4 <rcutils_string_map_init+0x78>
 8017490:	f10d 0e10 	add.w	lr, sp, #16
 8017494:	e9c0 6600 	strd	r6, r6, [r0]
 8017498:	6086      	str	r6, [r0, #8]
 801749a:	f100 0c0c 	add.w	ip, r0, #12
 801749e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80174a2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80174a6:	f8de 3000 	ldr.w	r3, [lr]
 80174aa:	f8cc 3000 	str.w	r3, [ip]
 80174ae:	4629      	mov	r1, r5
 80174b0:	4620      	mov	r0, r4
 80174b2:	f7ff ff7f 	bl	80173b4 <rcutils_string_map_reserve>
 80174b6:	4605      	mov	r5, r0
 80174b8:	2800      	cmp	r0, #0
 80174ba:	d0d9      	beq.n	8017470 <rcutils_string_map_init+0x14>
 80174bc:	9b05      	ldr	r3, [sp, #20]
 80174be:	9908      	ldr	r1, [sp, #32]
 80174c0:	6820      	ldr	r0, [r4, #0]
 80174c2:	4798      	blx	r3
 80174c4:	6026      	str	r6, [r4, #0]
 80174c6:	e7d3      	b.n	8017470 <rcutils_string_map_init+0x14>
 80174c8:	250b      	movs	r5, #11
 80174ca:	4628      	mov	r0, r5
 80174cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80174d0:	b002      	add	sp, #8
 80174d2:	4770      	bx	lr
 80174d4:	250a      	movs	r5, #10
 80174d6:	e7cb      	b.n	8017470 <rcutils_string_map_init+0x14>

080174d8 <rcutils_string_map_fini>:
 80174d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80174dc:	b086      	sub	sp, #24
 80174de:	2800      	cmp	r0, #0
 80174e0:	d04f      	beq.n	8017582 <rcutils_string_map_fini+0xaa>
 80174e2:	6805      	ldr	r5, [r0, #0]
 80174e4:	4606      	mov	r6, r0
 80174e6:	2d00      	cmp	r5, #0
 80174e8:	d046      	beq.n	8017578 <rcutils_string_map_fini+0xa0>
 80174ea:	686b      	ldr	r3, [r5, #4]
 80174ec:	b353      	cbz	r3, 8017544 <rcutils_string_map_fini+0x6c>
 80174ee:	2400      	movs	r4, #0
 80174f0:	682a      	ldr	r2, [r5, #0]
 80174f2:	4627      	mov	r7, r4
 80174f4:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 80174f8:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80174fc:	b1f8      	cbz	r0, 801753e <rcutils_string_map_fini+0x66>
 80174fe:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 8017502:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017506:	4651      	mov	r1, sl
 8017508:	47c8      	blx	r9
 801750a:	682b      	ldr	r3, [r5, #0]
 801750c:	eb03 0208 	add.w	r2, r3, r8
 8017510:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 8017514:	6850      	ldr	r0, [r2, #4]
 8017516:	4651      	mov	r1, sl
 8017518:	47c8      	blx	r9
 801751a:	682a      	ldr	r2, [r5, #0]
 801751c:	68ab      	ldr	r3, [r5, #8]
 801751e:	4442      	add	r2, r8
 8017520:	3b01      	subs	r3, #1
 8017522:	6057      	str	r7, [r2, #4]
 8017524:	60ab      	str	r3, [r5, #8]
 8017526:	6835      	ldr	r5, [r6, #0]
 8017528:	686b      	ldr	r3, [r5, #4]
 801752a:	3401      	adds	r4, #1
 801752c:	429c      	cmp	r4, r3
 801752e:	d209      	bcs.n	8017544 <rcutils_string_map_fini+0x6c>
 8017530:	682a      	ldr	r2, [r5, #0]
 8017532:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 8017536:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 801753a:	2800      	cmp	r0, #0
 801753c:	d1df      	bne.n	80174fe <rcutils_string_map_fini+0x26>
 801753e:	3401      	adds	r4, #1
 8017540:	42a3      	cmp	r3, r4
 8017542:	d8d7      	bhi.n	80174f4 <rcutils_string_map_fini+0x1c>
 8017544:	2100      	movs	r1, #0
 8017546:	4630      	mov	r0, r6
 8017548:	f7ff ff34 	bl	80173b4 <rcutils_string_map_reserve>
 801754c:	4604      	mov	r4, r0
 801754e:	b118      	cbz	r0, 8017558 <rcutils_string_map_fini+0x80>
 8017550:	4620      	mov	r0, r4
 8017552:	b006      	add	sp, #24
 8017554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017558:	6835      	ldr	r5, [r6, #0]
 801755a:	350c      	adds	r5, #12
 801755c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801755e:	af01      	add	r7, sp, #4
 8017560:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8017562:	682b      	ldr	r3, [r5, #0]
 8017564:	603b      	str	r3, [r7, #0]
 8017566:	a801      	add	r0, sp, #4
 8017568:	f7f7 ff6e 	bl	800f448 <rcutils_allocator_is_valid>
 801756c:	b148      	cbz	r0, 8017582 <rcutils_string_map_fini+0xaa>
 801756e:	9b02      	ldr	r3, [sp, #8]
 8017570:	9905      	ldr	r1, [sp, #20]
 8017572:	6830      	ldr	r0, [r6, #0]
 8017574:	4798      	blx	r3
 8017576:	6034      	str	r4, [r6, #0]
 8017578:	2400      	movs	r4, #0
 801757a:	4620      	mov	r0, r4
 801757c:	b006      	add	sp, #24
 801757e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017582:	240b      	movs	r4, #11
 8017584:	4620      	mov	r0, r4
 8017586:	b006      	add	sp, #24
 8017588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801758c <rcutils_string_map_getn>:
 801758c:	b338      	cbz	r0, 80175de <rcutils_string_map_getn+0x52>
 801758e:	6800      	ldr	r0, [r0, #0]
 8017590:	b328      	cbz	r0, 80175de <rcutils_string_map_getn+0x52>
 8017592:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017596:	460e      	mov	r6, r1
 8017598:	b1c1      	cbz	r1, 80175cc <rcutils_string_map_getn+0x40>
 801759a:	e9d0 9800 	ldrd	r9, r8, [r0]
 801759e:	f1b8 0f00 	cmp.w	r8, #0
 80175a2:	d013      	beq.n	80175cc <rcutils_string_map_getn+0x40>
 80175a4:	4617      	mov	r7, r2
 80175a6:	2400      	movs	r4, #0
 80175a8:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 80175ac:	4628      	mov	r0, r5
 80175ae:	b155      	cbz	r5, 80175c6 <rcutils_string_map_getn+0x3a>
 80175b0:	f7e8 fe76 	bl	80002a0 <strlen>
 80175b4:	42b8      	cmp	r0, r7
 80175b6:	4602      	mov	r2, r0
 80175b8:	4629      	mov	r1, r5
 80175ba:	bf38      	it	cc
 80175bc:	463a      	movcc	r2, r7
 80175be:	4630      	mov	r0, r6
 80175c0:	f005 fadb 	bl	801cb7a <strncmp>
 80175c4:	b128      	cbz	r0, 80175d2 <rcutils_string_map_getn+0x46>
 80175c6:	3401      	adds	r4, #1
 80175c8:	45a0      	cmp	r8, r4
 80175ca:	d1ed      	bne.n	80175a8 <rcutils_string_map_getn+0x1c>
 80175cc:	2000      	movs	r0, #0
 80175ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80175d2:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 80175d6:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80175da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80175de:	4770      	bx	lr

080175e0 <rmw_get_zero_initialized_context>:
 80175e0:	b510      	push	{r4, lr}
 80175e2:	4903      	ldr	r1, [pc, #12]	@ (80175f0 <rmw_get_zero_initialized_context+0x10>)
 80175e4:	4604      	mov	r4, r0
 80175e6:	2270      	movs	r2, #112	@ 0x70
 80175e8:	f005 fbeb 	bl	801cdc2 <memcpy>
 80175ec:	4620      	mov	r0, r4
 80175ee:	bd10      	pop	{r4, pc}
 80175f0:	080203c8 	.word	0x080203c8

080175f4 <rmw_get_zero_initialized_init_options>:
 80175f4:	b510      	push	{r4, lr}
 80175f6:	4903      	ldr	r1, [pc, #12]	@ (8017604 <rmw_get_zero_initialized_init_options+0x10>)
 80175f8:	4604      	mov	r4, r0
 80175fa:	2258      	movs	r2, #88	@ 0x58
 80175fc:	f005 fbe1 	bl	801cdc2 <memcpy>
 8017600:	4620      	mov	r0, r4
 8017602:	bd10      	pop	{r4, pc}
 8017604:	08020438 	.word	0x08020438

08017608 <rmw_subscription_content_filter_options_fini>:
 8017608:	b1b0      	cbz	r0, 8017638 <rmw_subscription_content_filter_options_fini+0x30>
 801760a:	b538      	push	{r3, r4, r5, lr}
 801760c:	4604      	mov	r4, r0
 801760e:	4608      	mov	r0, r1
 8017610:	460d      	mov	r5, r1
 8017612:	f7f7 ff19 	bl	800f448 <rcutils_allocator_is_valid>
 8017616:	b168      	cbz	r0, 8017634 <rmw_subscription_content_filter_options_fini+0x2c>
 8017618:	6820      	ldr	r0, [r4, #0]
 801761a:	b120      	cbz	r0, 8017626 <rmw_subscription_content_filter_options_fini+0x1e>
 801761c:	686b      	ldr	r3, [r5, #4]
 801761e:	6929      	ldr	r1, [r5, #16]
 8017620:	4798      	blx	r3
 8017622:	2300      	movs	r3, #0
 8017624:	6023      	str	r3, [r4, #0]
 8017626:	1d20      	adds	r0, r4, #4
 8017628:	f004 fab0 	bl	801bb8c <rcutils_string_array_fini>
 801762c:	3800      	subs	r0, #0
 801762e:	bf18      	it	ne
 8017630:	2001      	movne	r0, #1
 8017632:	bd38      	pop	{r3, r4, r5, pc}
 8017634:	200b      	movs	r0, #11
 8017636:	bd38      	pop	{r3, r4, r5, pc}
 8017638:	200b      	movs	r0, #11
 801763a:	4770      	bx	lr

0801763c <rmw_get_default_subscription_options>:
 801763c:	2200      	movs	r2, #0
 801763e:	e9c0 2200 	strd	r2, r2, [r0]
 8017642:	6082      	str	r2, [r0, #8]
 8017644:	4770      	bx	lr
 8017646:	bf00      	nop

08017648 <rmw_time_equal>:
 8017648:	b570      	push	{r4, r5, r6, lr}
 801764a:	b084      	sub	sp, #16
 801764c:	ac04      	add	r4, sp, #16
 801764e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8017652:	4925      	ldr	r1, [pc, #148]	@ (80176e8 <rmw_time_equal+0xa0>)
 8017654:	9c01      	ldr	r4, [sp, #4]
 8017656:	2202      	movs	r2, #2
 8017658:	4281      	cmp	r1, r0
 801765a:	41a2      	sbcs	r2, r4
 801765c:	d333      	bcc.n	80176c6 <rmw_time_equal+0x7e>
 801765e:	4603      	mov	r3, r0
 8017660:	4822      	ldr	r0, [pc, #136]	@ (80176ec <rmw_time_equal+0xa4>)
 8017662:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 8017666:	fba3 3200 	umull	r3, r2, r3, r0
 801766a:	fb00 2204 	mla	r2, r0, r4, r2
 801766e:	43de      	mvns	r6, r3
 8017670:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8017674:	1a84      	subs	r4, r0, r2
 8017676:	428e      	cmp	r6, r1
 8017678:	41ac      	sbcs	r4, r5
 801767a:	d332      	bcc.n	80176e2 <rmw_time_equal+0x9a>
 801767c:	eb11 0e03 	adds.w	lr, r1, r3
 8017680:	eb42 0005 	adc.w	r0, r2, r5
 8017684:	9b08      	ldr	r3, [sp, #32]
 8017686:	4918      	ldr	r1, [pc, #96]	@ (80176e8 <rmw_time_equal+0xa0>)
 8017688:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801768a:	2202      	movs	r2, #2
 801768c:	4299      	cmp	r1, r3
 801768e:	41aa      	sbcs	r2, r5
 8017690:	d31e      	bcc.n	80176d0 <rmw_time_equal+0x88>
 8017692:	4c16      	ldr	r4, [pc, #88]	@ (80176ec <rmw_time_equal+0xa4>)
 8017694:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017696:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8017698:	fba3 3104 	umull	r3, r1, r3, r4
 801769c:	fb04 1105 	mla	r1, r4, r5, r1
 80176a0:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 80176a4:	43dd      	mvns	r5, r3
 80176a6:	ebac 0401 	sub.w	r4, ip, r1
 80176aa:	4295      	cmp	r5, r2
 80176ac:	41b4      	sbcs	r4, r6
 80176ae:	d314      	bcc.n	80176da <rmw_time_equal+0x92>
 80176b0:	18d2      	adds	r2, r2, r3
 80176b2:	eb41 0306 	adc.w	r3, r1, r6
 80176b6:	4283      	cmp	r3, r0
 80176b8:	bf08      	it	eq
 80176ba:	4572      	cmpeq	r2, lr
 80176bc:	bf0c      	ite	eq
 80176be:	2001      	moveq	r0, #1
 80176c0:	2000      	movne	r0, #0
 80176c2:	b004      	add	sp, #16
 80176c4:	bd70      	pop	{r4, r5, r6, pc}
 80176c6:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80176ca:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80176ce:	e7d9      	b.n	8017684 <rmw_time_equal+0x3c>
 80176d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80176d4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80176d8:	e7ed      	b.n	80176b6 <rmw_time_equal+0x6e>
 80176da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80176de:	4663      	mov	r3, ip
 80176e0:	e7e9      	b.n	80176b6 <rmw_time_equal+0x6e>
 80176e2:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80176e6:	e7cd      	b.n	8017684 <rmw_time_equal+0x3c>
 80176e8:	25c17d04 	.word	0x25c17d04
 80176ec:	3b9aca00 	.word	0x3b9aca00

080176f0 <rmw_time_total_nsec>:
 80176f0:	b430      	push	{r4, r5}
 80176f2:	b084      	sub	sp, #16
 80176f4:	ac04      	add	r4, sp, #16
 80176f6:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80176fa:	4914      	ldr	r1, [pc, #80]	@ (801774c <rmw_time_total_nsec+0x5c>)
 80176fc:	9c01      	ldr	r4, [sp, #4]
 80176fe:	2202      	movs	r2, #2
 8017700:	4281      	cmp	r1, r0
 8017702:	41a2      	sbcs	r2, r4
 8017704:	d315      	bcc.n	8017732 <rmw_time_total_nsec+0x42>
 8017706:	4912      	ldr	r1, [pc, #72]	@ (8017750 <rmw_time_total_nsec+0x60>)
 8017708:	4603      	mov	r3, r0
 801770a:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 801770e:	fba3 3201 	umull	r3, r2, r3, r1
 8017712:	fb01 2204 	mla	r2, r1, r4, r2
 8017716:	ea6f 0c03 	mvn.w	ip, r3
 801771a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801771e:	1a8c      	subs	r4, r1, r2
 8017720:	4584      	cmp	ip, r0
 8017722:	41ac      	sbcs	r4, r5
 8017724:	d30c      	bcc.n	8017740 <rmw_time_total_nsec+0x50>
 8017726:	1818      	adds	r0, r3, r0
 8017728:	eb42 0105 	adc.w	r1, r2, r5
 801772c:	b004      	add	sp, #16
 801772e:	bc30      	pop	{r4, r5}
 8017730:	4770      	bx	lr
 8017732:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017736:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801773a:	b004      	add	sp, #16
 801773c:	bc30      	pop	{r4, r5}
 801773e:	4770      	bx	lr
 8017740:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017744:	b004      	add	sp, #16
 8017746:	bc30      	pop	{r4, r5}
 8017748:	4770      	bx	lr
 801774a:	bf00      	nop
 801774c:	25c17d04 	.word	0x25c17d04
 8017750:	3b9aca00 	.word	0x3b9aca00

08017754 <rmw_get_zero_initialized_message_info>:
 8017754:	b510      	push	{r4, lr}
 8017756:	4c09      	ldr	r4, [pc, #36]	@ (801777c <rmw_get_zero_initialized_message_info+0x28>)
 8017758:	4686      	mov	lr, r0
 801775a:	4684      	mov	ip, r0
 801775c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801775e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017762:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017764:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017768:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801776a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801776e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8017772:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017776:	4670      	mov	r0, lr
 8017778:	bd10      	pop	{r4, pc}
 801777a:	bf00      	nop
 801777c:	08020490 	.word	0x08020490

08017780 <rmw_validate_full_topic_name>:
 8017780:	2800      	cmp	r0, #0
 8017782:	d049      	beq.n	8017818 <rmw_validate_full_topic_name+0x98>
 8017784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017788:	460e      	mov	r6, r1
 801778a:	2900      	cmp	r1, #0
 801778c:	d056      	beq.n	801783c <rmw_validate_full_topic_name+0xbc>
 801778e:	4615      	mov	r5, r2
 8017790:	4604      	mov	r4, r0
 8017792:	f7e8 fd85 	bl	80002a0 <strlen>
 8017796:	b150      	cbz	r0, 80177ae <rmw_validate_full_topic_name+0x2e>
 8017798:	7823      	ldrb	r3, [r4, #0]
 801779a:	2b2f      	cmp	r3, #47	@ 0x2f
 801779c:	d00c      	beq.n	80177b8 <rmw_validate_full_topic_name+0x38>
 801779e:	2302      	movs	r3, #2
 80177a0:	6033      	str	r3, [r6, #0]
 80177a2:	b10d      	cbz	r5, 80177a8 <rmw_validate_full_topic_name+0x28>
 80177a4:	2300      	movs	r3, #0
 80177a6:	602b      	str	r3, [r5, #0]
 80177a8:	2000      	movs	r0, #0
 80177aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177ae:	2301      	movs	r3, #1
 80177b0:	6033      	str	r3, [r6, #0]
 80177b2:	2d00      	cmp	r5, #0
 80177b4:	d1f6      	bne.n	80177a4 <rmw_validate_full_topic_name+0x24>
 80177b6:	e7f7      	b.n	80177a8 <rmw_validate_full_topic_name+0x28>
 80177b8:	1e47      	subs	r7, r0, #1
 80177ba:	5de3      	ldrb	r3, [r4, r7]
 80177bc:	2b2f      	cmp	r3, #47	@ 0x2f
 80177be:	d03f      	beq.n	8017840 <rmw_validate_full_topic_name+0xc0>
 80177c0:	1e63      	subs	r3, r4, #1
 80177c2:	4621      	mov	r1, r4
 80177c4:	eb03 0e00 	add.w	lr, r3, r0
 80177c8:	469c      	mov	ip, r3
 80177ca:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80177ce:	2a5f      	cmp	r2, #95	@ 0x5f
 80177d0:	d006      	beq.n	80177e0 <rmw_validate_full_topic_name+0x60>
 80177d2:	d823      	bhi.n	801781c <rmw_validate_full_topic_name+0x9c>
 80177d4:	2a39      	cmp	r2, #57	@ 0x39
 80177d6:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 80177da:	d82b      	bhi.n	8017834 <rmw_validate_full_topic_name+0xb4>
 80177dc:	2a2e      	cmp	r2, #46	@ 0x2e
 80177de:	d920      	bls.n	8017822 <rmw_validate_full_topic_name+0xa2>
 80177e0:	4573      	cmp	r3, lr
 80177e2:	d1f1      	bne.n	80177c8 <rmw_validate_full_topic_name+0x48>
 80177e4:	4c21      	ldr	r4, [pc, #132]	@ (801786c <rmw_validate_full_topic_name+0xec>)
 80177e6:	2300      	movs	r3, #0
 80177e8:	e003      	b.n	80177f2 <rmw_validate_full_topic_name+0x72>
 80177ea:	4298      	cmp	r0, r3
 80177ec:	f101 0101 	add.w	r1, r1, #1
 80177f0:	d02c      	beq.n	801784c <rmw_validate_full_topic_name+0xcc>
 80177f2:	429f      	cmp	r7, r3
 80177f4:	f103 0301 	add.w	r3, r3, #1
 80177f8:	d0f7      	beq.n	80177ea <rmw_validate_full_topic_name+0x6a>
 80177fa:	780a      	ldrb	r2, [r1, #0]
 80177fc:	2a2f      	cmp	r2, #47	@ 0x2f
 80177fe:	d1f4      	bne.n	80177ea <rmw_validate_full_topic_name+0x6a>
 8017800:	784a      	ldrb	r2, [r1, #1]
 8017802:	2a2f      	cmp	r2, #47	@ 0x2f
 8017804:	d02d      	beq.n	8017862 <rmw_validate_full_topic_name+0xe2>
 8017806:	5ca2      	ldrb	r2, [r4, r2]
 8017808:	0752      	lsls	r2, r2, #29
 801780a:	d5ee      	bpl.n	80177ea <rmw_validate_full_topic_name+0x6a>
 801780c:	2206      	movs	r2, #6
 801780e:	6032      	str	r2, [r6, #0]
 8017810:	2d00      	cmp	r5, #0
 8017812:	d0c9      	beq.n	80177a8 <rmw_validate_full_topic_name+0x28>
 8017814:	602b      	str	r3, [r5, #0]
 8017816:	e7c7      	b.n	80177a8 <rmw_validate_full_topic_name+0x28>
 8017818:	200b      	movs	r0, #11
 801781a:	4770      	bx	lr
 801781c:	3a61      	subs	r2, #97	@ 0x61
 801781e:	2a19      	cmp	r2, #25
 8017820:	d9de      	bls.n	80177e0 <rmw_validate_full_topic_name+0x60>
 8017822:	2304      	movs	r3, #4
 8017824:	6033      	str	r3, [r6, #0]
 8017826:	2d00      	cmp	r5, #0
 8017828:	d0be      	beq.n	80177a8 <rmw_validate_full_topic_name+0x28>
 801782a:	f1c4 0401 	rsb	r4, r4, #1
 801782e:	4464      	add	r4, ip
 8017830:	602c      	str	r4, [r5, #0]
 8017832:	e7b9      	b.n	80177a8 <rmw_validate_full_topic_name+0x28>
 8017834:	f1b8 0f19 	cmp.w	r8, #25
 8017838:	d9d2      	bls.n	80177e0 <rmw_validate_full_topic_name+0x60>
 801783a:	e7f2      	b.n	8017822 <rmw_validate_full_topic_name+0xa2>
 801783c:	200b      	movs	r0, #11
 801783e:	e7b4      	b.n	80177aa <rmw_validate_full_topic_name+0x2a>
 8017840:	2303      	movs	r3, #3
 8017842:	6033      	str	r3, [r6, #0]
 8017844:	2d00      	cmp	r5, #0
 8017846:	d0af      	beq.n	80177a8 <rmw_validate_full_topic_name+0x28>
 8017848:	602f      	str	r7, [r5, #0]
 801784a:	e7ad      	b.n	80177a8 <rmw_validate_full_topic_name+0x28>
 801784c:	28f7      	cmp	r0, #247	@ 0xf7
 801784e:	d802      	bhi.n	8017856 <rmw_validate_full_topic_name+0xd6>
 8017850:	2300      	movs	r3, #0
 8017852:	6033      	str	r3, [r6, #0]
 8017854:	e7a8      	b.n	80177a8 <rmw_validate_full_topic_name+0x28>
 8017856:	2307      	movs	r3, #7
 8017858:	6033      	str	r3, [r6, #0]
 801785a:	2d00      	cmp	r5, #0
 801785c:	d0a4      	beq.n	80177a8 <rmw_validate_full_topic_name+0x28>
 801785e:	23f6      	movs	r3, #246	@ 0xf6
 8017860:	e7d8      	b.n	8017814 <rmw_validate_full_topic_name+0x94>
 8017862:	2205      	movs	r2, #5
 8017864:	6032      	str	r2, [r6, #0]
 8017866:	2d00      	cmp	r5, #0
 8017868:	d1d4      	bne.n	8017814 <rmw_validate_full_topic_name+0x94>
 801786a:	e79d      	b.n	80177a8 <rmw_validate_full_topic_name+0x28>
 801786c:	08020bdf 	.word	0x08020bdf

08017870 <rmw_validate_namespace_with_size>:
 8017870:	2800      	cmp	r0, #0
 8017872:	d031      	beq.n	80178d8 <rmw_validate_namespace_with_size+0x68>
 8017874:	b570      	push	{r4, r5, r6, lr}
 8017876:	4614      	mov	r4, r2
 8017878:	b0c2      	sub	sp, #264	@ 0x108
 801787a:	b1ba      	cbz	r2, 80178ac <rmw_validate_namespace_with_size+0x3c>
 801787c:	2901      	cmp	r1, #1
 801787e:	460e      	mov	r6, r1
 8017880:	461d      	mov	r5, r3
 8017882:	d102      	bne.n	801788a <rmw_validate_namespace_with_size+0x1a>
 8017884:	7803      	ldrb	r3, [r0, #0]
 8017886:	2b2f      	cmp	r3, #47	@ 0x2f
 8017888:	d015      	beq.n	80178b6 <rmw_validate_namespace_with_size+0x46>
 801788a:	aa01      	add	r2, sp, #4
 801788c:	4669      	mov	r1, sp
 801788e:	f7ff ff77 	bl	8017780 <rmw_validate_full_topic_name>
 8017892:	b960      	cbnz	r0, 80178ae <rmw_validate_namespace_with_size+0x3e>
 8017894:	9b00      	ldr	r3, [sp, #0]
 8017896:	b163      	cbz	r3, 80178b2 <rmw_validate_namespace_with_size+0x42>
 8017898:	2b07      	cmp	r3, #7
 801789a:	d00a      	beq.n	80178b2 <rmw_validate_namespace_with_size+0x42>
 801789c:	1e5a      	subs	r2, r3, #1
 801789e:	2a05      	cmp	r2, #5
 80178a0:	d81c      	bhi.n	80178dc <rmw_validate_namespace_with_size+0x6c>
 80178a2:	e8df f002 	tbb	[pc, r2]
 80178a6:	0c0c      	.short	0x0c0c
 80178a8:	0c0c0c0c 	.word	0x0c0c0c0c
 80178ac:	200b      	movs	r0, #11
 80178ae:	b042      	add	sp, #264	@ 0x108
 80178b0:	bd70      	pop	{r4, r5, r6, pc}
 80178b2:	2ef5      	cmp	r6, #245	@ 0xf5
 80178b4:	d809      	bhi.n	80178ca <rmw_validate_namespace_with_size+0x5a>
 80178b6:	2300      	movs	r3, #0
 80178b8:	6023      	str	r3, [r4, #0]
 80178ba:	2000      	movs	r0, #0
 80178bc:	e7f7      	b.n	80178ae <rmw_validate_namespace_with_size+0x3e>
 80178be:	6023      	str	r3, [r4, #0]
 80178c0:	2d00      	cmp	r5, #0
 80178c2:	d0fa      	beq.n	80178ba <rmw_validate_namespace_with_size+0x4a>
 80178c4:	9b01      	ldr	r3, [sp, #4]
 80178c6:	602b      	str	r3, [r5, #0]
 80178c8:	e7f7      	b.n	80178ba <rmw_validate_namespace_with_size+0x4a>
 80178ca:	2307      	movs	r3, #7
 80178cc:	6023      	str	r3, [r4, #0]
 80178ce:	2d00      	cmp	r5, #0
 80178d0:	d0f3      	beq.n	80178ba <rmw_validate_namespace_with_size+0x4a>
 80178d2:	23f4      	movs	r3, #244	@ 0xf4
 80178d4:	602b      	str	r3, [r5, #0]
 80178d6:	e7f0      	b.n	80178ba <rmw_validate_namespace_with_size+0x4a>
 80178d8:	200b      	movs	r0, #11
 80178da:	4770      	bx	lr
 80178dc:	4a03      	ldr	r2, [pc, #12]	@ (80178ec <rmw_validate_namespace_with_size+0x7c>)
 80178de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80178e2:	a802      	add	r0, sp, #8
 80178e4:	f7ff fcd4 	bl	8017290 <rcutils_snprintf>
 80178e8:	2001      	movs	r0, #1
 80178ea:	e7e0      	b.n	80178ae <rmw_validate_namespace_with_size+0x3e>
 80178ec:	0801f8ac 	.word	0x0801f8ac

080178f0 <rmw_validate_namespace>:
 80178f0:	b168      	cbz	r0, 801790e <rmw_validate_namespace+0x1e>
 80178f2:	b570      	push	{r4, r5, r6, lr}
 80178f4:	460d      	mov	r5, r1
 80178f6:	4616      	mov	r6, r2
 80178f8:	4604      	mov	r4, r0
 80178fa:	f7e8 fcd1 	bl	80002a0 <strlen>
 80178fe:	4633      	mov	r3, r6
 8017900:	4601      	mov	r1, r0
 8017902:	462a      	mov	r2, r5
 8017904:	4620      	mov	r0, r4
 8017906:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801790a:	f7ff bfb1 	b.w	8017870 <rmw_validate_namespace_with_size>
 801790e:	200b      	movs	r0, #11
 8017910:	4770      	bx	lr
 8017912:	bf00      	nop

08017914 <rmw_namespace_validation_result_string>:
 8017914:	2807      	cmp	r0, #7
 8017916:	bf9a      	itte	ls
 8017918:	4b02      	ldrls	r3, [pc, #8]	@ (8017924 <rmw_namespace_validation_result_string+0x10>)
 801791a:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801791e:	4802      	ldrhi	r0, [pc, #8]	@ (8017928 <rmw_namespace_validation_result_string+0x14>)
 8017920:	4770      	bx	lr
 8017922:	bf00      	nop
 8017924:	080204c8 	.word	0x080204c8
 8017928:	0801f8fc 	.word	0x0801f8fc

0801792c <rmw_validate_node_name>:
 801792c:	2800      	cmp	r0, #0
 801792e:	d037      	beq.n	80179a0 <rmw_validate_node_name+0x74>
 8017930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017932:	460e      	mov	r6, r1
 8017934:	2900      	cmp	r1, #0
 8017936:	d035      	beq.n	80179a4 <rmw_validate_node_name+0x78>
 8017938:	4617      	mov	r7, r2
 801793a:	4604      	mov	r4, r0
 801793c:	f7e8 fcb0 	bl	80002a0 <strlen>
 8017940:	b1d8      	cbz	r0, 801797a <rmw_validate_node_name+0x4e>
 8017942:	1e63      	subs	r3, r4, #1
 8017944:	1819      	adds	r1, r3, r0
 8017946:	461a      	mov	r2, r3
 8017948:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 801794c:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 8017950:	f02e 0c20 	bic.w	ip, lr, #32
 8017954:	2d09      	cmp	r5, #9
 8017956:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 801795a:	d915      	bls.n	8017988 <rmw_validate_node_name+0x5c>
 801795c:	f1bc 0f19 	cmp.w	ip, #25
 8017960:	d912      	bls.n	8017988 <rmw_validate_node_name+0x5c>
 8017962:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8017966:	d00f      	beq.n	8017988 <rmw_validate_node_name+0x5c>
 8017968:	2302      	movs	r3, #2
 801796a:	6033      	str	r3, [r6, #0]
 801796c:	b11f      	cbz	r7, 8017976 <rmw_validate_node_name+0x4a>
 801796e:	f1c4 0401 	rsb	r4, r4, #1
 8017972:	4414      	add	r4, r2
 8017974:	603c      	str	r4, [r7, #0]
 8017976:	2000      	movs	r0, #0
 8017978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801797a:	2301      	movs	r3, #1
 801797c:	6033      	str	r3, [r6, #0]
 801797e:	2f00      	cmp	r7, #0
 8017980:	d0f9      	beq.n	8017976 <rmw_validate_node_name+0x4a>
 8017982:	2300      	movs	r3, #0
 8017984:	603b      	str	r3, [r7, #0]
 8017986:	e7f6      	b.n	8017976 <rmw_validate_node_name+0x4a>
 8017988:	4299      	cmp	r1, r3
 801798a:	d1dc      	bne.n	8017946 <rmw_validate_node_name+0x1a>
 801798c:	7823      	ldrb	r3, [r4, #0]
 801798e:	4a0c      	ldr	r2, [pc, #48]	@ (80179c0 <rmw_validate_node_name+0x94>)
 8017990:	5cd3      	ldrb	r3, [r2, r3]
 8017992:	f013 0304 	ands.w	r3, r3, #4
 8017996:	d10e      	bne.n	80179b6 <rmw_validate_node_name+0x8a>
 8017998:	28ff      	cmp	r0, #255	@ 0xff
 801799a:	d805      	bhi.n	80179a8 <rmw_validate_node_name+0x7c>
 801799c:	6033      	str	r3, [r6, #0]
 801799e:	e7ea      	b.n	8017976 <rmw_validate_node_name+0x4a>
 80179a0:	200b      	movs	r0, #11
 80179a2:	4770      	bx	lr
 80179a4:	200b      	movs	r0, #11
 80179a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80179a8:	2304      	movs	r3, #4
 80179aa:	6033      	str	r3, [r6, #0]
 80179ac:	2f00      	cmp	r7, #0
 80179ae:	d0e2      	beq.n	8017976 <rmw_validate_node_name+0x4a>
 80179b0:	23fe      	movs	r3, #254	@ 0xfe
 80179b2:	603b      	str	r3, [r7, #0]
 80179b4:	e7df      	b.n	8017976 <rmw_validate_node_name+0x4a>
 80179b6:	2303      	movs	r3, #3
 80179b8:	6033      	str	r3, [r6, #0]
 80179ba:	2f00      	cmp	r7, #0
 80179bc:	d1e1      	bne.n	8017982 <rmw_validate_node_name+0x56>
 80179be:	e7da      	b.n	8017976 <rmw_validate_node_name+0x4a>
 80179c0:	08020bdf 	.word	0x08020bdf

080179c4 <rmw_node_name_validation_result_string>:
 80179c4:	2804      	cmp	r0, #4
 80179c6:	bf9a      	itte	ls
 80179c8:	4b02      	ldrls	r3, [pc, #8]	@ (80179d4 <rmw_node_name_validation_result_string+0x10>)
 80179ca:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80179ce:	4802      	ldrhi	r0, [pc, #8]	@ (80179d8 <rmw_node_name_validation_result_string+0x14>)
 80179d0:	4770      	bx	lr
 80179d2:	bf00      	nop
 80179d4:	080204e8 	.word	0x080204e8
 80179d8:	0801faa4 	.word	0x0801faa4

080179dc <get_memory>:
 80179dc:	4603      	mov	r3, r0
 80179de:	6840      	ldr	r0, [r0, #4]
 80179e0:	b158      	cbz	r0, 80179fa <get_memory+0x1e>
 80179e2:	6842      	ldr	r2, [r0, #4]
 80179e4:	605a      	str	r2, [r3, #4]
 80179e6:	b10a      	cbz	r2, 80179ec <get_memory+0x10>
 80179e8:	2100      	movs	r1, #0
 80179ea:	6011      	str	r1, [r2, #0]
 80179ec:	681a      	ldr	r2, [r3, #0]
 80179ee:	6042      	str	r2, [r0, #4]
 80179f0:	b102      	cbz	r2, 80179f4 <get_memory+0x18>
 80179f2:	6010      	str	r0, [r2, #0]
 80179f4:	2200      	movs	r2, #0
 80179f6:	6002      	str	r2, [r0, #0]
 80179f8:	6018      	str	r0, [r3, #0]
 80179fa:	4770      	bx	lr

080179fc <put_memory>:
 80179fc:	680b      	ldr	r3, [r1, #0]
 80179fe:	b10b      	cbz	r3, 8017a04 <put_memory+0x8>
 8017a00:	684a      	ldr	r2, [r1, #4]
 8017a02:	605a      	str	r2, [r3, #4]
 8017a04:	684a      	ldr	r2, [r1, #4]
 8017a06:	b102      	cbz	r2, 8017a0a <put_memory+0xe>
 8017a08:	6013      	str	r3, [r2, #0]
 8017a0a:	6803      	ldr	r3, [r0, #0]
 8017a0c:	428b      	cmp	r3, r1
 8017a0e:	6843      	ldr	r3, [r0, #4]
 8017a10:	bf08      	it	eq
 8017a12:	6002      	streq	r2, [r0, #0]
 8017a14:	604b      	str	r3, [r1, #4]
 8017a16:	b103      	cbz	r3, 8017a1a <put_memory+0x1e>
 8017a18:	6019      	str	r1, [r3, #0]
 8017a1a:	2300      	movs	r3, #0
 8017a1c:	600b      	str	r3, [r1, #0]
 8017a1e:	6041      	str	r1, [r0, #4]
 8017a20:	4770      	bx	lr
 8017a22:	bf00      	nop

08017a24 <rmw_destroy_client>:
 8017a24:	b570      	push	{r4, r5, r6, lr}
 8017a26:	b128      	cbz	r0, 8017a34 <rmw_destroy_client+0x10>
 8017a28:	4604      	mov	r4, r0
 8017a2a:	6800      	ldr	r0, [r0, #0]
 8017a2c:	460d      	mov	r5, r1
 8017a2e:	f7f8 fae7 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 8017a32:	b910      	cbnz	r0, 8017a3a <rmw_destroy_client+0x16>
 8017a34:	2401      	movs	r4, #1
 8017a36:	4620      	mov	r0, r4
 8017a38:	bd70      	pop	{r4, r5, r6, pc}
 8017a3a:	6863      	ldr	r3, [r4, #4]
 8017a3c:	2b00      	cmp	r3, #0
 8017a3e:	d0f9      	beq.n	8017a34 <rmw_destroy_client+0x10>
 8017a40:	2d00      	cmp	r5, #0
 8017a42:	d0f7      	beq.n	8017a34 <rmw_destroy_client+0x10>
 8017a44:	6828      	ldr	r0, [r5, #0]
 8017a46:	f7f8 fadb 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 8017a4a:	2800      	cmp	r0, #0
 8017a4c:	d0f2      	beq.n	8017a34 <rmw_destroy_client+0x10>
 8017a4e:	686e      	ldr	r6, [r5, #4]
 8017a50:	2e00      	cmp	r6, #0
 8017a52:	d0ef      	beq.n	8017a34 <rmw_destroy_client+0x10>
 8017a54:	6864      	ldr	r4, [r4, #4]
 8017a56:	6932      	ldr	r2, [r6, #16]
 8017a58:	6920      	ldr	r0, [r4, #16]
 8017a5a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017a5e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017a62:	6819      	ldr	r1, [r3, #0]
 8017a64:	f002 fdf8 	bl	801a658 <uxr_buffer_cancel_data>
 8017a68:	4602      	mov	r2, r0
 8017a6a:	6920      	ldr	r0, [r4, #16]
 8017a6c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017a70:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017a74:	f7f8 fa3e 	bl	800fef4 <run_xrce_session>
 8017a78:	6920      	ldr	r0, [r4, #16]
 8017a7a:	6932      	ldr	r2, [r6, #16]
 8017a7c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017a80:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017a84:	6819      	ldr	r1, [r3, #0]
 8017a86:	f7f9 fb11 	bl	80110ac <uxr_buffer_delete_entity>
 8017a8a:	4602      	mov	r2, r0
 8017a8c:	6920      	ldr	r0, [r4, #16]
 8017a8e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017a92:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017a96:	f7f8 fa2d 	bl	800fef4 <run_xrce_session>
 8017a9a:	f080 0401 	eor.w	r4, r0, #1
 8017a9e:	b2e4      	uxtb	r4, r4
 8017aa0:	4628      	mov	r0, r5
 8017aa2:	0064      	lsls	r4, r4, #1
 8017aa4:	f7f8 f906 	bl	800fcb4 <rmw_uxrce_fini_client_memory>
 8017aa8:	e7c5      	b.n	8017a36 <rmw_destroy_client+0x12>
 8017aaa:	bf00      	nop

08017aac <rmw_get_gid_for_client>:
 8017aac:	b1a8      	cbz	r0, 8017ada <rmw_get_gid_for_client+0x2e>
 8017aae:	b538      	push	{r3, r4, r5, lr}
 8017ab0:	460c      	mov	r4, r1
 8017ab2:	b1a1      	cbz	r1, 8017ade <rmw_get_gid_for_client+0x32>
 8017ab4:	4605      	mov	r5, r0
 8017ab6:	6800      	ldr	r0, [r0, #0]
 8017ab8:	b120      	cbz	r0, 8017ac4 <rmw_get_gid_for_client+0x18>
 8017aba:	4b0a      	ldr	r3, [pc, #40]	@ (8017ae4 <rmw_get_gid_for_client+0x38>)
 8017abc:	6819      	ldr	r1, [r3, #0]
 8017abe:	f7e8 fb8f 	bl	80001e0 <strcmp>
 8017ac2:	b940      	cbnz	r0, 8017ad6 <rmw_get_gid_for_client+0x2a>
 8017ac4:	686b      	ldr	r3, [r5, #4]
 8017ac6:	2000      	movs	r0, #0
 8017ac8:	6060      	str	r0, [r4, #4]
 8017aca:	60a0      	str	r0, [r4, #8]
 8017acc:	60e0      	str	r0, [r4, #12]
 8017ace:	6120      	str	r0, [r4, #16]
 8017ad0:	691b      	ldr	r3, [r3, #16]
 8017ad2:	6063      	str	r3, [r4, #4]
 8017ad4:	bd38      	pop	{r3, r4, r5, pc}
 8017ad6:	200c      	movs	r0, #12
 8017ad8:	bd38      	pop	{r3, r4, r5, pc}
 8017ada:	200b      	movs	r0, #11
 8017adc:	4770      	bx	lr
 8017ade:	200b      	movs	r0, #11
 8017ae0:	bd38      	pop	{r3, r4, r5, pc}
 8017ae2:	bf00      	nop
 8017ae4:	080204fc 	.word	0x080204fc

08017ae8 <rmw_get_implementation_identifier>:
 8017ae8:	4b01      	ldr	r3, [pc, #4]	@ (8017af0 <rmw_get_implementation_identifier+0x8>)
 8017aea:	6818      	ldr	r0, [r3, #0]
 8017aec:	4770      	bx	lr
 8017aee:	bf00      	nop
 8017af0:	080204fc 	.word	0x080204fc

08017af4 <rmw_init_options_init>:
 8017af4:	b084      	sub	sp, #16
 8017af6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017af8:	b083      	sub	sp, #12
 8017afa:	ad09      	add	r5, sp, #36	@ 0x24
 8017afc:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8017b00:	b130      	cbz	r0, 8017b10 <rmw_init_options_init+0x1c>
 8017b02:	4604      	mov	r4, r0
 8017b04:	4628      	mov	r0, r5
 8017b06:	f7f7 fc9f 	bl	800f448 <rcutils_allocator_is_valid>
 8017b0a:	b108      	cbz	r0, 8017b10 <rmw_init_options_init+0x1c>
 8017b0c:	68a6      	ldr	r6, [r4, #8]
 8017b0e:	b12e      	cbz	r6, 8017b1c <rmw_init_options_init+0x28>
 8017b10:	200b      	movs	r0, #11
 8017b12:	b003      	add	sp, #12
 8017b14:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017b18:	b004      	add	sp, #16
 8017b1a:	4770      	bx	lr
 8017b1c:	2200      	movs	r2, #0
 8017b1e:	2300      	movs	r3, #0
 8017b20:	e9c4 2300 	strd	r2, r3, [r4]
 8017b24:	4b20      	ldr	r3, [pc, #128]	@ (8017ba8 <rmw_init_options_init+0xb4>)
 8017b26:	681b      	ldr	r3, [r3, #0]
 8017b28:	60a3      	str	r3, [r4, #8]
 8017b2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017b2c:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 8017b30:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017b34:	466f      	mov	r7, sp
 8017b36:	682b      	ldr	r3, [r5, #0]
 8017b38:	f8cc 3000 	str.w	r3, [ip]
 8017b3c:	4638      	mov	r0, r7
 8017b3e:	63a6      	str	r6, [r4, #56]	@ 0x38
 8017b40:	60e6      	str	r6, [r4, #12]
 8017b42:	f004 f8a9 	bl	801bc98 <rmw_get_default_security_options>
 8017b46:	e897 0003 	ldmia.w	r7, {r0, r1}
 8017b4a:	f104 0310 	add.w	r3, r4, #16
 8017b4e:	e883 0003 	stmia.w	r3, {r0, r1}
 8017b52:	2203      	movs	r2, #3
 8017b54:	4815      	ldr	r0, [pc, #84]	@ (8017bac <rmw_init_options_init+0xb8>)
 8017b56:	4916      	ldr	r1, [pc, #88]	@ (8017bb0 <rmw_init_options_init+0xbc>)
 8017b58:	f7f7 ffec 	bl	800fb34 <rmw_uxrce_init_init_options_impl_memory>
 8017b5c:	4813      	ldr	r0, [pc, #76]	@ (8017bac <rmw_init_options_init+0xb8>)
 8017b5e:	f7ff ff3d 	bl	80179dc <get_memory>
 8017b62:	b1f0      	cbz	r0, 8017ba2 <rmw_init_options_init+0xae>
 8017b64:	4a13      	ldr	r2, [pc, #76]	@ (8017bb4 <rmw_init_options_init+0xc0>)
 8017b66:	6883      	ldr	r3, [r0, #8]
 8017b68:	6851      	ldr	r1, [r2, #4]
 8017b6a:	7810      	ldrb	r0, [r2, #0]
 8017b6c:	6523      	str	r3, [r4, #80]	@ 0x50
 8017b6e:	7418      	strb	r0, [r3, #16]
 8017b70:	6159      	str	r1, [r3, #20]
 8017b72:	68d1      	ldr	r1, [r2, #12]
 8017b74:	61d9      	str	r1, [r3, #28]
 8017b76:	6911      	ldr	r1, [r2, #16]
 8017b78:	6219      	str	r1, [r3, #32]
 8017b7a:	6951      	ldr	r1, [r2, #20]
 8017b7c:	6892      	ldr	r2, [r2, #8]
 8017b7e:	619a      	str	r2, [r3, #24]
 8017b80:	6259      	str	r1, [r3, #36]	@ 0x24
 8017b82:	f7fa febf 	bl	8012904 <uxr_nanos>
 8017b86:	f004 fbc9 	bl	801c31c <srand>
 8017b8a:	f004 fbf5 	bl	801c378 <rand>
 8017b8e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8017b90:	6298      	str	r0, [r3, #40]	@ 0x28
 8017b92:	2800      	cmp	r0, #0
 8017b94:	d0f9      	beq.n	8017b8a <rmw_init_options_init+0x96>
 8017b96:	2000      	movs	r0, #0
 8017b98:	b003      	add	sp, #12
 8017b9a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017b9e:	b004      	add	sp, #16
 8017ba0:	4770      	bx	lr
 8017ba2:	2001      	movs	r0, #1
 8017ba4:	e7b5      	b.n	8017b12 <rmw_init_options_init+0x1e>
 8017ba6:	bf00      	nop
 8017ba8:	080204fc 	.word	0x080204fc
 8017bac:	2000c838 	.word	0x2000c838
 8017bb0:	2000c7b4 	.word	0x2000c7b4
 8017bb4:	2000c688 	.word	0x2000c688

08017bb8 <rmw_init_options_copy>:
 8017bb8:	2800      	cmp	r0, #0
 8017bba:	d03e      	beq.n	8017c3a <rmw_init_options_copy+0x82>
 8017bbc:	b570      	push	{r4, r5, r6, lr}
 8017bbe:	460d      	mov	r5, r1
 8017bc0:	b149      	cbz	r1, 8017bd6 <rmw_init_options_copy+0x1e>
 8017bc2:	4604      	mov	r4, r0
 8017bc4:	6880      	ldr	r0, [r0, #8]
 8017bc6:	b120      	cbz	r0, 8017bd2 <rmw_init_options_copy+0x1a>
 8017bc8:	4b21      	ldr	r3, [pc, #132]	@ (8017c50 <rmw_init_options_copy+0x98>)
 8017bca:	6819      	ldr	r1, [r3, #0]
 8017bcc:	f7e8 fb08 	bl	80001e0 <strcmp>
 8017bd0:	bb78      	cbnz	r0, 8017c32 <rmw_init_options_copy+0x7a>
 8017bd2:	68ab      	ldr	r3, [r5, #8]
 8017bd4:	b11b      	cbz	r3, 8017bde <rmw_init_options_copy+0x26>
 8017bd6:	f04f 0c0b 	mov.w	ip, #11
 8017bda:	4660      	mov	r0, ip
 8017bdc:	bd70      	pop	{r4, r5, r6, pc}
 8017bde:	2258      	movs	r2, #88	@ 0x58
 8017be0:	4621      	mov	r1, r4
 8017be2:	4628      	mov	r0, r5
 8017be4:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 8017be8:	f005 f8eb 	bl	801cdc2 <memcpy>
 8017bec:	4630      	mov	r0, r6
 8017bee:	f7f7 fc2b 	bl	800f448 <rcutils_allocator_is_valid>
 8017bf2:	2800      	cmp	r0, #0
 8017bf4:	d0ef      	beq.n	8017bd6 <rmw_init_options_copy+0x1e>
 8017bf6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017bf8:	b138      	cbz	r0, 8017c0a <rmw_init_options_copy+0x52>
 8017bfa:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 8017bfe:	4631      	mov	r1, r6
 8017c00:	f004 f816 	bl	801bc30 <rmw_enclave_options_copy>
 8017c04:	4684      	mov	ip, r0
 8017c06:	2800      	cmp	r0, #0
 8017c08:	d1e7      	bne.n	8017bda <rmw_init_options_copy+0x22>
 8017c0a:	4812      	ldr	r0, [pc, #72]	@ (8017c54 <rmw_init_options_copy+0x9c>)
 8017c0c:	f7ff fee6 	bl	80179dc <get_memory>
 8017c10:	b1b8      	cbz	r0, 8017c42 <rmw_init_options_copy+0x8a>
 8017c12:	6883      	ldr	r3, [r0, #8]
 8017c14:	652b      	str	r3, [r5, #80]	@ 0x50
 8017c16:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8017c18:	3510      	adds	r5, #16
 8017c1a:	f103 0410 	add.w	r4, r3, #16
 8017c1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017c22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8017c26:	f04f 0c00 	mov.w	ip, #0
 8017c2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8017c2e:	4660      	mov	r0, ip
 8017c30:	bd70      	pop	{r4, r5, r6, pc}
 8017c32:	f04f 0c0c 	mov.w	ip, #12
 8017c36:	4660      	mov	r0, ip
 8017c38:	bd70      	pop	{r4, r5, r6, pc}
 8017c3a:	f04f 0c0b 	mov.w	ip, #11
 8017c3e:	4660      	mov	r0, ip
 8017c40:	4770      	bx	lr
 8017c42:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8017c44:	4631      	mov	r1, r6
 8017c46:	f004 f815 	bl	801bc74 <rmw_enclave_options_fini>
 8017c4a:	f04f 0c01 	mov.w	ip, #1
 8017c4e:	e7c4      	b.n	8017bda <rmw_init_options_copy+0x22>
 8017c50:	080204fc 	.word	0x080204fc
 8017c54:	2000c838 	.word	0x2000c838

08017c58 <rmw_init_options_fini>:
 8017c58:	2800      	cmp	r0, #0
 8017c5a:	d035      	beq.n	8017cc8 <rmw_init_options_fini+0x70>
 8017c5c:	b530      	push	{r4, r5, lr}
 8017c5e:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 8017c62:	b097      	sub	sp, #92	@ 0x5c
 8017c64:	4604      	mov	r4, r0
 8017c66:	4628      	mov	r0, r5
 8017c68:	f7f7 fbee 	bl	800f448 <rcutils_allocator_is_valid>
 8017c6c:	b320      	cbz	r0, 8017cb8 <rmw_init_options_fini+0x60>
 8017c6e:	68a0      	ldr	r0, [r4, #8]
 8017c70:	b120      	cbz	r0, 8017c7c <rmw_init_options_fini+0x24>
 8017c72:	4b16      	ldr	r3, [pc, #88]	@ (8017ccc <rmw_init_options_fini+0x74>)
 8017c74:	6819      	ldr	r1, [r3, #0]
 8017c76:	f7e8 fab3 	bl	80001e0 <strcmp>
 8017c7a:	bb18      	cbnz	r0, 8017cc4 <rmw_init_options_fini+0x6c>
 8017c7c:	4b14      	ldr	r3, [pc, #80]	@ (8017cd0 <rmw_init_options_fini+0x78>)
 8017c7e:	6819      	ldr	r1, [r3, #0]
 8017c80:	b1e9      	cbz	r1, 8017cbe <rmw_init_options_fini+0x66>
 8017c82:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8017c84:	e001      	b.n	8017c8a <rmw_init_options_fini+0x32>
 8017c86:	6849      	ldr	r1, [r1, #4]
 8017c88:	b1c9      	cbz	r1, 8017cbe <rmw_init_options_fini+0x66>
 8017c8a:	688b      	ldr	r3, [r1, #8]
 8017c8c:	429a      	cmp	r2, r3
 8017c8e:	d1fa      	bne.n	8017c86 <rmw_init_options_fini+0x2e>
 8017c90:	480f      	ldr	r0, [pc, #60]	@ (8017cd0 <rmw_init_options_fini+0x78>)
 8017c92:	f7ff feb3 	bl	80179fc <put_memory>
 8017c96:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017c98:	b118      	cbz	r0, 8017ca2 <rmw_init_options_fini+0x4a>
 8017c9a:	4629      	mov	r1, r5
 8017c9c:	f003 ffea 	bl	801bc74 <rmw_enclave_options_fini>
 8017ca0:	b940      	cbnz	r0, 8017cb4 <rmw_init_options_fini+0x5c>
 8017ca2:	4668      	mov	r0, sp
 8017ca4:	f7ff fca6 	bl	80175f4 <rmw_get_zero_initialized_init_options>
 8017ca8:	2258      	movs	r2, #88	@ 0x58
 8017caa:	4669      	mov	r1, sp
 8017cac:	4620      	mov	r0, r4
 8017cae:	f005 f888 	bl	801cdc2 <memcpy>
 8017cb2:	2000      	movs	r0, #0
 8017cb4:	b017      	add	sp, #92	@ 0x5c
 8017cb6:	bd30      	pop	{r4, r5, pc}
 8017cb8:	200b      	movs	r0, #11
 8017cba:	b017      	add	sp, #92	@ 0x5c
 8017cbc:	bd30      	pop	{r4, r5, pc}
 8017cbe:	2001      	movs	r0, #1
 8017cc0:	b017      	add	sp, #92	@ 0x5c
 8017cc2:	bd30      	pop	{r4, r5, pc}
 8017cc4:	200c      	movs	r0, #12
 8017cc6:	e7f5      	b.n	8017cb4 <rmw_init_options_fini+0x5c>
 8017cc8:	200b      	movs	r0, #11
 8017cca:	4770      	bx	lr
 8017ccc:	080204fc 	.word	0x080204fc
 8017cd0:	2000c838 	.word	0x2000c838

08017cd4 <rmw_init>:
 8017cd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017cd8:	b083      	sub	sp, #12
 8017cda:	2800      	cmp	r0, #0
 8017cdc:	f000 80d4 	beq.w	8017e88 <rmw_init+0x1b4>
 8017ce0:	460e      	mov	r6, r1
 8017ce2:	2900      	cmp	r1, #0
 8017ce4:	f000 80d0 	beq.w	8017e88 <rmw_init+0x1b4>
 8017ce8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8017cea:	4605      	mov	r5, r0
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	f000 80cb 	beq.w	8017e88 <rmw_init+0x1b4>
 8017cf2:	4b77      	ldr	r3, [pc, #476]	@ (8017ed0 <rmw_init+0x1fc>)
 8017cf4:	6880      	ldr	r0, [r0, #8]
 8017cf6:	681f      	ldr	r7, [r3, #0]
 8017cf8:	b128      	cbz	r0, 8017d06 <rmw_init+0x32>
 8017cfa:	4639      	mov	r1, r7
 8017cfc:	f7e8 fa70 	bl	80001e0 <strcmp>
 8017d00:	2800      	cmp	r0, #0
 8017d02:	f040 80d3 	bne.w	8017eac <rmw_init+0x1d8>
 8017d06:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017d0a:	4c72      	ldr	r4, [pc, #456]	@ (8017ed4 <rmw_init+0x200>)
 8017d0c:	4972      	ldr	r1, [pc, #456]	@ (8017ed8 <rmw_init+0x204>)
 8017d0e:	4873      	ldr	r0, [pc, #460]	@ (8017edc <rmw_init+0x208>)
 8017d10:	60b7      	str	r7, [r6, #8]
 8017d12:	e9c6 2300 	strd	r2, r3, [r6]
 8017d16:	68eb      	ldr	r3, [r5, #12]
 8017d18:	66b3      	str	r3, [r6, #104]	@ 0x68
 8017d1a:	2201      	movs	r2, #1
 8017d1c:	f7f7 feaa 	bl	800fa74 <rmw_uxrce_init_session_memory>
 8017d20:	4620      	mov	r0, r4
 8017d22:	496f      	ldr	r1, [pc, #444]	@ (8017ee0 <rmw_init+0x20c>)
 8017d24:	2204      	movs	r2, #4
 8017d26:	f7f7 fee5 	bl	800faf4 <rmw_uxrce_init_static_input_buffer_memory>
 8017d2a:	f04f 0800 	mov.w	r8, #0
 8017d2e:	486b      	ldr	r0, [pc, #428]	@ (8017edc <rmw_init+0x208>)
 8017d30:	f884 800d 	strb.w	r8, [r4, #13]
 8017d34:	f7ff fe52 	bl	80179dc <get_memory>
 8017d38:	2800      	cmp	r0, #0
 8017d3a:	f000 80b2 	beq.w	8017ea2 <rmw_init+0x1ce>
 8017d3e:	6884      	ldr	r4, [r0, #8]
 8017d40:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8017d42:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8017d44:	f890 c010 	ldrb.w	ip, [r0, #16]
 8017d48:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8017d4c:	9101      	str	r1, [sp, #4]
 8017d4e:	6a00      	ldr	r0, [r0, #32]
 8017d50:	9000      	str	r0, [sp, #0]
 8017d52:	f104 0910 	add.w	r9, r4, #16
 8017d56:	4661      	mov	r1, ip
 8017d58:	4648      	mov	r0, r9
 8017d5a:	f001 fed1 	bl	8019b00 <uxr_set_custom_transport_callbacks>
 8017d5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017d62:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 8017d66:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 8017d6a:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 8017d6e:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8017d72:	495c      	ldr	r1, [pc, #368]	@ (8017ee4 <rmw_init+0x210>)
 8017d74:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8017d78:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 8017d7c:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8017d80:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 8017d84:	4858      	ldr	r0, [pc, #352]	@ (8017ee8 <rmw_init+0x214>)
 8017d86:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 8017d8a:	2201      	movs	r2, #1
 8017d8c:	66f4      	str	r4, [r6, #108]	@ 0x6c
 8017d8e:	f7f7 fe51 	bl	800fa34 <rmw_uxrce_init_node_memory>
 8017d92:	4956      	ldr	r1, [pc, #344]	@ (8017eec <rmw_init+0x218>)
 8017d94:	4856      	ldr	r0, [pc, #344]	@ (8017ef0 <rmw_init+0x21c>)
 8017d96:	2205      	movs	r2, #5
 8017d98:	f7f7 fe2c 	bl	800f9f4 <rmw_uxrce_init_subscription_memory>
 8017d9c:	4955      	ldr	r1, [pc, #340]	@ (8017ef4 <rmw_init+0x220>)
 8017d9e:	4856      	ldr	r0, [pc, #344]	@ (8017ef8 <rmw_init+0x224>)
 8017da0:	220a      	movs	r2, #10
 8017da2:	f7f7 fe07 	bl	800f9b4 <rmw_uxrce_init_publisher_memory>
 8017da6:	4955      	ldr	r1, [pc, #340]	@ (8017efc <rmw_init+0x228>)
 8017da8:	4855      	ldr	r0, [pc, #340]	@ (8017f00 <rmw_init+0x22c>)
 8017daa:	2201      	movs	r2, #1
 8017dac:	f7f7 fdc2 	bl	800f934 <rmw_uxrce_init_service_memory>
 8017db0:	4954      	ldr	r1, [pc, #336]	@ (8017f04 <rmw_init+0x230>)
 8017db2:	4855      	ldr	r0, [pc, #340]	@ (8017f08 <rmw_init+0x234>)
 8017db4:	2201      	movs	r2, #1
 8017db6:	f7f7 fddd 	bl	800f974 <rmw_uxrce_init_client_memory>
 8017dba:	4954      	ldr	r1, [pc, #336]	@ (8017f0c <rmw_init+0x238>)
 8017dbc:	4854      	ldr	r0, [pc, #336]	@ (8017f10 <rmw_init+0x23c>)
 8017dbe:	220f      	movs	r2, #15
 8017dc0:	f7f7 fe78 	bl	800fab4 <rmw_uxrce_init_topic_memory>
 8017dc4:	4953      	ldr	r1, [pc, #332]	@ (8017f14 <rmw_init+0x240>)
 8017dc6:	4854      	ldr	r0, [pc, #336]	@ (8017f18 <rmw_init+0x244>)
 8017dc8:	2203      	movs	r2, #3
 8017dca:	f7f7 feb3 	bl	800fb34 <rmw_uxrce_init_init_options_impl_memory>
 8017dce:	4953      	ldr	r1, [pc, #332]	@ (8017f1c <rmw_init+0x248>)
 8017dd0:	4853      	ldr	r0, [pc, #332]	@ (8017f20 <rmw_init+0x24c>)
 8017dd2:	2204      	movs	r2, #4
 8017dd4:	f7f7 fece 	bl	800fb74 <rmw_uxrce_init_wait_set_memory>
 8017dd8:	4952      	ldr	r1, [pc, #328]	@ (8017f24 <rmw_init+0x250>)
 8017dda:	4853      	ldr	r0, [pc, #332]	@ (8017f28 <rmw_init+0x254>)
 8017ddc:	2204      	movs	r2, #4
 8017dde:	f7f7 fee9 	bl	800fbb4 <rmw_uxrce_init_guard_condition_memory>
 8017de2:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8017de4:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8017de6:	4642      	mov	r2, r8
 8017de8:	f000 fd92 	bl	8018910 <rmw_uxrce_transport_init>
 8017dec:	4607      	mov	r7, r0
 8017dee:	2800      	cmp	r0, #0
 8017df0:	d161      	bne.n	8017eb6 <rmw_init+0x1e2>
 8017df2:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8017df4:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 8017df8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8017dfa:	4628      	mov	r0, r5
 8017dfc:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8017e00:	f7f9 fbea 	bl	80115d8 <uxr_init_session>
 8017e04:	4628      	mov	r0, r5
 8017e06:	4949      	ldr	r1, [pc, #292]	@ (8017f2c <rmw_init+0x258>)
 8017e08:	4622      	mov	r2, r4
 8017e0a:	f7f9 fc09 	bl	8011620 <uxr_set_topic_callback>
 8017e0e:	4628      	mov	r0, r5
 8017e10:	4947      	ldr	r1, [pc, #284]	@ (8017f30 <rmw_init+0x25c>)
 8017e12:	463a      	mov	r2, r7
 8017e14:	f7f9 fc00 	bl	8011618 <uxr_set_status_callback>
 8017e18:	4628      	mov	r0, r5
 8017e1a:	4946      	ldr	r1, [pc, #280]	@ (8017f34 <rmw_init+0x260>)
 8017e1c:	463a      	mov	r2, r7
 8017e1e:	f7f9 fc03 	bl	8011628 <uxr_set_request_callback>
 8017e22:	4628      	mov	r0, r5
 8017e24:	4944      	ldr	r1, [pc, #272]	@ (8017f38 <rmw_init+0x264>)
 8017e26:	463a      	mov	r2, r7
 8017e28:	f7f9 fc02 	bl	8011630 <uxr_set_reply_callback>
 8017e2c:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017e30:	2304      	movs	r3, #4
 8017e32:	0092      	lsls	r2, r2, #2
 8017e34:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 8017e38:	4628      	mov	r0, r5
 8017e3a:	f7f9 fc27 	bl	801168c <uxr_create_input_reliable_stream>
 8017e3e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017e42:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 8017e46:	2304      	movs	r3, #4
 8017e48:	0092      	lsls	r2, r2, #2
 8017e4a:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 8017e4e:	4628      	mov	r0, r5
 8017e50:	f7f9 fc04 	bl	801165c <uxr_create_output_reliable_stream>
 8017e54:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8017e58:	4628      	mov	r0, r5
 8017e5a:	f7f9 fc11 	bl	8011680 <uxr_create_input_best_effort_stream>
 8017e5e:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8017e62:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017e66:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 8017e6a:	3114      	adds	r1, #20
 8017e6c:	4628      	mov	r0, r5
 8017e6e:	f7f9 fbe3 	bl	8011638 <uxr_create_output_best_effort_stream>
 8017e72:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 8017e76:	4628      	mov	r0, r5
 8017e78:	f7fa f97a 	bl	8012170 <uxr_create_session>
 8017e7c:	4605      	mov	r5, r0
 8017e7e:	b140      	cbz	r0, 8017e92 <rmw_init+0x1be>
 8017e80:	4638      	mov	r0, r7
 8017e82:	b003      	add	sp, #12
 8017e84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017e88:	270b      	movs	r7, #11
 8017e8a:	4638      	mov	r0, r7
 8017e8c:	b003      	add	sp, #12
 8017e8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017e92:	4648      	mov	r0, r9
 8017e94:	f001 fe76 	bl	8019b84 <uxr_close_custom_transport>
 8017e98:	4810      	ldr	r0, [pc, #64]	@ (8017edc <rmw_init+0x208>)
 8017e9a:	4621      	mov	r1, r4
 8017e9c:	f7ff fdae 	bl	80179fc <put_memory>
 8017ea0:	66f5      	str	r5, [r6, #108]	@ 0x6c
 8017ea2:	2701      	movs	r7, #1
 8017ea4:	4638      	mov	r0, r7
 8017ea6:	b003      	add	sp, #12
 8017ea8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017eac:	270c      	movs	r7, #12
 8017eae:	4638      	mov	r0, r7
 8017eb0:	b003      	add	sp, #12
 8017eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017eb6:	4648      	mov	r0, r9
 8017eb8:	f001 fe64 	bl	8019b84 <uxr_close_custom_transport>
 8017ebc:	4807      	ldr	r0, [pc, #28]	@ (8017edc <rmw_init+0x208>)
 8017ebe:	4621      	mov	r1, r4
 8017ec0:	f7ff fd9c 	bl	80179fc <put_memory>
 8017ec4:	4638      	mov	r0, r7
 8017ec6:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 8017eca:	b003      	add	sp, #12
 8017ecc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017ed0:	080204fc 	.word	0x080204fc
 8017ed4:	2000e948 	.word	0x2000e948
 8017ed8:	2000fa40 	.word	0x2000fa40
 8017edc:	20010fe8 	.word	0x20010fe8
 8017ee0:	2000c848 	.word	0x2000c848
 8017ee4:	2000f988 	.word	0x2000f988
 8017ee8:	2000fa2c 	.word	0x2000fa2c
 8017eec:	2000ecc0 	.word	0x2000ecc0
 8017ef0:	2000f0f8 	.word	0x2000f0f8
 8017ef4:	2000f108 	.word	0x2000f108
 8017ef8:	2000f978 	.word	0x2000f978
 8017efc:	2000ebe8 	.word	0x2000ebe8
 8017f00:	2000ecb0 	.word	0x2000ecb0
 8017f04:	2000eb10 	.word	0x2000eb10
 8017f08:	2000ebd8 	.word	0x2000ebd8
 8017f0c:	2000e958 	.word	0x2000e958
 8017f10:	2000eafc 	.word	0x2000eafc
 8017f14:	2000c7b4 	.word	0x2000c7b4
 8017f18:	2000c838 	.word	0x2000c838
 8017f1c:	2000c734 	.word	0x2000c734
 8017f20:	2000c7a4 	.word	0x2000c7a4
 8017f24:	2000c6a4 	.word	0x2000c6a4
 8017f28:	2000c724 	.word	0x2000c724
 8017f2c:	0801bca9 	.word	0x0801bca9
 8017f30:	0801bca1 	.word	0x0801bca1
 8017f34:	0801bd41 	.word	0x0801bd41
 8017f38:	0801bddd 	.word	0x0801bddd

08017f3c <rmw_context_fini>:
 8017f3c:	4b17      	ldr	r3, [pc, #92]	@ (8017f9c <rmw_context_fini+0x60>)
 8017f3e:	b570      	push	{r4, r5, r6, lr}
 8017f40:	681c      	ldr	r4, [r3, #0]
 8017f42:	4605      	mov	r5, r0
 8017f44:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 8017f46:	b33c      	cbz	r4, 8017f98 <rmw_context_fini+0x5c>
 8017f48:	2600      	movs	r6, #0
 8017f4a:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 8017f4e:	691a      	ldr	r2, [r3, #16]
 8017f50:	4282      	cmp	r2, r0
 8017f52:	d018      	beq.n	8017f86 <rmw_context_fini+0x4a>
 8017f54:	2c00      	cmp	r4, #0
 8017f56:	d1f8      	bne.n	8017f4a <rmw_context_fini+0xe>
 8017f58:	b188      	cbz	r0, 8017f7e <rmw_context_fini+0x42>
 8017f5a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017f5e:	789b      	ldrb	r3, [r3, #2]
 8017f60:	2b01      	cmp	r3, #1
 8017f62:	bf14      	ite	ne
 8017f64:	210a      	movne	r1, #10
 8017f66:	2100      	moveq	r1, #0
 8017f68:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017f6c:	f7fa f8d8 	bl	8012120 <uxr_delete_session_retries>
 8017f70:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017f72:	f7f7 fe3f 	bl	800fbf4 <rmw_uxrce_fini_session_memory>
 8017f76:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017f78:	3010      	adds	r0, #16
 8017f7a:	f001 fe03 	bl	8019b84 <uxr_close_custom_transport>
 8017f7e:	2300      	movs	r3, #0
 8017f80:	66eb      	str	r3, [r5, #108]	@ 0x6c
 8017f82:	4630      	mov	r0, r6
 8017f84:	bd70      	pop	{r4, r5, r6, pc}
 8017f86:	f103 0018 	add.w	r0, r3, #24
 8017f8a:	f000 f911 	bl	80181b0 <rmw_destroy_node>
 8017f8e:	4606      	mov	r6, r0
 8017f90:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017f92:	2c00      	cmp	r4, #0
 8017f94:	d1d9      	bne.n	8017f4a <rmw_context_fini+0xe>
 8017f96:	e7df      	b.n	8017f58 <rmw_context_fini+0x1c>
 8017f98:	4626      	mov	r6, r4
 8017f9a:	e7dd      	b.n	8017f58 <rmw_context_fini+0x1c>
 8017f9c:	2000fa2c 	.word	0x2000fa2c

08017fa0 <create_topic>:
 8017fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017fa4:	4604      	mov	r4, r0
 8017fa6:	b084      	sub	sp, #16
 8017fa8:	4824      	ldr	r0, [pc, #144]	@ (801803c <create_topic+0x9c>)
 8017faa:	460f      	mov	r7, r1
 8017fac:	4616      	mov	r6, r2
 8017fae:	f7ff fd15 	bl	80179dc <get_memory>
 8017fb2:	2800      	cmp	r0, #0
 8017fb4:	d03c      	beq.n	8018030 <create_topic+0x90>
 8017fb6:	6923      	ldr	r3, [r4, #16]
 8017fb8:	6885      	ldr	r5, [r0, #8]
 8017fba:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8018044 <create_topic+0xa4>
 8017fbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017fc2:	e9c5 6405 	strd	r6, r4, [r5, #20]
 8017fc6:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8017fca:	1c42      	adds	r2, r0, #1
 8017fcc:	2102      	movs	r1, #2
 8017fce:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8017fd2:	f7f9 fa43 	bl	801145c <uxr_object_id>
 8017fd6:	223c      	movs	r2, #60	@ 0x3c
 8017fd8:	6128      	str	r0, [r5, #16]
 8017fda:	4641      	mov	r1, r8
 8017fdc:	4638      	mov	r0, r7
 8017fde:	f7f7 fff5 	bl	800ffcc <generate_topic_name>
 8017fe2:	b310      	cbz	r0, 801802a <create_topic+0x8a>
 8017fe4:	4f16      	ldr	r7, [pc, #88]	@ (8018040 <create_topic+0xa0>)
 8017fe6:	4630      	mov	r0, r6
 8017fe8:	2264      	movs	r2, #100	@ 0x64
 8017fea:	4639      	mov	r1, r7
 8017fec:	f7f7 ffbe 	bl	800ff6c <generate_type_name>
 8017ff0:	b1d8      	cbz	r0, 801802a <create_topic+0x8a>
 8017ff2:	6920      	ldr	r0, [r4, #16]
 8017ff4:	2306      	movs	r3, #6
 8017ff6:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8017ffa:	f8cd 8000 	str.w	r8, [sp]
 8017ffe:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8018002:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018006:	6811      	ldr	r1, [r2, #0]
 8018008:	6963      	ldr	r3, [r4, #20]
 801800a:	692a      	ldr	r2, [r5, #16]
 801800c:	f7f9 f8ca 	bl	80111a4 <uxr_buffer_create_topic_bin>
 8018010:	4602      	mov	r2, r0
 8018012:	6920      	ldr	r0, [r4, #16]
 8018014:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8018018:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801801c:	f7f7 ff6a 	bl	800fef4 <run_xrce_session>
 8018020:	b118      	cbz	r0, 801802a <create_topic+0x8a>
 8018022:	4628      	mov	r0, r5
 8018024:	b004      	add	sp, #16
 8018026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801802a:	4628      	mov	r0, r5
 801802c:	f7f7 fe58 	bl	800fce0 <rmw_uxrce_fini_topic_memory>
 8018030:	2500      	movs	r5, #0
 8018032:	4628      	mov	r0, r5
 8018034:	b004      	add	sp, #16
 8018036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801803a:	bf00      	nop
 801803c:	2000eafc 	.word	0x2000eafc
 8018040:	200111f4 	.word	0x200111f4
 8018044:	20011258 	.word	0x20011258

08018048 <destroy_topic>:
 8018048:	b538      	push	{r3, r4, r5, lr}
 801804a:	6984      	ldr	r4, [r0, #24]
 801804c:	b1d4      	cbz	r4, 8018084 <destroy_topic+0x3c>
 801804e:	4605      	mov	r5, r0
 8018050:	6920      	ldr	r0, [r4, #16]
 8018052:	692a      	ldr	r2, [r5, #16]
 8018054:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018058:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801805c:	6819      	ldr	r1, [r3, #0]
 801805e:	f7f9 f825 	bl	80110ac <uxr_buffer_delete_entity>
 8018062:	4602      	mov	r2, r0
 8018064:	6920      	ldr	r0, [r4, #16]
 8018066:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801806a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801806e:	f7f7 ff41 	bl	800fef4 <run_xrce_session>
 8018072:	f080 0401 	eor.w	r4, r0, #1
 8018076:	b2e4      	uxtb	r4, r4
 8018078:	4628      	mov	r0, r5
 801807a:	0064      	lsls	r4, r4, #1
 801807c:	f7f7 fe30 	bl	800fce0 <rmw_uxrce_fini_topic_memory>
 8018080:	4620      	mov	r0, r4
 8018082:	bd38      	pop	{r3, r4, r5, pc}
 8018084:	2401      	movs	r4, #1
 8018086:	4620      	mov	r0, r4
 8018088:	bd38      	pop	{r3, r4, r5, pc}
 801808a:	bf00      	nop

0801808c <create_node>:
 801808c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018090:	b083      	sub	sp, #12
 8018092:	2b00      	cmp	r3, #0
 8018094:	d063      	beq.n	801815e <create_node+0xd2>
 8018096:	4606      	mov	r6, r0
 8018098:	4836      	ldr	r0, [pc, #216]	@ (8018174 <create_node+0xe8>)
 801809a:	460f      	mov	r7, r1
 801809c:	4690      	mov	r8, r2
 801809e:	461d      	mov	r5, r3
 80180a0:	f7ff fc9c 	bl	80179dc <get_memory>
 80180a4:	2800      	cmp	r0, #0
 80180a6:	d05a      	beq.n	801815e <create_node+0xd2>
 80180a8:	6884      	ldr	r4, [r0, #8]
 80180aa:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 80180ac:	6123      	str	r3, [r4, #16]
 80180ae:	f7ff fd1b 	bl	8017ae8 <rmw_get_implementation_identifier>
 80180b2:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 80180b6:	e9c4 0406 	strd	r0, r4, [r4, #24]
 80180ba:	f8c4 9020 	str.w	r9, [r4, #32]
 80180be:	4630      	mov	r0, r6
 80180c0:	f7e8 f8ee 	bl	80002a0 <strlen>
 80180c4:	1c42      	adds	r2, r0, #1
 80180c6:	2a3c      	cmp	r2, #60	@ 0x3c
 80180c8:	f104 0518 	add.w	r5, r4, #24
 80180cc:	d844      	bhi.n	8018158 <create_node+0xcc>
 80180ce:	4648      	mov	r0, r9
 80180d0:	4631      	mov	r1, r6
 80180d2:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 80180d6:	f004 fe74 	bl	801cdc2 <memcpy>
 80180da:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 80180de:	4638      	mov	r0, r7
 80180e0:	f7e8 f8de 	bl	80002a0 <strlen>
 80180e4:	1c42      	adds	r2, r0, #1
 80180e6:	2a3c      	cmp	r2, #60	@ 0x3c
 80180e8:	d836      	bhi.n	8018158 <create_node+0xcc>
 80180ea:	4639      	mov	r1, r7
 80180ec:	4648      	mov	r0, r9
 80180ee:	f004 fe68 	bl	801cdc2 <memcpy>
 80180f2:	6923      	ldr	r3, [r4, #16]
 80180f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80180f8:	2101      	movs	r1, #1
 80180fa:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 80180fe:	1842      	adds	r2, r0, r1
 8018100:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 8018104:	f7f9 f9aa 	bl	801145c <uxr_object_id>
 8018108:	6160      	str	r0, [r4, #20]
 801810a:	783b      	ldrb	r3, [r7, #0]
 801810c:	2b2f      	cmp	r3, #47	@ 0x2f
 801810e:	d128      	bne.n	8018162 <create_node+0xd6>
 8018110:	787b      	ldrb	r3, [r7, #1]
 8018112:	bb33      	cbnz	r3, 8018162 <create_node+0xd6>
 8018114:	4a18      	ldr	r2, [pc, #96]	@ (8018178 <create_node+0xec>)
 8018116:	4819      	ldr	r0, [pc, #100]	@ (801817c <create_node+0xf0>)
 8018118:	4633      	mov	r3, r6
 801811a:	213c      	movs	r1, #60	@ 0x3c
 801811c:	f004 fba4 	bl	801c868 <sniprintf>
 8018120:	6920      	ldr	r0, [r4, #16]
 8018122:	4916      	ldr	r1, [pc, #88]	@ (801817c <create_node+0xf0>)
 8018124:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8018128:	9100      	str	r1, [sp, #0]
 801812a:	2106      	movs	r1, #6
 801812c:	9101      	str	r1, [sp, #4]
 801812e:	6811      	ldr	r1, [r2, #0]
 8018130:	6962      	ldr	r2, [r4, #20]
 8018132:	fa1f f388 	uxth.w	r3, r8
 8018136:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801813a:	f7f9 f801 	bl	8011140 <uxr_buffer_create_participant_bin>
 801813e:	4602      	mov	r2, r0
 8018140:	6920      	ldr	r0, [r4, #16]
 8018142:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8018146:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801814a:	f7f7 fed3 	bl	800fef4 <run_xrce_session>
 801814e:	b118      	cbz	r0, 8018158 <create_node+0xcc>
 8018150:	4628      	mov	r0, r5
 8018152:	b003      	add	sp, #12
 8018154:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018158:	4628      	mov	r0, r5
 801815a:	f7f7 fd51 	bl	800fc00 <rmw_uxrce_fini_node_memory>
 801815e:	2500      	movs	r5, #0
 8018160:	e7f6      	b.n	8018150 <create_node+0xc4>
 8018162:	4a07      	ldr	r2, [pc, #28]	@ (8018180 <create_node+0xf4>)
 8018164:	9600      	str	r6, [sp, #0]
 8018166:	463b      	mov	r3, r7
 8018168:	213c      	movs	r1, #60	@ 0x3c
 801816a:	4804      	ldr	r0, [pc, #16]	@ (801817c <create_node+0xf0>)
 801816c:	f004 fb7c 	bl	801c868 <sniprintf>
 8018170:	e7d6      	b.n	8018120 <create_node+0x94>
 8018172:	bf00      	nop
 8018174:	2000fa2c 	.word	0x2000fa2c
 8018178:	0801f650 	.word	0x0801f650
 801817c:	20011294 	.word	0x20011294
 8018180:	0801f850 	.word	0x0801f850

08018184 <rmw_create_node>:
 8018184:	b191      	cbz	r1, 80181ac <rmw_create_node+0x28>
 8018186:	b410      	push	{r4}
 8018188:	4614      	mov	r4, r2
 801818a:	780a      	ldrb	r2, [r1, #0]
 801818c:	4603      	mov	r3, r0
 801818e:	4608      	mov	r0, r1
 8018190:	b142      	cbz	r2, 80181a4 <rmw_create_node+0x20>
 8018192:	b13c      	cbz	r4, 80181a4 <rmw_create_node+0x20>
 8018194:	7822      	ldrb	r2, [r4, #0]
 8018196:	b12a      	cbz	r2, 80181a4 <rmw_create_node+0x20>
 8018198:	4621      	mov	r1, r4
 801819a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 801819c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80181a0:	f7ff bf74 	b.w	801808c <create_node>
 80181a4:	2000      	movs	r0, #0
 80181a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80181aa:	4770      	bx	lr
 80181ac:	2000      	movs	r0, #0
 80181ae:	4770      	bx	lr

080181b0 <rmw_destroy_node>:
 80181b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80181b2:	b328      	cbz	r0, 8018200 <rmw_destroy_node+0x50>
 80181b4:	4607      	mov	r7, r0
 80181b6:	6800      	ldr	r0, [r0, #0]
 80181b8:	b120      	cbz	r0, 80181c4 <rmw_destroy_node+0x14>
 80181ba:	4b36      	ldr	r3, [pc, #216]	@ (8018294 <rmw_destroy_node+0xe4>)
 80181bc:	6819      	ldr	r1, [r3, #0]
 80181be:	f7e8 f80f 	bl	80001e0 <strcmp>
 80181c2:	b9e8      	cbnz	r0, 8018200 <rmw_destroy_node+0x50>
 80181c4:	687d      	ldr	r5, [r7, #4]
 80181c6:	b1dd      	cbz	r5, 8018200 <rmw_destroy_node+0x50>
 80181c8:	4b33      	ldr	r3, [pc, #204]	@ (8018298 <rmw_destroy_node+0xe8>)
 80181ca:	681c      	ldr	r4, [r3, #0]
 80181cc:	2c00      	cmp	r4, #0
 80181ce:	d05f      	beq.n	8018290 <rmw_destroy_node+0xe0>
 80181d0:	2600      	movs	r6, #0
 80181d2:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80181d6:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 80181da:	429d      	cmp	r5, r3
 80181dc:	d013      	beq.n	8018206 <rmw_destroy_node+0x56>
 80181de:	2c00      	cmp	r4, #0
 80181e0:	d1f7      	bne.n	80181d2 <rmw_destroy_node+0x22>
 80181e2:	4b2e      	ldr	r3, [pc, #184]	@ (801829c <rmw_destroy_node+0xec>)
 80181e4:	681c      	ldr	r4, [r3, #0]
 80181e6:	b1c4      	cbz	r4, 801821a <rmw_destroy_node+0x6a>
 80181e8:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80181ec:	6a0b      	ldr	r3, [r1, #32]
 80181ee:	429d      	cmp	r5, r3
 80181f0:	d1f9      	bne.n	80181e6 <rmw_destroy_node+0x36>
 80181f2:	317c      	adds	r1, #124	@ 0x7c
 80181f4:	4638      	mov	r0, r7
 80181f6:	f000 fad9 	bl	80187ac <rmw_destroy_subscription>
 80181fa:	2801      	cmp	r0, #1
 80181fc:	4606      	mov	r6, r0
 80181fe:	d1f2      	bne.n	80181e6 <rmw_destroy_node+0x36>
 8018200:	2601      	movs	r6, #1
 8018202:	4630      	mov	r0, r6
 8018204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018206:	3184      	adds	r1, #132	@ 0x84
 8018208:	4638      	mov	r0, r7
 801820a:	f7f7 fb21 	bl	800f850 <rmw_destroy_publisher>
 801820e:	2801      	cmp	r0, #1
 8018210:	4606      	mov	r6, r0
 8018212:	d0f5      	beq.n	8018200 <rmw_destroy_node+0x50>
 8018214:	2c00      	cmp	r4, #0
 8018216:	d1dc      	bne.n	80181d2 <rmw_destroy_node+0x22>
 8018218:	e7e3      	b.n	80181e2 <rmw_destroy_node+0x32>
 801821a:	4b21      	ldr	r3, [pc, #132]	@ (80182a0 <rmw_destroy_node+0xf0>)
 801821c:	681c      	ldr	r4, [r3, #0]
 801821e:	b16c      	cbz	r4, 801823c <rmw_destroy_node+0x8c>
 8018220:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8018224:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8018226:	429d      	cmp	r5, r3
 8018228:	d1f9      	bne.n	801821e <rmw_destroy_node+0x6e>
 801822a:	317c      	adds	r1, #124	@ 0x7c
 801822c:	4638      	mov	r0, r7
 801822e:	f000 f98b 	bl	8018548 <rmw_destroy_service>
 8018232:	2801      	cmp	r0, #1
 8018234:	4606      	mov	r6, r0
 8018236:	d0e3      	beq.n	8018200 <rmw_destroy_node+0x50>
 8018238:	2c00      	cmp	r4, #0
 801823a:	d1f1      	bne.n	8018220 <rmw_destroy_node+0x70>
 801823c:	4b19      	ldr	r3, [pc, #100]	@ (80182a4 <rmw_destroy_node+0xf4>)
 801823e:	681c      	ldr	r4, [r3, #0]
 8018240:	b16c      	cbz	r4, 801825e <rmw_destroy_node+0xae>
 8018242:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8018246:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8018248:	429d      	cmp	r5, r3
 801824a:	d1f9      	bne.n	8018240 <rmw_destroy_node+0x90>
 801824c:	317c      	adds	r1, #124	@ 0x7c
 801824e:	4638      	mov	r0, r7
 8018250:	f7ff fbe8 	bl	8017a24 <rmw_destroy_client>
 8018254:	2801      	cmp	r0, #1
 8018256:	4606      	mov	r6, r0
 8018258:	d0d2      	beq.n	8018200 <rmw_destroy_node+0x50>
 801825a:	2c00      	cmp	r4, #0
 801825c:	d1f1      	bne.n	8018242 <rmw_destroy_node+0x92>
 801825e:	6928      	ldr	r0, [r5, #16]
 8018260:	696a      	ldr	r2, [r5, #20]
 8018262:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018266:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801826a:	6819      	ldr	r1, [r3, #0]
 801826c:	f7f8 ff1e 	bl	80110ac <uxr_buffer_delete_entity>
 8018270:	4602      	mov	r2, r0
 8018272:	6928      	ldr	r0, [r5, #16]
 8018274:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018278:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801827c:	f7f7 fe3a 	bl	800fef4 <run_xrce_session>
 8018280:	2800      	cmp	r0, #0
 8018282:	bf08      	it	eq
 8018284:	2602      	moveq	r6, #2
 8018286:	4638      	mov	r0, r7
 8018288:	f7f7 fcba 	bl	800fc00 <rmw_uxrce_fini_node_memory>
 801828c:	4630      	mov	r0, r6
 801828e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018290:	4626      	mov	r6, r4
 8018292:	e7a6      	b.n	80181e2 <rmw_destroy_node+0x32>
 8018294:	080204fc 	.word	0x080204fc
 8018298:	2000f978 	.word	0x2000f978
 801829c:	2000f0f8 	.word	0x2000f0f8
 80182a0:	2000ecb0 	.word	0x2000ecb0
 80182a4:	2000ebd8 	.word	0x2000ebd8

080182a8 <rmw_node_get_graph_guard_condition>:
 80182a8:	6843      	ldr	r3, [r0, #4]
 80182aa:	6918      	ldr	r0, [r3, #16]
 80182ac:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 80182b0:	4770      	bx	lr
 80182b2:	bf00      	nop

080182b4 <rmw_send_request>:
 80182b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80182b8:	4604      	mov	r4, r0
 80182ba:	6800      	ldr	r0, [r0, #0]
 80182bc:	b08a      	sub	sp, #40	@ 0x28
 80182be:	460e      	mov	r6, r1
 80182c0:	4615      	mov	r5, r2
 80182c2:	b128      	cbz	r0, 80182d0 <rmw_send_request+0x1c>
 80182c4:	4b1e      	ldr	r3, [pc, #120]	@ (8018340 <rmw_send_request+0x8c>)
 80182c6:	6819      	ldr	r1, [r3, #0]
 80182c8:	f7e7 ff8a 	bl	80001e0 <strcmp>
 80182cc:	2800      	cmp	r0, #0
 80182ce:	d133      	bne.n	8018338 <rmw_send_request+0x84>
 80182d0:	6864      	ldr	r4, [r4, #4]
 80182d2:	6963      	ldr	r3, [r4, #20]
 80182d4:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 80182d6:	689b      	ldr	r3, [r3, #8]
 80182d8:	4798      	blx	r3
 80182da:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80182de:	4630      	mov	r0, r6
 80182e0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80182e4:	4798      	blx	r3
 80182e6:	693b      	ldr	r3, [r7, #16]
 80182e8:	9000      	str	r0, [sp, #0]
 80182ea:	6922      	ldr	r2, [r4, #16]
 80182ec:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80182ee:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80182f2:	ab02      	add	r3, sp, #8
 80182f4:	f7fa fba8 	bl	8012a48 <uxr_prepare_output_stream>
 80182f8:	2300      	movs	r3, #0
 80182fa:	6028      	str	r0, [r5, #0]
 80182fc:	606b      	str	r3, [r5, #4]
 80182fe:	b190      	cbz	r0, 8018326 <rmw_send_request+0x72>
 8018300:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018304:	a902      	add	r1, sp, #8
 8018306:	4630      	mov	r0, r6
 8018308:	4798      	blx	r3
 801830a:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 801830e:	6938      	ldr	r0, [r7, #16]
 8018310:	2b01      	cmp	r3, #1
 8018312:	d00c      	beq.n	801832e <rmw_send_request+0x7a>
 8018314:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8018316:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801831a:	f7f9 fd65 	bl	8011de8 <uxr_run_session_until_confirm_delivery>
 801831e:	2000      	movs	r0, #0
 8018320:	b00a      	add	sp, #40	@ 0x28
 8018322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018326:	2001      	movs	r0, #1
 8018328:	b00a      	add	sp, #40	@ 0x28
 801832a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801832e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018332:	f7f9 f9c1 	bl	80116b8 <uxr_flash_output_streams>
 8018336:	e7f2      	b.n	801831e <rmw_send_request+0x6a>
 8018338:	200c      	movs	r0, #12
 801833a:	b00a      	add	sp, #40	@ 0x28
 801833c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018340:	080204fc 	.word	0x080204fc

08018344 <rmw_take_request>:
 8018344:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018348:	4605      	mov	r5, r0
 801834a:	6800      	ldr	r0, [r0, #0]
 801834c:	b089      	sub	sp, #36	@ 0x24
 801834e:	460c      	mov	r4, r1
 8018350:	4690      	mov	r8, r2
 8018352:	461e      	mov	r6, r3
 8018354:	b128      	cbz	r0, 8018362 <rmw_take_request+0x1e>
 8018356:	4b28      	ldr	r3, [pc, #160]	@ (80183f8 <rmw_take_request+0xb4>)
 8018358:	6819      	ldr	r1, [r3, #0]
 801835a:	f7e7 ff41 	bl	80001e0 <strcmp>
 801835e:	2800      	cmp	r0, #0
 8018360:	d146      	bne.n	80183f0 <rmw_take_request+0xac>
 8018362:	b10e      	cbz	r6, 8018368 <rmw_take_request+0x24>
 8018364:	2300      	movs	r3, #0
 8018366:	7033      	strb	r3, [r6, #0]
 8018368:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801836c:	f7f7 fd44 	bl	800fdf8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018370:	4648      	mov	r0, r9
 8018372:	f7f7 fd19 	bl	800fda8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018376:	4607      	mov	r7, r0
 8018378:	b3b0      	cbz	r0, 80183e8 <rmw_take_request+0xa4>
 801837a:	6885      	ldr	r5, [r0, #8]
 801837c:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8018380:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8018384:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8018388:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 801838c:	7423      	strb	r3, [r4, #16]
 801838e:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8018392:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 8018396:	74e2      	strb	r2, [r4, #19]
 8018398:	f8a4 3011 	strh.w	r3, [r4, #17]
 801839c:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 80183a0:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 80183a4:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 80183a8:	61e1      	str	r1, [r4, #28]
 80183aa:	6162      	str	r2, [r4, #20]
 80183ac:	61a3      	str	r3, [r4, #24]
 80183ae:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80183b2:	689b      	ldr	r3, [r3, #8]
 80183b4:	4798      	blx	r3
 80183b6:	6844      	ldr	r4, [r0, #4]
 80183b8:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 80183bc:	f105 0110 	add.w	r1, r5, #16
 80183c0:	4668      	mov	r0, sp
 80183c2:	f7f5 fe79 	bl	800e0b8 <ucdr_init_buffer>
 80183c6:	68e3      	ldr	r3, [r4, #12]
 80183c8:	4641      	mov	r1, r8
 80183ca:	4668      	mov	r0, sp
 80183cc:	4798      	blx	r3
 80183ce:	4639      	mov	r1, r7
 80183d0:	4604      	mov	r4, r0
 80183d2:	480a      	ldr	r0, [pc, #40]	@ (80183fc <rmw_take_request+0xb8>)
 80183d4:	f7ff fb12 	bl	80179fc <put_memory>
 80183d8:	b106      	cbz	r6, 80183dc <rmw_take_request+0x98>
 80183da:	7034      	strb	r4, [r6, #0]
 80183dc:	f084 0001 	eor.w	r0, r4, #1
 80183e0:	b2c0      	uxtb	r0, r0
 80183e2:	b009      	add	sp, #36	@ 0x24
 80183e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80183e8:	2001      	movs	r0, #1
 80183ea:	b009      	add	sp, #36	@ 0x24
 80183ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80183f0:	200c      	movs	r0, #12
 80183f2:	b009      	add	sp, #36	@ 0x24
 80183f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80183f8:	080204fc 	.word	0x080204fc
 80183fc:	2000e948 	.word	0x2000e948

08018400 <rmw_send_response>:
 8018400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018402:	4605      	mov	r5, r0
 8018404:	6800      	ldr	r0, [r0, #0]
 8018406:	b091      	sub	sp, #68	@ 0x44
 8018408:	460c      	mov	r4, r1
 801840a:	4616      	mov	r6, r2
 801840c:	b128      	cbz	r0, 801841a <rmw_send_response+0x1a>
 801840e:	4b28      	ldr	r3, [pc, #160]	@ (80184b0 <rmw_send_response+0xb0>)
 8018410:	6819      	ldr	r1, [r3, #0]
 8018412:	f7e7 fee5 	bl	80001e0 <strcmp>
 8018416:	2800      	cmp	r0, #0
 8018418:	d141      	bne.n	801849e <rmw_send_response+0x9e>
 801841a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 801841e:	9306      	str	r3, [sp, #24]
 8018420:	4623      	mov	r3, r4
 8018422:	9207      	str	r2, [sp, #28]
 8018424:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018428:	686d      	ldr	r5, [r5, #4]
 801842a:	789b      	ldrb	r3, [r3, #2]
 801842c:	68a1      	ldr	r1, [r4, #8]
 801842e:	f88d 2017 	strb.w	r2, [sp, #23]
 8018432:	f88d 3016 	strb.w	r3, [sp, #22]
 8018436:	68e2      	ldr	r2, [r4, #12]
 8018438:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 801843c:	6860      	ldr	r0, [r4, #4]
 801843e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018442:	ab02      	add	r3, sp, #8
 8018444:	c307      	stmia	r3!, {r0, r1, r2}
 8018446:	696b      	ldr	r3, [r5, #20]
 8018448:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 801844a:	68db      	ldr	r3, [r3, #12]
 801844c:	4798      	blx	r3
 801844e:	6844      	ldr	r4, [r0, #4]
 8018450:	4630      	mov	r0, r6
 8018452:	6923      	ldr	r3, [r4, #16]
 8018454:	4798      	blx	r3
 8018456:	f100 0318 	add.w	r3, r0, #24
 801845a:	6938      	ldr	r0, [r7, #16]
 801845c:	9300      	str	r3, [sp, #0]
 801845e:	692a      	ldr	r2, [r5, #16]
 8018460:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8018462:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018466:	ab08      	add	r3, sp, #32
 8018468:	f7fa faee 	bl	8012a48 <uxr_prepare_output_stream>
 801846c:	b910      	cbnz	r0, 8018474 <rmw_send_response+0x74>
 801846e:	2001      	movs	r0, #1
 8018470:	b011      	add	sp, #68	@ 0x44
 8018472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018474:	a902      	add	r1, sp, #8
 8018476:	a808      	add	r0, sp, #32
 8018478:	f7fb fc04 	bl	8013c84 <uxr_serialize_SampleIdentity>
 801847c:	68a3      	ldr	r3, [r4, #8]
 801847e:	a908      	add	r1, sp, #32
 8018480:	4630      	mov	r0, r6
 8018482:	4798      	blx	r3
 8018484:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8018488:	6938      	ldr	r0, [r7, #16]
 801848a:	2b01      	cmp	r3, #1
 801848c:	d00a      	beq.n	80184a4 <rmw_send_response+0xa4>
 801848e:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8018490:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018494:	f7f9 fca8 	bl	8011de8 <uxr_run_session_until_confirm_delivery>
 8018498:	2000      	movs	r0, #0
 801849a:	b011      	add	sp, #68	@ 0x44
 801849c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801849e:	200c      	movs	r0, #12
 80184a0:	b011      	add	sp, #68	@ 0x44
 80184a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80184a4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80184a8:	f7f9 f906 	bl	80116b8 <uxr_flash_output_streams>
 80184ac:	e7f4      	b.n	8018498 <rmw_send_response+0x98>
 80184ae:	bf00      	nop
 80184b0:	080204fc 	.word	0x080204fc

080184b4 <rmw_take_response>:
 80184b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80184b8:	4604      	mov	r4, r0
 80184ba:	6800      	ldr	r0, [r0, #0]
 80184bc:	b088      	sub	sp, #32
 80184be:	4688      	mov	r8, r1
 80184c0:	4617      	mov	r7, r2
 80184c2:	461d      	mov	r5, r3
 80184c4:	b120      	cbz	r0, 80184d0 <rmw_take_response+0x1c>
 80184c6:	4b1e      	ldr	r3, [pc, #120]	@ (8018540 <rmw_take_response+0x8c>)
 80184c8:	6819      	ldr	r1, [r3, #0]
 80184ca:	f7e7 fe89 	bl	80001e0 <strcmp>
 80184ce:	bb78      	cbnz	r0, 8018530 <rmw_take_response+0x7c>
 80184d0:	b10d      	cbz	r5, 80184d6 <rmw_take_response+0x22>
 80184d2:	2300      	movs	r3, #0
 80184d4:	702b      	strb	r3, [r5, #0]
 80184d6:	6864      	ldr	r4, [r4, #4]
 80184d8:	f7f7 fc8e 	bl	800fdf8 <rmw_uxrce_clean_expired_static_input_buffer>
 80184dc:	4620      	mov	r0, r4
 80184de:	f7f7 fc63 	bl	800fda8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80184e2:	4606      	mov	r6, r0
 80184e4:	b340      	cbz	r0, 8018538 <rmw_take_response+0x84>
 80184e6:	6963      	ldr	r3, [r4, #20]
 80184e8:	6884      	ldr	r4, [r0, #8]
 80184ea:	68db      	ldr	r3, [r3, #12]
 80184ec:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80184f0:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80184f4:	e9c8 0108 	strd	r0, r1, [r8, #32]
 80184f8:	4798      	blx	r3
 80184fa:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80184fe:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8018502:	f104 0110 	add.w	r1, r4, #16
 8018506:	4668      	mov	r0, sp
 8018508:	f7f5 fdd6 	bl	800e0b8 <ucdr_init_buffer>
 801850c:	4639      	mov	r1, r7
 801850e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018512:	4668      	mov	r0, sp
 8018514:	4798      	blx	r3
 8018516:	4631      	mov	r1, r6
 8018518:	4604      	mov	r4, r0
 801851a:	480a      	ldr	r0, [pc, #40]	@ (8018544 <rmw_take_response+0x90>)
 801851c:	f7ff fa6e 	bl	80179fc <put_memory>
 8018520:	b105      	cbz	r5, 8018524 <rmw_take_response+0x70>
 8018522:	702c      	strb	r4, [r5, #0]
 8018524:	f084 0001 	eor.w	r0, r4, #1
 8018528:	b2c0      	uxtb	r0, r0
 801852a:	b008      	add	sp, #32
 801852c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018530:	200c      	movs	r0, #12
 8018532:	b008      	add	sp, #32
 8018534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018538:	2001      	movs	r0, #1
 801853a:	b008      	add	sp, #32
 801853c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018540:	080204fc 	.word	0x080204fc
 8018544:	2000e948 	.word	0x2000e948

08018548 <rmw_destroy_service>:
 8018548:	b570      	push	{r4, r5, r6, lr}
 801854a:	b128      	cbz	r0, 8018558 <rmw_destroy_service+0x10>
 801854c:	4604      	mov	r4, r0
 801854e:	6800      	ldr	r0, [r0, #0]
 8018550:	460d      	mov	r5, r1
 8018552:	f7f7 fd55 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 8018556:	b910      	cbnz	r0, 801855e <rmw_destroy_service+0x16>
 8018558:	2401      	movs	r4, #1
 801855a:	4620      	mov	r0, r4
 801855c:	bd70      	pop	{r4, r5, r6, pc}
 801855e:	6863      	ldr	r3, [r4, #4]
 8018560:	2b00      	cmp	r3, #0
 8018562:	d0f9      	beq.n	8018558 <rmw_destroy_service+0x10>
 8018564:	2d00      	cmp	r5, #0
 8018566:	d0f7      	beq.n	8018558 <rmw_destroy_service+0x10>
 8018568:	6828      	ldr	r0, [r5, #0]
 801856a:	f7f7 fd49 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 801856e:	2800      	cmp	r0, #0
 8018570:	d0f2      	beq.n	8018558 <rmw_destroy_service+0x10>
 8018572:	686e      	ldr	r6, [r5, #4]
 8018574:	2e00      	cmp	r6, #0
 8018576:	d0ef      	beq.n	8018558 <rmw_destroy_service+0x10>
 8018578:	6864      	ldr	r4, [r4, #4]
 801857a:	6932      	ldr	r2, [r6, #16]
 801857c:	6920      	ldr	r0, [r4, #16]
 801857e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018582:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018586:	6819      	ldr	r1, [r3, #0]
 8018588:	f002 f866 	bl	801a658 <uxr_buffer_cancel_data>
 801858c:	4602      	mov	r2, r0
 801858e:	6920      	ldr	r0, [r4, #16]
 8018590:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018594:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018598:	f7f7 fcac 	bl	800fef4 <run_xrce_session>
 801859c:	6920      	ldr	r0, [r4, #16]
 801859e:	6932      	ldr	r2, [r6, #16]
 80185a0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80185a4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80185a8:	6819      	ldr	r1, [r3, #0]
 80185aa:	f7f8 fd7f 	bl	80110ac <uxr_buffer_delete_entity>
 80185ae:	4602      	mov	r2, r0
 80185b0:	6920      	ldr	r0, [r4, #16]
 80185b2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80185b6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80185ba:	f7f7 fc9b 	bl	800fef4 <run_xrce_session>
 80185be:	f080 0401 	eor.w	r4, r0, #1
 80185c2:	b2e4      	uxtb	r4, r4
 80185c4:	4628      	mov	r0, r5
 80185c6:	0064      	lsls	r4, r4, #1
 80185c8:	f7f7 fb5e 	bl	800fc88 <rmw_uxrce_fini_service_memory>
 80185cc:	e7c5      	b.n	801855a <rmw_destroy_service+0x12>
 80185ce:	bf00      	nop

080185d0 <rmw_create_subscription>:
 80185d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185d4:	b08d      	sub	sp, #52	@ 0x34
 80185d6:	2800      	cmp	r0, #0
 80185d8:	f000 80d1 	beq.w	801877e <rmw_create_subscription+0x1ae>
 80185dc:	460f      	mov	r7, r1
 80185de:	2900      	cmp	r1, #0
 80185e0:	f000 80cd 	beq.w	801877e <rmw_create_subscription+0x1ae>
 80185e4:	4604      	mov	r4, r0
 80185e6:	6800      	ldr	r0, [r0, #0]
 80185e8:	4615      	mov	r5, r2
 80185ea:	461e      	mov	r6, r3
 80185ec:	f7f7 fd08 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 80185f0:	2800      	cmp	r0, #0
 80185f2:	f000 80c4 	beq.w	801877e <rmw_create_subscription+0x1ae>
 80185f6:	2d00      	cmp	r5, #0
 80185f8:	f000 80c1 	beq.w	801877e <rmw_create_subscription+0x1ae>
 80185fc:	782b      	ldrb	r3, [r5, #0]
 80185fe:	2b00      	cmp	r3, #0
 8018600:	f000 80bd 	beq.w	801877e <rmw_create_subscription+0x1ae>
 8018604:	2e00      	cmp	r6, #0
 8018606:	f000 80ba 	beq.w	801877e <rmw_create_subscription+0x1ae>
 801860a:	485e      	ldr	r0, [pc, #376]	@ (8018784 <rmw_create_subscription+0x1b4>)
 801860c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8018610:	f7ff f9e4 	bl	80179dc <get_memory>
 8018614:	2800      	cmp	r0, #0
 8018616:	f000 80b2 	beq.w	801877e <rmw_create_subscription+0x1ae>
 801861a:	6884      	ldr	r4, [r0, #8]
 801861c:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 8018620:	f7ff fa62 	bl	8017ae8 <rmw_get_implementation_identifier>
 8018624:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 8018628:	67e0      	str	r0, [r4, #124]	@ 0x7c
 801862a:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 801862e:	4628      	mov	r0, r5
 8018630:	f7e7 fe36 	bl	80002a0 <strlen>
 8018634:	3001      	adds	r0, #1
 8018636:	283c      	cmp	r0, #60	@ 0x3c
 8018638:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 801863c:	f200 8098 	bhi.w	8018770 <rmw_create_subscription+0x1a0>
 8018640:	4a51      	ldr	r2, [pc, #324]	@ (8018788 <rmw_create_subscription+0x1b8>)
 8018642:	462b      	mov	r3, r5
 8018644:	213c      	movs	r1, #60	@ 0x3c
 8018646:	4650      	mov	r0, sl
 8018648:	f004 f90e 	bl	801c868 <sniprintf>
 801864c:	4631      	mov	r1, r6
 801864e:	f8c4 9020 	str.w	r9, [r4, #32]
 8018652:	2250      	movs	r2, #80	@ 0x50
 8018654:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8018658:	f004 fbb3 	bl	801cdc2 <memcpy>
 801865c:	494b      	ldr	r1, [pc, #300]	@ (801878c <rmw_create_subscription+0x1bc>)
 801865e:	4638      	mov	r0, r7
 8018660:	f7f7 fcdc 	bl	801001c <get_message_typesupport_handle>
 8018664:	2800      	cmp	r0, #0
 8018666:	f000 8083 	beq.w	8018770 <rmw_create_subscription+0x1a0>
 801866a:	6842      	ldr	r2, [r0, #4]
 801866c:	61a2      	str	r2, [r4, #24]
 801866e:	2a00      	cmp	r2, #0
 8018670:	d07e      	beq.n	8018770 <rmw_create_subscription+0x1a0>
 8018672:	4629      	mov	r1, r5
 8018674:	4633      	mov	r3, r6
 8018676:	4648      	mov	r0, r9
 8018678:	f7ff fc92 	bl	8017fa0 <create_topic>
 801867c:	61e0      	str	r0, [r4, #28]
 801867e:	2800      	cmp	r0, #0
 8018680:	d07a      	beq.n	8018778 <rmw_create_subscription+0x1a8>
 8018682:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018686:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801868a:	2104      	movs	r1, #4
 801868c:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 8018690:	1c42      	adds	r2, r0, #1
 8018692:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 8018696:	f7f8 fee1 	bl	801145c <uxr_object_id>
 801869a:	6120      	str	r0, [r4, #16]
 801869c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80186a0:	2506      	movs	r5, #6
 80186a2:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 80186a6:	9500      	str	r5, [sp, #0]
 80186a8:	6819      	ldr	r1, [r3, #0]
 80186aa:	6922      	ldr	r2, [r4, #16]
 80186ac:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80186b0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80186b4:	f7f8 fdd8 	bl	8011268 <uxr_buffer_create_subscriber_bin>
 80186b8:	4602      	mov	r2, r0
 80186ba:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80186be:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80186c2:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80186c6:	f7f7 fc15 	bl	800fef4 <run_xrce_session>
 80186ca:	2800      	cmp	r0, #0
 80186cc:	d050      	beq.n	8018770 <rmw_create_subscription+0x1a0>
 80186ce:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80186d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80186d6:	4629      	mov	r1, r5
 80186d8:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 80186dc:	1c42      	adds	r2, r0, #1
 80186de:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 80186e2:	f7f8 febb 	bl	801145c <uxr_object_id>
 80186e6:	af08      	add	r7, sp, #32
 80186e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80186ec:	69e3      	ldr	r3, [r4, #28]
 80186ee:	6160      	str	r0, [r4, #20]
 80186f0:	4631      	mov	r1, r6
 80186f2:	4638      	mov	r0, r7
 80186f4:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 80186f8:	9305      	str	r3, [sp, #20]
 80186fa:	f7f7 fc1b 	bl	800ff34 <convert_qos_profile>
 80186fe:	9503      	str	r5, [sp, #12]
 8018700:	e897 0003 	ldmia.w	r7, {r0, r1}
 8018704:	9b05      	ldr	r3, [sp, #20]
 8018706:	9001      	str	r0, [sp, #4]
 8018708:	f8ad 1008 	strh.w	r1, [sp, #8]
 801870c:	691b      	ldr	r3, [r3, #16]
 801870e:	9300      	str	r3, [sp, #0]
 8018710:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8018714:	f8db 1000 	ldr.w	r1, [fp]
 8018718:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 801871c:	f7f8 fe38 	bl	8011390 <uxr_buffer_create_datareader_bin>
 8018720:	4602      	mov	r2, r0
 8018722:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8018726:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801872a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801872e:	f7f7 fbe1 	bl	800fef4 <run_xrce_session>
 8018732:	b1e8      	cbz	r0, 8018770 <rmw_create_subscription+0x1a0>
 8018734:	7a33      	ldrb	r3, [r6, #8]
 8018736:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801873a:	2b02      	cmp	r3, #2
 801873c:	bf0c      	ite	eq
 801873e:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 8018742:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 8018746:	9307      	str	r3, [sp, #28]
 8018748:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801874c:	2200      	movs	r2, #0
 801874e:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 8018752:	ab0a      	add	r3, sp, #40	@ 0x28
 8018754:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018758:	9300      	str	r3, [sp, #0]
 801875a:	6962      	ldr	r2, [r4, #20]
 801875c:	9b07      	ldr	r3, [sp, #28]
 801875e:	6809      	ldr	r1, [r1, #0]
 8018760:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018764:	f001 ff40 	bl	801a5e8 <uxr_buffer_request_data>
 8018768:	4640      	mov	r0, r8
 801876a:	b00d      	add	sp, #52	@ 0x34
 801876c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018770:	69e0      	ldr	r0, [r4, #28]
 8018772:	b108      	cbz	r0, 8018778 <rmw_create_subscription+0x1a8>
 8018774:	f7f7 fab4 	bl	800fce0 <rmw_uxrce_fini_topic_memory>
 8018778:	4640      	mov	r0, r8
 801877a:	f7f7 fa6f 	bl	800fc5c <rmw_uxrce_fini_subscription_memory>
 801877e:	f04f 0800 	mov.w	r8, #0
 8018782:	e7f1      	b.n	8018768 <rmw_create_subscription+0x198>
 8018784:	2000f0f8 	.word	0x2000f0f8
 8018788:	0801f650 	.word	0x0801f650
 801878c:	0801f4c0 	.word	0x0801f4c0

08018790 <rmw_subscription_get_actual_qos>:
 8018790:	b508      	push	{r3, lr}
 8018792:	4603      	mov	r3, r0
 8018794:	b140      	cbz	r0, 80187a8 <rmw_subscription_get_actual_qos+0x18>
 8018796:	4608      	mov	r0, r1
 8018798:	b131      	cbz	r1, 80187a8 <rmw_subscription_get_actual_qos+0x18>
 801879a:	6859      	ldr	r1, [r3, #4]
 801879c:	2250      	movs	r2, #80	@ 0x50
 801879e:	3128      	adds	r1, #40	@ 0x28
 80187a0:	f004 fb0f 	bl	801cdc2 <memcpy>
 80187a4:	2000      	movs	r0, #0
 80187a6:	bd08      	pop	{r3, pc}
 80187a8:	200b      	movs	r0, #11
 80187aa:	bd08      	pop	{r3, pc}

080187ac <rmw_destroy_subscription>:
 80187ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80187b0:	b128      	cbz	r0, 80187be <rmw_destroy_subscription+0x12>
 80187b2:	4604      	mov	r4, r0
 80187b4:	6800      	ldr	r0, [r0, #0]
 80187b6:	460d      	mov	r5, r1
 80187b8:	f7f7 fc22 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 80187bc:	b918      	cbnz	r0, 80187c6 <rmw_destroy_subscription+0x1a>
 80187be:	2401      	movs	r4, #1
 80187c0:	4620      	mov	r0, r4
 80187c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80187c6:	6863      	ldr	r3, [r4, #4]
 80187c8:	2b00      	cmp	r3, #0
 80187ca:	d0f8      	beq.n	80187be <rmw_destroy_subscription+0x12>
 80187cc:	2d00      	cmp	r5, #0
 80187ce:	d0f6      	beq.n	80187be <rmw_destroy_subscription+0x12>
 80187d0:	6828      	ldr	r0, [r5, #0]
 80187d2:	f7f7 fc15 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 80187d6:	2800      	cmp	r0, #0
 80187d8:	d0f1      	beq.n	80187be <rmw_destroy_subscription+0x12>
 80187da:	686c      	ldr	r4, [r5, #4]
 80187dc:	2c00      	cmp	r4, #0
 80187de:	d0ee      	beq.n	80187be <rmw_destroy_subscription+0x12>
 80187e0:	6a26      	ldr	r6, [r4, #32]
 80187e2:	6962      	ldr	r2, [r4, #20]
 80187e4:	6930      	ldr	r0, [r6, #16]
 80187e6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80187ea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80187ee:	6819      	ldr	r1, [r3, #0]
 80187f0:	f001 ff32 	bl	801a658 <uxr_buffer_cancel_data>
 80187f4:	4602      	mov	r2, r0
 80187f6:	6930      	ldr	r0, [r6, #16]
 80187f8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80187fc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018800:	f7f7 fb78 	bl	800fef4 <run_xrce_session>
 8018804:	69e0      	ldr	r0, [r4, #28]
 8018806:	f7ff fc1f 	bl	8018048 <destroy_topic>
 801880a:	6a23      	ldr	r3, [r4, #32]
 801880c:	6962      	ldr	r2, [r4, #20]
 801880e:	6918      	ldr	r0, [r3, #16]
 8018810:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018814:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018818:	6819      	ldr	r1, [r3, #0]
 801881a:	f7f8 fc47 	bl	80110ac <uxr_buffer_delete_entity>
 801881e:	6a23      	ldr	r3, [r4, #32]
 8018820:	6922      	ldr	r2, [r4, #16]
 8018822:	4680      	mov	r8, r0
 8018824:	6918      	ldr	r0, [r3, #16]
 8018826:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801882a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801882e:	6819      	ldr	r1, [r3, #0]
 8018830:	f7f8 fc3c 	bl	80110ac <uxr_buffer_delete_entity>
 8018834:	4607      	mov	r7, r0
 8018836:	6930      	ldr	r0, [r6, #16]
 8018838:	4642      	mov	r2, r8
 801883a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801883e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018842:	f7f7 fb57 	bl	800fef4 <run_xrce_session>
 8018846:	4604      	mov	r4, r0
 8018848:	6930      	ldr	r0, [r6, #16]
 801884a:	463a      	mov	r2, r7
 801884c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018850:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018854:	f7f7 fb4e 	bl	800fef4 <run_xrce_session>
 8018858:	4004      	ands	r4, r0
 801885a:	f084 0401 	eor.w	r4, r4, #1
 801885e:	b2e4      	uxtb	r4, r4
 8018860:	4628      	mov	r0, r5
 8018862:	0064      	lsls	r4, r4, #1
 8018864:	f7f7 f9fa 	bl	800fc5c <rmw_uxrce_fini_subscription_memory>
 8018868:	e7aa      	b.n	80187c0 <rmw_destroy_subscription+0x14>
 801886a:	bf00      	nop

0801886c <rmw_take_with_info>:
 801886c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801886e:	4604      	mov	r4, r0
 8018870:	6800      	ldr	r0, [r0, #0]
 8018872:	b089      	sub	sp, #36	@ 0x24
 8018874:	460f      	mov	r7, r1
 8018876:	4615      	mov	r5, r2
 8018878:	b128      	cbz	r0, 8018886 <rmw_take_with_info+0x1a>
 801887a:	4b23      	ldr	r3, [pc, #140]	@ (8018908 <rmw_take_with_info+0x9c>)
 801887c:	6819      	ldr	r1, [r3, #0]
 801887e:	f7e7 fcaf 	bl	80001e0 <strcmp>
 8018882:	2800      	cmp	r0, #0
 8018884:	d13d      	bne.n	8018902 <rmw_take_with_info+0x96>
 8018886:	6864      	ldr	r4, [r4, #4]
 8018888:	b1fd      	cbz	r5, 80188ca <rmw_take_with_info+0x5e>
 801888a:	2300      	movs	r3, #0
 801888c:	702b      	strb	r3, [r5, #0]
 801888e:	f7f7 fab3 	bl	800fdf8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018892:	4620      	mov	r0, r4
 8018894:	f7f7 fa88 	bl	800fda8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018898:	4606      	mov	r6, r0
 801889a:	b1e8      	cbz	r0, 80188d8 <rmw_take_with_info+0x6c>
 801889c:	6881      	ldr	r1, [r0, #8]
 801889e:	4668      	mov	r0, sp
 80188a0:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80188a4:	3110      	adds	r1, #16
 80188a6:	f7f5 fc07 	bl	800e0b8 <ucdr_init_buffer>
 80188aa:	69a3      	ldr	r3, [r4, #24]
 80188ac:	4639      	mov	r1, r7
 80188ae:	68db      	ldr	r3, [r3, #12]
 80188b0:	4668      	mov	r0, sp
 80188b2:	4798      	blx	r3
 80188b4:	4631      	mov	r1, r6
 80188b6:	4604      	mov	r4, r0
 80188b8:	4814      	ldr	r0, [pc, #80]	@ (801890c <rmw_take_with_info+0xa0>)
 80188ba:	f7ff f89f 	bl	80179fc <put_memory>
 80188be:	702c      	strb	r4, [r5, #0]
 80188c0:	f084 0001 	eor.w	r0, r4, #1
 80188c4:	b2c0      	uxtb	r0, r0
 80188c6:	b009      	add	sp, #36	@ 0x24
 80188c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80188ca:	f7f7 fa95 	bl	800fdf8 <rmw_uxrce_clean_expired_static_input_buffer>
 80188ce:	4620      	mov	r0, r4
 80188d0:	f7f7 fa6a 	bl	800fda8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80188d4:	4605      	mov	r5, r0
 80188d6:	b910      	cbnz	r0, 80188de <rmw_take_with_info+0x72>
 80188d8:	2001      	movs	r0, #1
 80188da:	b009      	add	sp, #36	@ 0x24
 80188dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80188de:	68a9      	ldr	r1, [r5, #8]
 80188e0:	4668      	mov	r0, sp
 80188e2:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80188e6:	3110      	adds	r1, #16
 80188e8:	f7f5 fbe6 	bl	800e0b8 <ucdr_init_buffer>
 80188ec:	69a3      	ldr	r3, [r4, #24]
 80188ee:	4639      	mov	r1, r7
 80188f0:	68db      	ldr	r3, [r3, #12]
 80188f2:	4668      	mov	r0, sp
 80188f4:	4798      	blx	r3
 80188f6:	4629      	mov	r1, r5
 80188f8:	4604      	mov	r4, r0
 80188fa:	4804      	ldr	r0, [pc, #16]	@ (801890c <rmw_take_with_info+0xa0>)
 80188fc:	f7ff f87e 	bl	80179fc <put_memory>
 8018900:	e7de      	b.n	80188c0 <rmw_take_with_info+0x54>
 8018902:	200c      	movs	r0, #12
 8018904:	b009      	add	sp, #36	@ 0x24
 8018906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018908:	080204fc 	.word	0x080204fc
 801890c:	2000e948 	.word	0x2000e948

08018910 <rmw_uxrce_transport_init>:
 8018910:	b508      	push	{r3, lr}
 8018912:	b108      	cbz	r0, 8018918 <rmw_uxrce_transport_init+0x8>
 8018914:	f100 0210 	add.w	r2, r0, #16
 8018918:	b139      	cbz	r1, 801892a <rmw_uxrce_transport_init+0x1a>
 801891a:	6949      	ldr	r1, [r1, #20]
 801891c:	4610      	mov	r0, r2
 801891e:	f001 f8fd 	bl	8019b1c <uxr_init_custom_transport>
 8018922:	f080 0001 	eor.w	r0, r0, #1
 8018926:	b2c0      	uxtb	r0, r0
 8018928:	bd08      	pop	{r3, pc}
 801892a:	4b04      	ldr	r3, [pc, #16]	@ (801893c <rmw_uxrce_transport_init+0x2c>)
 801892c:	4610      	mov	r0, r2
 801892e:	6859      	ldr	r1, [r3, #4]
 8018930:	f001 f8f4 	bl	8019b1c <uxr_init_custom_transport>
 8018934:	f080 0001 	eor.w	r0, r0, #1
 8018938:	b2c0      	uxtb	r0, r0
 801893a:	bd08      	pop	{r3, pc}
 801893c:	2000c688 	.word	0x2000c688

08018940 <rmw_wait>:
 8018940:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018944:	b089      	sub	sp, #36	@ 0x24
 8018946:	4607      	mov	r7, r0
 8018948:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 801894a:	460e      	mov	r6, r1
 801894c:	4698      	mov	r8, r3
 801894e:	4691      	mov	r9, r2
 8018950:	2a00      	cmp	r2, #0
 8018952:	f000 811e 	beq.w	8018b92 <rmw_wait+0x252>
 8018956:	2c00      	cmp	r4, #0
 8018958:	f000 80ef 	beq.w	8018b3a <rmw_wait+0x1fa>
 801895c:	4bb5      	ldr	r3, [pc, #724]	@ (8018c34 <rmw_wait+0x2f4>)
 801895e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018960:	ad04      	add	r5, sp, #16
 8018962:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8018966:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801896a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801896e:	f7fe fe6b 	bl	8017648 <rmw_time_equal>
 8018972:	2800      	cmp	r0, #0
 8018974:	f000 811b 	beq.w	8018bae <rmw_wait+0x26e>
 8018978:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801897c:	f7f7 fa3c 	bl	800fdf8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018980:	4bad      	ldr	r3, [pc, #692]	@ (8018c38 <rmw_wait+0x2f8>)
 8018982:	681c      	ldr	r4, [r3, #0]
 8018984:	b14c      	cbz	r4, 801899a <rmw_wait+0x5a>
 8018986:	4623      	mov	r3, r4
 8018988:	2100      	movs	r1, #0
 801898a:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 801898e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018992:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8018996:	2b00      	cmp	r3, #0
 8018998:	d1f7      	bne.n	801898a <rmw_wait+0x4a>
 801899a:	f1b9 0f00 	cmp.w	r9, #0
 801899e:	d011      	beq.n	80189c4 <rmw_wait+0x84>
 80189a0:	f8d9 1000 	ldr.w	r1, [r9]
 80189a4:	b171      	cbz	r1, 80189c4 <rmw_wait+0x84>
 80189a6:	f8d9 c004 	ldr.w	ip, [r9, #4]
 80189aa:	2300      	movs	r3, #0
 80189ac:	2001      	movs	r0, #1
 80189ae:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80189b2:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80189b4:	6912      	ldr	r2, [r2, #16]
 80189b6:	3301      	adds	r3, #1
 80189b8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80189bc:	4299      	cmp	r1, r3
 80189be:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80189c2:	d1f4      	bne.n	80189ae <rmw_wait+0x6e>
 80189c4:	f1b8 0f00 	cmp.w	r8, #0
 80189c8:	f000 8109 	beq.w	8018bde <rmw_wait+0x29e>
 80189cc:	f8d8 1000 	ldr.w	r1, [r8]
 80189d0:	2900      	cmp	r1, #0
 80189d2:	f000 8116 	beq.w	8018c02 <rmw_wait+0x2c2>
 80189d6:	f8d8 c004 	ldr.w	ip, [r8, #4]
 80189da:	2300      	movs	r3, #0
 80189dc:	2001      	movs	r0, #1
 80189de:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80189e2:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80189e4:	6912      	ldr	r2, [r2, #16]
 80189e6:	3301      	adds	r3, #1
 80189e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80189ec:	4299      	cmp	r1, r3
 80189ee:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80189f2:	d1f4      	bne.n	80189de <rmw_wait+0x9e>
 80189f4:	2f00      	cmp	r7, #0
 80189f6:	f000 8114 	beq.w	8018c22 <rmw_wait+0x2e2>
 80189fa:	6839      	ldr	r1, [r7, #0]
 80189fc:	b171      	cbz	r1, 8018a1c <rmw_wait+0xdc>
 80189fe:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8018a02:	2300      	movs	r3, #0
 8018a04:	2001      	movs	r0, #1
 8018a06:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018a0a:	6a12      	ldr	r2, [r2, #32]
 8018a0c:	6912      	ldr	r2, [r2, #16]
 8018a0e:	3301      	adds	r3, #1
 8018a10:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018a14:	4299      	cmp	r1, r3
 8018a16:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018a1a:	d1f4      	bne.n	8018a06 <rmw_wait+0xc6>
 8018a1c:	b344      	cbz	r4, 8018a70 <rmw_wait+0x130>
 8018a1e:	4622      	mov	r2, r4
 8018a20:	2300      	movs	r3, #0
 8018a22:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8018a26:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8018a2a:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8018a2e:	440b      	add	r3, r1
 8018a30:	b2db      	uxtb	r3, r3
 8018a32:	2a00      	cmp	r2, #0
 8018a34:	d1f5      	bne.n	8018a22 <rmw_wait+0xe2>
 8018a36:	2b00      	cmp	r3, #0
 8018a38:	d075      	beq.n	8018b26 <rmw_wait+0x1e6>
 8018a3a:	1c6a      	adds	r2, r5, #1
 8018a3c:	d00d      	beq.n	8018a5a <rmw_wait+0x11a>
 8018a3e:	ee07 5a90 	vmov	s15, r5
 8018a42:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8018a46:	ee07 3a90 	vmov	s15, r3
 8018a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018a52:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8018a56:	ee17 5a90 	vmov	r5, s15
 8018a5a:	68a0      	ldr	r0, [r4, #8]
 8018a5c:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8018a60:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8018a64:	2b00      	cmp	r3, #0
 8018a66:	f040 808a 	bne.w	8018b7e <rmw_wait+0x23e>
 8018a6a:	6864      	ldr	r4, [r4, #4]
 8018a6c:	2c00      	cmp	r4, #0
 8018a6e:	d1f4      	bne.n	8018a5a <rmw_wait+0x11a>
 8018a70:	f1b9 0f00 	cmp.w	r9, #0
 8018a74:	f000 80c3 	beq.w	8018bfe <rmw_wait+0x2be>
 8018a78:	f8d9 5000 	ldr.w	r5, [r9]
 8018a7c:	b185      	cbz	r5, 8018aa0 <rmw_wait+0x160>
 8018a7e:	2400      	movs	r4, #0
 8018a80:	4625      	mov	r5, r4
 8018a82:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018a86:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018a8a:	f7f7 f98d 	bl	800fda8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018a8e:	2800      	cmp	r0, #0
 8018a90:	d06d      	beq.n	8018b6e <rmw_wait+0x22e>
 8018a92:	f8d9 3000 	ldr.w	r3, [r9]
 8018a96:	3401      	adds	r4, #1
 8018a98:	42a3      	cmp	r3, r4
 8018a9a:	f04f 0501 	mov.w	r5, #1
 8018a9e:	d8f0      	bhi.n	8018a82 <rmw_wait+0x142>
 8018aa0:	f1b8 0f00 	cmp.w	r8, #0
 8018aa4:	d012      	beq.n	8018acc <rmw_wait+0x18c>
 8018aa6:	f8d8 1000 	ldr.w	r1, [r8]
 8018aaa:	2400      	movs	r4, #0
 8018aac:	b171      	cbz	r1, 8018acc <rmw_wait+0x18c>
 8018aae:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018ab2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018ab6:	f7f7 f977 	bl	800fda8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018aba:	2800      	cmp	r0, #0
 8018abc:	d047      	beq.n	8018b4e <rmw_wait+0x20e>
 8018abe:	f8d8 3000 	ldr.w	r3, [r8]
 8018ac2:	3401      	adds	r4, #1
 8018ac4:	42a3      	cmp	r3, r4
 8018ac6:	f04f 0501 	mov.w	r5, #1
 8018aca:	d8f0      	bhi.n	8018aae <rmw_wait+0x16e>
 8018acc:	b17f      	cbz	r7, 8018aee <rmw_wait+0x1ae>
 8018ace:	683b      	ldr	r3, [r7, #0]
 8018ad0:	2400      	movs	r4, #0
 8018ad2:	b163      	cbz	r3, 8018aee <rmw_wait+0x1ae>
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018ada:	f7f7 f965 	bl	800fda8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018ade:	2800      	cmp	r0, #0
 8018ae0:	d03d      	beq.n	8018b5e <rmw_wait+0x21e>
 8018ae2:	683b      	ldr	r3, [r7, #0]
 8018ae4:	3401      	adds	r4, #1
 8018ae6:	42a3      	cmp	r3, r4
 8018ae8:	f04f 0501 	mov.w	r5, #1
 8018aec:	d8f2      	bhi.n	8018ad4 <rmw_wait+0x194>
 8018aee:	b1a6      	cbz	r6, 8018b1a <rmw_wait+0x1da>
 8018af0:	6834      	ldr	r4, [r6, #0]
 8018af2:	b194      	cbz	r4, 8018b1a <rmw_wait+0x1da>
 8018af4:	2300      	movs	r3, #0
 8018af6:	461f      	mov	r7, r3
 8018af8:	e004      	b.n	8018b04 <rmw_wait+0x1c4>
 8018afa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8018afe:	3301      	adds	r3, #1
 8018b00:	429c      	cmp	r4, r3
 8018b02:	d00a      	beq.n	8018b1a <rmw_wait+0x1da>
 8018b04:	6870      	ldr	r0, [r6, #4]
 8018b06:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8018b0a:	7c0a      	ldrb	r2, [r1, #16]
 8018b0c:	2a00      	cmp	r2, #0
 8018b0e:	d0f4      	beq.n	8018afa <rmw_wait+0x1ba>
 8018b10:	3301      	adds	r3, #1
 8018b12:	429c      	cmp	r4, r3
 8018b14:	740f      	strb	r7, [r1, #16]
 8018b16:	4615      	mov	r5, r2
 8018b18:	d1f4      	bne.n	8018b04 <rmw_wait+0x1c4>
 8018b1a:	f085 0001 	eor.w	r0, r5, #1
 8018b1e:	0040      	lsls	r0, r0, #1
 8018b20:	b009      	add	sp, #36	@ 0x24
 8018b22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018b26:	68a0      	ldr	r0, [r4, #8]
 8018b28:	2100      	movs	r1, #0
 8018b2a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018b2e:	f7f9 f921 	bl	8011d74 <uxr_run_session_timeout>
 8018b32:	6864      	ldr	r4, [r4, #4]
 8018b34:	2c00      	cmp	r4, #0
 8018b36:	d1f6      	bne.n	8018b26 <rmw_wait+0x1e6>
 8018b38:	e79a      	b.n	8018a70 <rmw_wait+0x130>
 8018b3a:	f7f7 f95d 	bl	800fdf8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018b3e:	4b3e      	ldr	r3, [pc, #248]	@ (8018c38 <rmw_wait+0x2f8>)
 8018b40:	681c      	ldr	r4, [r3, #0]
 8018b42:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018b46:	2c00      	cmp	r4, #0
 8018b48:	f47f af1d 	bne.w	8018986 <rmw_wait+0x46>
 8018b4c:	e728      	b.n	80189a0 <rmw_wait+0x60>
 8018b4e:	e9d8 3200 	ldrd	r3, r2, [r8]
 8018b52:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018b56:	3401      	adds	r4, #1
 8018b58:	429c      	cmp	r4, r3
 8018b5a:	d3a8      	bcc.n	8018aae <rmw_wait+0x16e>
 8018b5c:	e7b6      	b.n	8018acc <rmw_wait+0x18c>
 8018b5e:	e9d7 3200 	ldrd	r3, r2, [r7]
 8018b62:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018b66:	3401      	adds	r4, #1
 8018b68:	42a3      	cmp	r3, r4
 8018b6a:	d8b3      	bhi.n	8018ad4 <rmw_wait+0x194>
 8018b6c:	e7bf      	b.n	8018aee <rmw_wait+0x1ae>
 8018b6e:	e9d9 3200 	ldrd	r3, r2, [r9]
 8018b72:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018b76:	3401      	adds	r4, #1
 8018b78:	42a3      	cmp	r3, r4
 8018b7a:	d882      	bhi.n	8018a82 <rmw_wait+0x142>
 8018b7c:	e790      	b.n	8018aa0 <rmw_wait+0x160>
 8018b7e:	4629      	mov	r1, r5
 8018b80:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018b84:	f7f9 f910 	bl	8011da8 <uxr_run_session_until_data>
 8018b88:	6864      	ldr	r4, [r4, #4]
 8018b8a:	2c00      	cmp	r4, #0
 8018b8c:	f47f af65 	bne.w	8018a5a <rmw_wait+0x11a>
 8018b90:	e76e      	b.n	8018a70 <rmw_wait+0x130>
 8018b92:	b1f3      	cbz	r3, 8018bd2 <rmw_wait+0x292>
 8018b94:	2c00      	cmp	r4, #0
 8018b96:	f47f aee1 	bne.w	801895c <rmw_wait+0x1c>
 8018b9a:	f7f7 f92d 	bl	800fdf8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018b9e:	4b26      	ldr	r3, [pc, #152]	@ (8018c38 <rmw_wait+0x2f8>)
 8018ba0:	681c      	ldr	r4, [r3, #0]
 8018ba2:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018ba6:	2c00      	cmp	r4, #0
 8018ba8:	f47f aeed 	bne.w	8018986 <rmw_wait+0x46>
 8018bac:	e70a      	b.n	80189c4 <rmw_wait+0x84>
 8018bae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8018bb2:	f7fe fd9d 	bl	80176f0 <rmw_time_total_nsec>
 8018bb6:	4a21      	ldr	r2, [pc, #132]	@ (8018c3c <rmw_wait+0x2fc>)
 8018bb8:	2300      	movs	r3, #0
 8018bba:	f7e8 f8cd 	bl	8000d58 <__aeabi_uldivmod>
 8018bbe:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8018bc2:	f171 0100 	sbcs.w	r1, r1, #0
 8018bc6:	4605      	mov	r5, r0
 8018bc8:	f6ff aed8 	blt.w	801897c <rmw_wait+0x3c>
 8018bcc:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8018bd0:	e6d4      	b.n	801897c <rmw_wait+0x3c>
 8018bd2:	2800      	cmp	r0, #0
 8018bd4:	d1de      	bne.n	8018b94 <rmw_wait+0x254>
 8018bd6:	2900      	cmp	r1, #0
 8018bd8:	d1dc      	bne.n	8018b94 <rmw_wait+0x254>
 8018bda:	4608      	mov	r0, r1
 8018bdc:	e7a0      	b.n	8018b20 <rmw_wait+0x1e0>
 8018bde:	2f00      	cmp	r7, #0
 8018be0:	f47f af0b 	bne.w	80189fa <rmw_wait+0xba>
 8018be4:	2c00      	cmp	r4, #0
 8018be6:	f47f af1a 	bne.w	8018a1e <rmw_wait+0xde>
 8018bea:	f1b9 0f00 	cmp.w	r9, #0
 8018bee:	d027      	beq.n	8018c40 <rmw_wait+0x300>
 8018bf0:	f8d9 3000 	ldr.w	r3, [r9]
 8018bf4:	4625      	mov	r5, r4
 8018bf6:	2b00      	cmp	r3, #0
 8018bf8:	f47f af41 	bne.w	8018a7e <rmw_wait+0x13e>
 8018bfc:	e777      	b.n	8018aee <rmw_wait+0x1ae>
 8018bfe:	464d      	mov	r5, r9
 8018c00:	e74e      	b.n	8018aa0 <rmw_wait+0x160>
 8018c02:	2f00      	cmp	r7, #0
 8018c04:	f47f aef9 	bne.w	80189fa <rmw_wait+0xba>
 8018c08:	2c00      	cmp	r4, #0
 8018c0a:	f47f af08 	bne.w	8018a1e <rmw_wait+0xde>
 8018c0e:	f1b9 0f00 	cmp.w	r9, #0
 8018c12:	d015      	beq.n	8018c40 <rmw_wait+0x300>
 8018c14:	f8d9 3000 	ldr.w	r3, [r9]
 8018c18:	2b00      	cmp	r3, #0
 8018c1a:	f47f af30 	bne.w	8018a7e <rmw_wait+0x13e>
 8018c1e:	2500      	movs	r5, #0
 8018c20:	e743      	b.n	8018aaa <rmw_wait+0x16a>
 8018c22:	2c00      	cmp	r4, #0
 8018c24:	f47f aefb 	bne.w	8018a1e <rmw_wait+0xde>
 8018c28:	f1b9 0f00 	cmp.w	r9, #0
 8018c2c:	f47f af24 	bne.w	8018a78 <rmw_wait+0x138>
 8018c30:	e7f5      	b.n	8018c1e <rmw_wait+0x2de>
 8018c32:	bf00      	nop
 8018c34:	0801f330 	.word	0x0801f330
 8018c38:	20010fe8 	.word	0x20010fe8
 8018c3c:	000f4240 	.word	0x000f4240
 8018c40:	464d      	mov	r5, r9
 8018c42:	e754      	b.n	8018aee <rmw_wait+0x1ae>

08018c44 <rmw_create_wait_set>:
 8018c44:	b508      	push	{r3, lr}
 8018c46:	4803      	ldr	r0, [pc, #12]	@ (8018c54 <rmw_create_wait_set+0x10>)
 8018c48:	f7fe fec8 	bl	80179dc <get_memory>
 8018c4c:	b108      	cbz	r0, 8018c52 <rmw_create_wait_set+0xe>
 8018c4e:	6880      	ldr	r0, [r0, #8]
 8018c50:	3010      	adds	r0, #16
 8018c52:	bd08      	pop	{r3, pc}
 8018c54:	2000c7a4 	.word	0x2000c7a4

08018c58 <rmw_destroy_wait_set>:
 8018c58:	b508      	push	{r3, lr}
 8018c5a:	4b08      	ldr	r3, [pc, #32]	@ (8018c7c <rmw_destroy_wait_set+0x24>)
 8018c5c:	6819      	ldr	r1, [r3, #0]
 8018c5e:	b911      	cbnz	r1, 8018c66 <rmw_destroy_wait_set+0xe>
 8018c60:	e00a      	b.n	8018c78 <rmw_destroy_wait_set+0x20>
 8018c62:	6849      	ldr	r1, [r1, #4]
 8018c64:	b141      	cbz	r1, 8018c78 <rmw_destroy_wait_set+0x20>
 8018c66:	688b      	ldr	r3, [r1, #8]
 8018c68:	3310      	adds	r3, #16
 8018c6a:	4298      	cmp	r0, r3
 8018c6c:	d1f9      	bne.n	8018c62 <rmw_destroy_wait_set+0xa>
 8018c6e:	4803      	ldr	r0, [pc, #12]	@ (8018c7c <rmw_destroy_wait_set+0x24>)
 8018c70:	f7fe fec4 	bl	80179fc <put_memory>
 8018c74:	2000      	movs	r0, #0
 8018c76:	bd08      	pop	{r3, pc}
 8018c78:	2001      	movs	r0, #1
 8018c7a:	bd08      	pop	{r3, pc}
 8018c7c:	2000c7a4 	.word	0x2000c7a4

08018c80 <rosidl_runtime_c__String__init>:
 8018c80:	b1b0      	cbz	r0, 8018cb0 <rosidl_runtime_c__String__init+0x30>
 8018c82:	b510      	push	{r4, lr}
 8018c84:	b086      	sub	sp, #24
 8018c86:	4604      	mov	r4, r0
 8018c88:	a801      	add	r0, sp, #4
 8018c8a:	f7f6 fbb1 	bl	800f3f0 <rcutils_get_default_allocator>
 8018c8e:	9b01      	ldr	r3, [sp, #4]
 8018c90:	9905      	ldr	r1, [sp, #20]
 8018c92:	2001      	movs	r0, #1
 8018c94:	4798      	blx	r3
 8018c96:	6020      	str	r0, [r4, #0]
 8018c98:	b138      	cbz	r0, 8018caa <rosidl_runtime_c__String__init+0x2a>
 8018c9a:	2200      	movs	r2, #0
 8018c9c:	2301      	movs	r3, #1
 8018c9e:	7002      	strb	r2, [r0, #0]
 8018ca0:	4618      	mov	r0, r3
 8018ca2:	e9c4 2301 	strd	r2, r3, [r4, #4]
 8018ca6:	b006      	add	sp, #24
 8018ca8:	bd10      	pop	{r4, pc}
 8018caa:	2000      	movs	r0, #0
 8018cac:	b006      	add	sp, #24
 8018cae:	bd10      	pop	{r4, pc}
 8018cb0:	2000      	movs	r0, #0
 8018cb2:	4770      	bx	lr

08018cb4 <rosidl_runtime_c__String__fini>:
 8018cb4:	b320      	cbz	r0, 8018d00 <rosidl_runtime_c__String__fini+0x4c>
 8018cb6:	b510      	push	{r4, lr}
 8018cb8:	6803      	ldr	r3, [r0, #0]
 8018cba:	b086      	sub	sp, #24
 8018cbc:	4604      	mov	r4, r0
 8018cbe:	b173      	cbz	r3, 8018cde <rosidl_runtime_c__String__fini+0x2a>
 8018cc0:	6883      	ldr	r3, [r0, #8]
 8018cc2:	b1f3      	cbz	r3, 8018d02 <rosidl_runtime_c__String__fini+0x4e>
 8018cc4:	a801      	add	r0, sp, #4
 8018cc6:	f7f6 fb93 	bl	800f3f0 <rcutils_get_default_allocator>
 8018cca:	9b02      	ldr	r3, [sp, #8]
 8018ccc:	9905      	ldr	r1, [sp, #20]
 8018cce:	6820      	ldr	r0, [r4, #0]
 8018cd0:	4798      	blx	r3
 8018cd2:	2300      	movs	r3, #0
 8018cd4:	e9c4 3300 	strd	r3, r3, [r4]
 8018cd8:	60a3      	str	r3, [r4, #8]
 8018cda:	b006      	add	sp, #24
 8018cdc:	bd10      	pop	{r4, pc}
 8018cde:	6843      	ldr	r3, [r0, #4]
 8018ce0:	b9db      	cbnz	r3, 8018d1a <rosidl_runtime_c__String__fini+0x66>
 8018ce2:	6883      	ldr	r3, [r0, #8]
 8018ce4:	2b00      	cmp	r3, #0
 8018ce6:	d0f8      	beq.n	8018cda <rosidl_runtime_c__String__fini+0x26>
 8018ce8:	4b12      	ldr	r3, [pc, #72]	@ (8018d34 <rosidl_runtime_c__String__fini+0x80>)
 8018cea:	4813      	ldr	r0, [pc, #76]	@ (8018d38 <rosidl_runtime_c__String__fini+0x84>)
 8018cec:	681b      	ldr	r3, [r3, #0]
 8018cee:	2251      	movs	r2, #81	@ 0x51
 8018cf0:	68db      	ldr	r3, [r3, #12]
 8018cf2:	2101      	movs	r1, #1
 8018cf4:	f003 fd3a 	bl	801c76c <fwrite>
 8018cf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018cfc:	f003 f9f6 	bl	801c0ec <exit>
 8018d00:	4770      	bx	lr
 8018d02:	4b0c      	ldr	r3, [pc, #48]	@ (8018d34 <rosidl_runtime_c__String__fini+0x80>)
 8018d04:	480d      	ldr	r0, [pc, #52]	@ (8018d3c <rosidl_runtime_c__String__fini+0x88>)
 8018d06:	681b      	ldr	r3, [r3, #0]
 8018d08:	224c      	movs	r2, #76	@ 0x4c
 8018d0a:	68db      	ldr	r3, [r3, #12]
 8018d0c:	2101      	movs	r1, #1
 8018d0e:	f003 fd2d 	bl	801c76c <fwrite>
 8018d12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018d16:	f003 f9e9 	bl	801c0ec <exit>
 8018d1a:	4b06      	ldr	r3, [pc, #24]	@ (8018d34 <rosidl_runtime_c__String__fini+0x80>)
 8018d1c:	4808      	ldr	r0, [pc, #32]	@ (8018d40 <rosidl_runtime_c__String__fini+0x8c>)
 8018d1e:	681b      	ldr	r3, [r3, #0]
 8018d20:	224e      	movs	r2, #78	@ 0x4e
 8018d22:	68db      	ldr	r3, [r3, #12]
 8018d24:	2101      	movs	r1, #1
 8018d26:	f003 fd21 	bl	801c76c <fwrite>
 8018d2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018d2e:	f003 f9dd 	bl	801c0ec <exit>
 8018d32:	bf00      	nop
 8018d34:	20002ec8 	.word	0x20002ec8
 8018d38:	0801fc48 	.word	0x0801fc48
 8018d3c:	0801fba8 	.word	0x0801fba8
 8018d40:	0801fbf8 	.word	0x0801fbf8

08018d44 <std_msgs__msg__Header__get_type_hash>:
 8018d44:	4800      	ldr	r0, [pc, #0]	@ (8018d48 <std_msgs__msg__Header__get_type_hash+0x4>)
 8018d46:	4770      	bx	lr
 8018d48:	2000125c 	.word	0x2000125c

08018d4c <std_msgs__msg__Header__get_type_description>:
 8018d4c:	b510      	push	{r4, lr}
 8018d4e:	4c08      	ldr	r4, [pc, #32]	@ (8018d70 <std_msgs__msg__Header__get_type_description+0x24>)
 8018d50:	7820      	ldrb	r0, [r4, #0]
 8018d52:	b108      	cbz	r0, 8018d58 <std_msgs__msg__Header__get_type_description+0xc>
 8018d54:	4807      	ldr	r0, [pc, #28]	@ (8018d74 <std_msgs__msg__Header__get_type_description+0x28>)
 8018d56:	bd10      	pop	{r4, pc}
 8018d58:	f000 f93c 	bl	8018fd4 <builtin_interfaces__msg__Time__get_type_description>
 8018d5c:	300c      	adds	r0, #12
 8018d5e:	c807      	ldmia	r0, {r0, r1, r2}
 8018d60:	4b05      	ldr	r3, [pc, #20]	@ (8018d78 <std_msgs__msg__Header__get_type_description+0x2c>)
 8018d62:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018d66:	2301      	movs	r3, #1
 8018d68:	4802      	ldr	r0, [pc, #8]	@ (8018d74 <std_msgs__msg__Header__get_type_description+0x28>)
 8018d6a:	7023      	strb	r3, [r4, #0]
 8018d6c:	bd10      	pop	{r4, pc}
 8018d6e:	bf00      	nop
 8018d70:	20011319 	.word	0x20011319
 8018d74:	08020530 	.word	0x08020530
 8018d78:	200013d4 	.word	0x200013d4

08018d7c <std_msgs__msg__Header__get_individual_type_description_source>:
 8018d7c:	4800      	ldr	r0, [pc, #0]	@ (8018d80 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 8018d7e:	4770      	bx	lr
 8018d80:	0802050c 	.word	0x0802050c

08018d84 <std_msgs__msg__Header__get_type_description_sources>:
 8018d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d86:	4e0f      	ldr	r6, [pc, #60]	@ (8018dc4 <std_msgs__msg__Header__get_type_description_sources+0x40>)
 8018d88:	7837      	ldrb	r7, [r6, #0]
 8018d8a:	b10f      	cbz	r7, 8018d90 <std_msgs__msg__Header__get_type_description_sources+0xc>
 8018d8c:	480e      	ldr	r0, [pc, #56]	@ (8018dc8 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8018d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018d90:	4d0e      	ldr	r5, [pc, #56]	@ (8018dcc <std_msgs__msg__Header__get_type_description_sources+0x48>)
 8018d92:	4c0f      	ldr	r4, [pc, #60]	@ (8018dd0 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 8018d94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018d96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018d98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018d9c:	682b      	ldr	r3, [r5, #0]
 8018d9e:	f844 3b04 	str.w	r3, [r4], #4
 8018da2:	4638      	mov	r0, r7
 8018da4:	f000 f922 	bl	8018fec <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018da8:	2301      	movs	r3, #1
 8018daa:	4684      	mov	ip, r0
 8018dac:	7033      	strb	r3, [r6, #0]
 8018dae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018db2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018db4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018db8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018dba:	f8dc 3000 	ldr.w	r3, [ip]
 8018dbe:	4802      	ldr	r0, [pc, #8]	@ (8018dc8 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8018dc0:	6023      	str	r3, [r4, #0]
 8018dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018dc4:	20011318 	.word	0x20011318
 8018dc8:	08020500 	.word	0x08020500
 8018dcc:	0802050c 	.word	0x0802050c
 8018dd0:	200112d0 	.word	0x200112d0

08018dd4 <std_msgs__msg__Header__init>:
 8018dd4:	b1d8      	cbz	r0, 8018e0e <std_msgs__msg__Header__init+0x3a>
 8018dd6:	b538      	push	{r3, r4, r5, lr}
 8018dd8:	4604      	mov	r4, r0
 8018dda:	f000 f927 	bl	801902c <builtin_interfaces__msg__Time__init>
 8018dde:	b130      	cbz	r0, 8018dee <std_msgs__msg__Header__init+0x1a>
 8018de0:	f104 0508 	add.w	r5, r4, #8
 8018de4:	4628      	mov	r0, r5
 8018de6:	f7ff ff4b 	bl	8018c80 <rosidl_runtime_c__String__init>
 8018dea:	b148      	cbz	r0, 8018e00 <std_msgs__msg__Header__init+0x2c>
 8018dec:	bd38      	pop	{r3, r4, r5, pc}
 8018dee:	4620      	mov	r0, r4
 8018df0:	f000 f920 	bl	8019034 <builtin_interfaces__msg__Time__fini>
 8018df4:	f104 0008 	add.w	r0, r4, #8
 8018df8:	f7ff ff5c 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8018dfc:	2000      	movs	r0, #0
 8018dfe:	bd38      	pop	{r3, r4, r5, pc}
 8018e00:	4620      	mov	r0, r4
 8018e02:	f000 f917 	bl	8019034 <builtin_interfaces__msg__Time__fini>
 8018e06:	4628      	mov	r0, r5
 8018e08:	f7ff ff54 	bl	8018cb4 <rosidl_runtime_c__String__fini>
 8018e0c:	e7f6      	b.n	8018dfc <std_msgs__msg__Header__init+0x28>
 8018e0e:	2000      	movs	r0, #0
 8018e10:	4770      	bx	lr
 8018e12:	bf00      	nop

08018e14 <std_msgs__msg__Header__fini>:
 8018e14:	b148      	cbz	r0, 8018e2a <std_msgs__msg__Header__fini+0x16>
 8018e16:	b510      	push	{r4, lr}
 8018e18:	4604      	mov	r4, r0
 8018e1a:	f000 f90b 	bl	8019034 <builtin_interfaces__msg__Time__fini>
 8018e1e:	f104 0008 	add.w	r0, r4, #8
 8018e22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018e26:	f7ff bf45 	b.w	8018cb4 <rosidl_runtime_c__String__fini>
 8018e2a:	4770      	bx	lr

08018e2c <tf2_msgs__msg__TFMessage__get_type_hash>:
 8018e2c:	4800      	ldr	r0, [pc, #0]	@ (8018e30 <tf2_msgs__msg__TFMessage__get_type_hash+0x4>)
 8018e2e:	4770      	bx	lr
 8018e30:	200014b4 	.word	0x200014b4

08018e34 <tf2_msgs__msg__TFMessage__get_type_description>:
 8018e34:	b570      	push	{r4, r5, r6, lr}
 8018e36:	4e1e      	ldr	r6, [pc, #120]	@ (8018eb0 <tf2_msgs__msg__TFMessage__get_type_description+0x7c>)
 8018e38:	7835      	ldrb	r5, [r6, #0]
 8018e3a:	b10d      	cbz	r5, 8018e40 <tf2_msgs__msg__TFMessage__get_type_description+0xc>
 8018e3c:	481d      	ldr	r0, [pc, #116]	@ (8018eb4 <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8018e3e:	bd70      	pop	{r4, r5, r6, pc}
 8018e40:	4628      	mov	r0, r5
 8018e42:	f000 f8c7 	bl	8018fd4 <builtin_interfaces__msg__Time__get_type_description>
 8018e46:	300c      	adds	r0, #12
 8018e48:	c807      	ldmia	r0, {r0, r1, r2}
 8018e4a:	4c1b      	ldr	r4, [pc, #108]	@ (8018eb8 <tf2_msgs__msg__TFMessage__get_type_description+0x84>)
 8018e4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018e50:	4628      	mov	r0, r5
 8018e52:	f000 fa0f 	bl	8019274 <geometry_msgs__msg__Quaternion__get_type_description>
 8018e56:	300c      	adds	r0, #12
 8018e58:	c807      	ldmia	r0, {r0, r1, r2}
 8018e5a:	f104 0318 	add.w	r3, r4, #24
 8018e5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018e62:	4628      	mov	r0, r5
 8018e64:	f000 fa36 	bl	80192d4 <geometry_msgs__msg__Transform__get_type_description>
 8018e68:	300c      	adds	r0, #12
 8018e6a:	c807      	ldmia	r0, {r0, r1, r2}
 8018e6c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8018e70:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018e74:	4628      	mov	r0, r5
 8018e76:	f000 fab9 	bl	80193ec <geometry_msgs__msg__TransformStamped__get_type_description>
 8018e7a:	300c      	adds	r0, #12
 8018e7c:	c807      	ldmia	r0, {r0, r1, r2}
 8018e7e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8018e82:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018e86:	4628      	mov	r0, r5
 8018e88:	f7f7 fca4 	bl	80107d4 <geometry_msgs__msg__Vector3__get_type_description>
 8018e8c:	300c      	adds	r0, #12
 8018e8e:	c807      	ldmia	r0, {r0, r1, r2}
 8018e90:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8018e94:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018e98:	4628      	mov	r0, r5
 8018e9a:	f7ff ff57 	bl	8018d4c <std_msgs__msg__Header__get_type_description>
 8018e9e:	300c      	adds	r0, #12
 8018ea0:	c807      	ldmia	r0, {r0, r1, r2}
 8018ea2:	3478      	adds	r4, #120	@ 0x78
 8018ea4:	2301      	movs	r3, #1
 8018ea6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018eaa:	7033      	strb	r3, [r6, #0]
 8018eac:	4801      	ldr	r0, [pc, #4]	@ (8018eb4 <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8018eae:	bd70      	pop	{r4, r5, r6, pc}
 8018eb0:	20011419 	.word	0x20011419
 8018eb4:	08020584 	.word	0x08020584
 8018eb8:	20001514 	.word	0x20001514

08018ebc <tf2_msgs__msg__TFMessage__get_type_description_sources>:
 8018ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ebe:	4d35      	ldr	r5, [pc, #212]	@ (8018f94 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xd8>)
 8018ec0:	782e      	ldrb	r6, [r5, #0]
 8018ec2:	b10e      	cbz	r6, 8018ec8 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xc>
 8018ec4:	4834      	ldr	r0, [pc, #208]	@ (8018f98 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8018ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018ec8:	4f34      	ldr	r7, [pc, #208]	@ (8018f9c <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe0>)
 8018eca:	4c35      	ldr	r4, [pc, #212]	@ (8018fa0 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe4>)
 8018ecc:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018ece:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ed0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018ed2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ed4:	683b      	ldr	r3, [r7, #0]
 8018ed6:	4627      	mov	r7, r4
 8018ed8:	4630      	mov	r0, r6
 8018eda:	f847 3b04 	str.w	r3, [r7], #4
 8018ede:	f000 f885 	bl	8018fec <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018ee2:	4684      	mov	ip, r0
 8018ee4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ee8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018eea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018eee:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018ef0:	4630      	mov	r0, r6
 8018ef2:	f8dc 3000 	ldr.w	r3, [ip]
 8018ef6:	603b      	str	r3, [r7, #0]
 8018ef8:	f000 f9c8 	bl	801928c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018efc:	4684      	mov	ip, r0
 8018efe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f02:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8018f06:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018f08:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f0c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018f0e:	4630      	mov	r0, r6
 8018f10:	f8dc 3000 	ldr.w	r3, [ip]
 8018f14:	603b      	str	r3, [r7, #0]
 8018f16:	f000 f9fd 	bl	8019314 <geometry_msgs__msg__Transform__get_individual_type_description_source>
 8018f1a:	4684      	mov	ip, r0
 8018f1c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f20:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8018f24:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018f26:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f2a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018f2c:	4630      	mov	r0, r6
 8018f2e:	f8dc 3000 	ldr.w	r3, [ip]
 8018f32:	603b      	str	r3, [r7, #0]
 8018f34:	f000 fa96 	bl	8019464 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>
 8018f38:	4684      	mov	ip, r0
 8018f3a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f3e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8018f42:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018f44:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f48:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018f4a:	4630      	mov	r0, r6
 8018f4c:	f8dc 3000 	ldr.w	r3, [ip]
 8018f50:	603b      	str	r3, [r7, #0]
 8018f52:	f7f7 fc4b 	bl	80107ec <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018f56:	4684      	mov	ip, r0
 8018f58:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f5c:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8018f60:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018f62:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f66:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018f68:	4630      	mov	r0, r6
 8018f6a:	f8dc 3000 	ldr.w	r3, [ip]
 8018f6e:	603b      	str	r3, [r7, #0]
 8018f70:	f7ff ff04 	bl	8018d7c <std_msgs__msg__Header__get_individual_type_description_source>
 8018f74:	2301      	movs	r3, #1
 8018f76:	4684      	mov	ip, r0
 8018f78:	702b      	strb	r3, [r5, #0]
 8018f7a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f7e:	34b8      	adds	r4, #184	@ 0xb8
 8018f80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018f82:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018f86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018f88:	f8dc 3000 	ldr.w	r3, [ip]
 8018f8c:	4802      	ldr	r0, [pc, #8]	@ (8018f98 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8018f8e:	6023      	str	r3, [r4, #0]
 8018f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f92:	bf00      	nop
 8018f94:	20011418 	.word	0x20011418
 8018f98:	08020554 	.word	0x08020554
 8018f9c:	08020560 	.word	0x08020560
 8018fa0:	2001131c 	.word	0x2001131c

08018fa4 <tf2_msgs__msg__TFMessage__init>:
 8018fa4:	b158      	cbz	r0, 8018fbe <tf2_msgs__msg__TFMessage__init+0x1a>
 8018fa6:	b510      	push	{r4, lr}
 8018fa8:	2100      	movs	r1, #0
 8018faa:	4604      	mov	r4, r0
 8018fac:	f7f7 faf2 	bl	8010594 <geometry_msgs__msg__TransformStamped__Sequence__init>
 8018fb0:	b100      	cbz	r0, 8018fb4 <tf2_msgs__msg__TFMessage__init+0x10>
 8018fb2:	bd10      	pop	{r4, pc}
 8018fb4:	4620      	mov	r0, r4
 8018fb6:	f7f7 fb65 	bl	8010684 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8018fba:	2000      	movs	r0, #0
 8018fbc:	bd10      	pop	{r4, pc}
 8018fbe:	2000      	movs	r0, #0
 8018fc0:	4770      	bx	lr
 8018fc2:	bf00      	nop

08018fc4 <tf2_msgs__msg__TFMessage__fini>:
 8018fc4:	b108      	cbz	r0, 8018fca <tf2_msgs__msg__TFMessage__fini+0x6>
 8018fc6:	f7f7 bb5d 	b.w	8010684 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8018fca:	4770      	bx	lr

08018fcc <builtin_interfaces__msg__Time__get_type_hash>:
 8018fcc:	4800      	ldr	r0, [pc, #0]	@ (8018fd0 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 8018fce:	4770      	bx	lr
 8018fd0:	200016b0 	.word	0x200016b0

08018fd4 <builtin_interfaces__msg__Time__get_type_description>:
 8018fd4:	4b03      	ldr	r3, [pc, #12]	@ (8018fe4 <builtin_interfaces__msg__Time__get_type_description+0x10>)
 8018fd6:	781a      	ldrb	r2, [r3, #0]
 8018fd8:	b90a      	cbnz	r2, 8018fde <builtin_interfaces__msg__Time__get_type_description+0xa>
 8018fda:	2201      	movs	r2, #1
 8018fdc:	701a      	strb	r2, [r3, #0]
 8018fde:	4802      	ldr	r0, [pc, #8]	@ (8018fe8 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 8018fe0:	4770      	bx	lr
 8018fe2:	bf00      	nop
 8018fe4:	20011441 	.word	0x20011441
 8018fe8:	080205d8 	.word	0x080205d8

08018fec <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 8018fec:	4800      	ldr	r0, [pc, #0]	@ (8018ff0 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 8018fee:	4770      	bx	lr
 8018ff0:	080205b4 	.word	0x080205b4

08018ff4 <builtin_interfaces__msg__Time__get_type_description_sources>:
 8018ff4:	4b09      	ldr	r3, [pc, #36]	@ (801901c <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 8018ff6:	781a      	ldrb	r2, [r3, #0]
 8018ff8:	b96a      	cbnz	r2, 8019016 <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 8018ffa:	b430      	push	{r4, r5}
 8018ffc:	4d08      	ldr	r5, [pc, #32]	@ (8019020 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 8018ffe:	4c09      	ldr	r4, [pc, #36]	@ (8019024 <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 8019000:	2201      	movs	r2, #1
 8019002:	701a      	strb	r2, [r3, #0]
 8019004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019008:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801900a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801900c:	682b      	ldr	r3, [r5, #0]
 801900e:	4806      	ldr	r0, [pc, #24]	@ (8019028 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8019010:	6023      	str	r3, [r4, #0]
 8019012:	bc30      	pop	{r4, r5}
 8019014:	4770      	bx	lr
 8019016:	4804      	ldr	r0, [pc, #16]	@ (8019028 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8019018:	4770      	bx	lr
 801901a:	bf00      	nop
 801901c:	20011440 	.word	0x20011440
 8019020:	080205b4 	.word	0x080205b4
 8019024:	2001141c 	.word	0x2001141c
 8019028:	080205a8 	.word	0x080205a8

0801902c <builtin_interfaces__msg__Time__init>:
 801902c:	3800      	subs	r0, #0
 801902e:	bf18      	it	ne
 8019030:	2001      	movne	r0, #1
 8019032:	4770      	bx	lr

08019034 <builtin_interfaces__msg__Time__fini>:
 8019034:	4770      	bx	lr
 8019036:	bf00      	nop

08019038 <geometry_msgs__msg__Point__get_type_hash>:
 8019038:	4800      	ldr	r0, [pc, #0]	@ (801903c <geometry_msgs__msg__Point__get_type_hash+0x4>)
 801903a:	4770      	bx	lr
 801903c:	20001938 	.word	0x20001938

08019040 <geometry_msgs__msg__Point__get_type_description>:
 8019040:	4b03      	ldr	r3, [pc, #12]	@ (8019050 <geometry_msgs__msg__Point__get_type_description+0x10>)
 8019042:	781a      	ldrb	r2, [r3, #0]
 8019044:	b90a      	cbnz	r2, 801904a <geometry_msgs__msg__Point__get_type_description+0xa>
 8019046:	2201      	movs	r2, #1
 8019048:	701a      	strb	r2, [r3, #0]
 801904a:	4802      	ldr	r0, [pc, #8]	@ (8019054 <geometry_msgs__msg__Point__get_type_description+0x14>)
 801904c:	4770      	bx	lr
 801904e:	bf00      	nop
 8019050:	20011469 	.word	0x20011469
 8019054:	0802062c 	.word	0x0802062c

08019058 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 8019058:	4800      	ldr	r0, [pc, #0]	@ (801905c <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 801905a:	4770      	bx	lr
 801905c:	08020608 	.word	0x08020608

08019060 <geometry_msgs__msg__Point__get_type_description_sources>:
 8019060:	4b09      	ldr	r3, [pc, #36]	@ (8019088 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 8019062:	781a      	ldrb	r2, [r3, #0]
 8019064:	b96a      	cbnz	r2, 8019082 <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 8019066:	b430      	push	{r4, r5}
 8019068:	4d08      	ldr	r5, [pc, #32]	@ (801908c <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 801906a:	4c09      	ldr	r4, [pc, #36]	@ (8019090 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 801906c:	2201      	movs	r2, #1
 801906e:	701a      	strb	r2, [r3, #0]
 8019070:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019072:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019074:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019076:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019078:	682b      	ldr	r3, [r5, #0]
 801907a:	4806      	ldr	r0, [pc, #24]	@ (8019094 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 801907c:	6023      	str	r3, [r4, #0]
 801907e:	bc30      	pop	{r4, r5}
 8019080:	4770      	bx	lr
 8019082:	4804      	ldr	r0, [pc, #16]	@ (8019094 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8019084:	4770      	bx	lr
 8019086:	bf00      	nop
 8019088:	20011468 	.word	0x20011468
 801908c:	08020608 	.word	0x08020608
 8019090:	20011444 	.word	0x20011444
 8019094:	080205fc 	.word	0x080205fc

08019098 <geometry_msgs__msg__Pose__get_type_hash>:
 8019098:	4800      	ldr	r0, [pc, #0]	@ (801909c <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 801909a:	4770      	bx	lr
 801909c:	20001ab4 	.word	0x20001ab4

080190a0 <geometry_msgs__msg__Pose__get_type_description>:
 80190a0:	b570      	push	{r4, r5, r6, lr}
 80190a2:	4e0c      	ldr	r6, [pc, #48]	@ (80190d4 <geometry_msgs__msg__Pose__get_type_description+0x34>)
 80190a4:	7835      	ldrb	r5, [r6, #0]
 80190a6:	b10d      	cbz	r5, 80190ac <geometry_msgs__msg__Pose__get_type_description+0xc>
 80190a8:	480b      	ldr	r0, [pc, #44]	@ (80190d8 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 80190aa:	bd70      	pop	{r4, r5, r6, pc}
 80190ac:	4628      	mov	r0, r5
 80190ae:	f7ff ffc7 	bl	8019040 <geometry_msgs__msg__Point__get_type_description>
 80190b2:	300c      	adds	r0, #12
 80190b4:	c807      	ldmia	r0, {r0, r1, r2}
 80190b6:	4c09      	ldr	r4, [pc, #36]	@ (80190dc <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 80190b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80190bc:	4628      	mov	r0, r5
 80190be:	f000 f8d9 	bl	8019274 <geometry_msgs__msg__Quaternion__get_type_description>
 80190c2:	300c      	adds	r0, #12
 80190c4:	c807      	ldmia	r0, {r0, r1, r2}
 80190c6:	3418      	adds	r4, #24
 80190c8:	2301      	movs	r3, #1
 80190ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80190ce:	7033      	strb	r3, [r6, #0]
 80190d0:	4801      	ldr	r0, [pc, #4]	@ (80190d8 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 80190d2:	bd70      	pop	{r4, r5, r6, pc}
 80190d4:	200114d9 	.word	0x200114d9
 80190d8:	08020680 	.word	0x08020680
 80190dc:	20001b60 	.word	0x20001b60

080190e0 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 80190e0:	4800      	ldr	r0, [pc, #0]	@ (80190e4 <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 80190e2:	4770      	bx	lr
 80190e4:	0802065c 	.word	0x0802065c

080190e8 <geometry_msgs__msg__Pose__get_type_description_sources>:
 80190e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80190ea:	4e17      	ldr	r6, [pc, #92]	@ (8019148 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 80190ec:	7837      	ldrb	r7, [r6, #0]
 80190ee:	b10f      	cbz	r7, 80190f4 <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 80190f0:	4816      	ldr	r0, [pc, #88]	@ (801914c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 80190f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80190f4:	4d16      	ldr	r5, [pc, #88]	@ (8019150 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 80190f6:	4c17      	ldr	r4, [pc, #92]	@ (8019154 <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 80190f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80190fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80190fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80190fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019100:	682b      	ldr	r3, [r5, #0]
 8019102:	4625      	mov	r5, r4
 8019104:	4638      	mov	r0, r7
 8019106:	f845 3b04 	str.w	r3, [r5], #4
 801910a:	f7ff ffa5 	bl	8019058 <geometry_msgs__msg__Point__get_individual_type_description_source>
 801910e:	4684      	mov	ip, r0
 8019110:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019114:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019116:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801911a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801911c:	4638      	mov	r0, r7
 801911e:	f8dc 3000 	ldr.w	r3, [ip]
 8019122:	602b      	str	r3, [r5, #0]
 8019124:	f000 f8b2 	bl	801928c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8019128:	2301      	movs	r3, #1
 801912a:	4684      	mov	ip, r0
 801912c:	7033      	strb	r3, [r6, #0]
 801912e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019132:	3428      	adds	r4, #40	@ 0x28
 8019134:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019136:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801913a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801913c:	f8dc 3000 	ldr.w	r3, [ip]
 8019140:	4802      	ldr	r0, [pc, #8]	@ (801914c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8019142:	6023      	str	r3, [r4, #0]
 8019144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019146:	bf00      	nop
 8019148:	200114d8 	.word	0x200114d8
 801914c:	08020650 	.word	0x08020650
 8019150:	0802065c 	.word	0x0802065c
 8019154:	2001146c 	.word	0x2001146c

08019158 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 8019158:	4800      	ldr	r0, [pc, #0]	@ (801915c <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 801915a:	4770      	bx	lr
 801915c:	20001c80 	.word	0x20001c80

08019160 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 8019160:	b570      	push	{r4, r5, r6, lr}
 8019162:	4e11      	ldr	r6, [pc, #68]	@ (80191a8 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 8019164:	7835      	ldrb	r5, [r6, #0]
 8019166:	b10d      	cbz	r5, 801916c <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 8019168:	4810      	ldr	r0, [pc, #64]	@ (80191ac <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 801916a:	bd70      	pop	{r4, r5, r6, pc}
 801916c:	4628      	mov	r0, r5
 801916e:	f7ff ff67 	bl	8019040 <geometry_msgs__msg__Point__get_type_description>
 8019172:	300c      	adds	r0, #12
 8019174:	c807      	ldmia	r0, {r0, r1, r2}
 8019176:	4c0e      	ldr	r4, [pc, #56]	@ (80191b0 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 8019178:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801917c:	4628      	mov	r0, r5
 801917e:	f7ff ff8f 	bl	80190a0 <geometry_msgs__msg__Pose__get_type_description>
 8019182:	300c      	adds	r0, #12
 8019184:	c807      	ldmia	r0, {r0, r1, r2}
 8019186:	f104 0318 	add.w	r3, r4, #24
 801918a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801918e:	4628      	mov	r0, r5
 8019190:	f000 f870 	bl	8019274 <geometry_msgs__msg__Quaternion__get_type_description>
 8019194:	300c      	adds	r0, #12
 8019196:	c807      	ldmia	r0, {r0, r1, r2}
 8019198:	3430      	adds	r4, #48	@ 0x30
 801919a:	2301      	movs	r3, #1
 801919c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80191a0:	7033      	strb	r3, [r6, #0]
 80191a2:	4802      	ldr	r0, [pc, #8]	@ (80191ac <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 80191a4:	bd70      	pop	{r4, r5, r6, pc}
 80191a6:	bf00      	nop
 80191a8:	2001156d 	.word	0x2001156d
 80191ac:	080206d4 	.word	0x080206d4
 80191b0:	20001df8 	.word	0x20001df8

080191b4 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 80191b4:	4800      	ldr	r0, [pc, #0]	@ (80191b8 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 80191b6:	4770      	bx	lr
 80191b8:	080206b0 	.word	0x080206b0

080191bc <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 80191bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80191be:	4e1e      	ldr	r6, [pc, #120]	@ (8019238 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 80191c0:	7837      	ldrb	r7, [r6, #0]
 80191c2:	b10f      	cbz	r7, 80191c8 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 80191c4:	481d      	ldr	r0, [pc, #116]	@ (801923c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 80191c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80191c8:	4d1d      	ldr	r5, [pc, #116]	@ (8019240 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 80191ca:	4c1e      	ldr	r4, [pc, #120]	@ (8019244 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 80191cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80191ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80191d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80191d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80191d4:	682b      	ldr	r3, [r5, #0]
 80191d6:	4625      	mov	r5, r4
 80191d8:	4638      	mov	r0, r7
 80191da:	f845 3b04 	str.w	r3, [r5], #4
 80191de:	f7ff ff3b 	bl	8019058 <geometry_msgs__msg__Point__get_individual_type_description_source>
 80191e2:	4684      	mov	ip, r0
 80191e4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80191e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80191ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80191ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80191f0:	4638      	mov	r0, r7
 80191f2:	f8dc 3000 	ldr.w	r3, [ip]
 80191f6:	602b      	str	r3, [r5, #0]
 80191f8:	f7ff ff72 	bl	80190e0 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 80191fc:	4684      	mov	ip, r0
 80191fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019202:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 8019206:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019208:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801920c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801920e:	4638      	mov	r0, r7
 8019210:	f8dc 3000 	ldr.w	r3, [ip]
 8019214:	602b      	str	r3, [r5, #0]
 8019216:	f000 f839 	bl	801928c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801921a:	2301      	movs	r3, #1
 801921c:	4684      	mov	ip, r0
 801921e:	7033      	strb	r3, [r6, #0]
 8019220:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019224:	344c      	adds	r4, #76	@ 0x4c
 8019226:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019228:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801922c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801922e:	f8dc 3000 	ldr.w	r3, [ip]
 8019232:	4802      	ldr	r0, [pc, #8]	@ (801923c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 8019234:	6023      	str	r3, [r4, #0]
 8019236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019238:	2001156c 	.word	0x2001156c
 801923c:	080206a4 	.word	0x080206a4
 8019240:	080206b0 	.word	0x080206b0
 8019244:	200114dc 	.word	0x200114dc

08019248 <geometry_msgs__msg__PoseWithCovariance__init>:
 8019248:	b150      	cbz	r0, 8019260 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 801924a:	b510      	push	{r4, lr}
 801924c:	4604      	mov	r4, r0
 801924e:	f002 fe47 	bl	801bee0 <geometry_msgs__msg__Pose__init>
 8019252:	b100      	cbz	r0, 8019256 <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 8019254:	bd10      	pop	{r4, pc}
 8019256:	4620      	mov	r0, r4
 8019258:	f002 fe62 	bl	801bf20 <geometry_msgs__msg__Pose__fini>
 801925c:	2000      	movs	r0, #0
 801925e:	bd10      	pop	{r4, pc}
 8019260:	2000      	movs	r0, #0
 8019262:	4770      	bx	lr

08019264 <geometry_msgs__msg__PoseWithCovariance__fini>:
 8019264:	b108      	cbz	r0, 801926a <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 8019266:	f002 be5b 	b.w	801bf20 <geometry_msgs__msg__Pose__fini>
 801926a:	4770      	bx	lr

0801926c <geometry_msgs__msg__Quaternion__get_type_hash>:
 801926c:	4800      	ldr	r0, [pc, #0]	@ (8019270 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 801926e:	4770      	bx	lr
 8019270:	20001f54 	.word	0x20001f54

08019274 <geometry_msgs__msg__Quaternion__get_type_description>:
 8019274:	4b03      	ldr	r3, [pc, #12]	@ (8019284 <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 8019276:	781a      	ldrb	r2, [r3, #0]
 8019278:	b90a      	cbnz	r2, 801927e <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 801927a:	2201      	movs	r2, #1
 801927c:	701a      	strb	r2, [r3, #0]
 801927e:	4802      	ldr	r0, [pc, #8]	@ (8019288 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 8019280:	4770      	bx	lr
 8019282:	bf00      	nop
 8019284:	20011595 	.word	0x20011595
 8019288:	08020728 	.word	0x08020728

0801928c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 801928c:	4800      	ldr	r0, [pc, #0]	@ (8019290 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 801928e:	4770      	bx	lr
 8019290:	08020704 	.word	0x08020704

08019294 <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 8019294:	4b09      	ldr	r3, [pc, #36]	@ (80192bc <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 8019296:	781a      	ldrb	r2, [r3, #0]
 8019298:	b96a      	cbnz	r2, 80192b6 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 801929a:	b430      	push	{r4, r5}
 801929c:	4d08      	ldr	r5, [pc, #32]	@ (80192c0 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 801929e:	4c09      	ldr	r4, [pc, #36]	@ (80192c4 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 80192a0:	2201      	movs	r2, #1
 80192a2:	701a      	strb	r2, [r3, #0]
 80192a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80192a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80192a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80192aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80192ac:	682b      	ldr	r3, [r5, #0]
 80192ae:	4806      	ldr	r0, [pc, #24]	@ (80192c8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80192b0:	6023      	str	r3, [r4, #0]
 80192b2:	bc30      	pop	{r4, r5}
 80192b4:	4770      	bx	lr
 80192b6:	4804      	ldr	r0, [pc, #16]	@ (80192c8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80192b8:	4770      	bx	lr
 80192ba:	bf00      	nop
 80192bc:	20011594 	.word	0x20011594
 80192c0:	08020704 	.word	0x08020704
 80192c4:	20011570 	.word	0x20011570
 80192c8:	080206f8 	.word	0x080206f8

080192cc <geometry_msgs__msg__Transform__get_type_hash>:
 80192cc:	4800      	ldr	r0, [pc, #0]	@ (80192d0 <geometry_msgs__msg__Transform__get_type_hash+0x4>)
 80192ce:	4770      	bx	lr
 80192d0:	20002150 	.word	0x20002150

080192d4 <geometry_msgs__msg__Transform__get_type_description>:
 80192d4:	b570      	push	{r4, r5, r6, lr}
 80192d6:	4e0c      	ldr	r6, [pc, #48]	@ (8019308 <geometry_msgs__msg__Transform__get_type_description+0x34>)
 80192d8:	7835      	ldrb	r5, [r6, #0]
 80192da:	b10d      	cbz	r5, 80192e0 <geometry_msgs__msg__Transform__get_type_description+0xc>
 80192dc:	480b      	ldr	r0, [pc, #44]	@ (801930c <geometry_msgs__msg__Transform__get_type_description+0x38>)
 80192de:	bd70      	pop	{r4, r5, r6, pc}
 80192e0:	4628      	mov	r0, r5
 80192e2:	f7ff ffc7 	bl	8019274 <geometry_msgs__msg__Quaternion__get_type_description>
 80192e6:	300c      	adds	r0, #12
 80192e8:	c807      	ldmia	r0, {r0, r1, r2}
 80192ea:	4c09      	ldr	r4, [pc, #36]	@ (8019310 <geometry_msgs__msg__Transform__get_type_description+0x3c>)
 80192ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80192f0:	4628      	mov	r0, r5
 80192f2:	f7f7 fa6f 	bl	80107d4 <geometry_msgs__msg__Vector3__get_type_description>
 80192f6:	300c      	adds	r0, #12
 80192f8:	c807      	ldmia	r0, {r0, r1, r2}
 80192fa:	3418      	adds	r4, #24
 80192fc:	2301      	movs	r3, #1
 80192fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019302:	7033      	strb	r3, [r6, #0]
 8019304:	4801      	ldr	r0, [pc, #4]	@ (801930c <geometry_msgs__msg__Transform__get_type_description+0x38>)
 8019306:	bd70      	pop	{r4, r5, r6, pc}
 8019308:	20011605 	.word	0x20011605
 801930c:	0802077c 	.word	0x0802077c
 8019310:	200021fc 	.word	0x200021fc

08019314 <geometry_msgs__msg__Transform__get_individual_type_description_source>:
 8019314:	4800      	ldr	r0, [pc, #0]	@ (8019318 <geometry_msgs__msg__Transform__get_individual_type_description_source+0x4>)
 8019316:	4770      	bx	lr
 8019318:	08020758 	.word	0x08020758

0801931c <geometry_msgs__msg__Transform__get_type_description_sources>:
 801931c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801931e:	4e17      	ldr	r6, [pc, #92]	@ (801937c <geometry_msgs__msg__Transform__get_type_description_sources+0x60>)
 8019320:	7837      	ldrb	r7, [r6, #0]
 8019322:	b10f      	cbz	r7, 8019328 <geometry_msgs__msg__Transform__get_type_description_sources+0xc>
 8019324:	4816      	ldr	r0, [pc, #88]	@ (8019380 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 8019326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019328:	4d16      	ldr	r5, [pc, #88]	@ (8019384 <geometry_msgs__msg__Transform__get_type_description_sources+0x68>)
 801932a:	4c17      	ldr	r4, [pc, #92]	@ (8019388 <geometry_msgs__msg__Transform__get_type_description_sources+0x6c>)
 801932c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801932e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019332:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019334:	682b      	ldr	r3, [r5, #0]
 8019336:	4625      	mov	r5, r4
 8019338:	4638      	mov	r0, r7
 801933a:	f845 3b04 	str.w	r3, [r5], #4
 801933e:	f7ff ffa5 	bl	801928c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8019342:	4684      	mov	ip, r0
 8019344:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019348:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801934a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801934e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019350:	4638      	mov	r0, r7
 8019352:	f8dc 3000 	ldr.w	r3, [ip]
 8019356:	602b      	str	r3, [r5, #0]
 8019358:	f7f7 fa48 	bl	80107ec <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 801935c:	2301      	movs	r3, #1
 801935e:	4684      	mov	ip, r0
 8019360:	7033      	strb	r3, [r6, #0]
 8019362:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019366:	3428      	adds	r4, #40	@ 0x28
 8019368:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801936a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801936e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019370:	f8dc 3000 	ldr.w	r3, [ip]
 8019374:	4802      	ldr	r0, [pc, #8]	@ (8019380 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 8019376:	6023      	str	r3, [r4, #0]
 8019378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801937a:	bf00      	nop
 801937c:	20011604 	.word	0x20011604
 8019380:	0802074c 	.word	0x0802074c
 8019384:	08020758 	.word	0x08020758
 8019388:	20011598 	.word	0x20011598

0801938c <geometry_msgs__msg__Transform__init>:
 801938c:	b1d8      	cbz	r0, 80193c6 <geometry_msgs__msg__Transform__init+0x3a>
 801938e:	b538      	push	{r3, r4, r5, lr}
 8019390:	4604      	mov	r4, r0
 8019392:	f7f7 fa4b 	bl	801082c <geometry_msgs__msg__Vector3__init>
 8019396:	b130      	cbz	r0, 80193a6 <geometry_msgs__msg__Transform__init+0x1a>
 8019398:	f104 0518 	add.w	r5, r4, #24
 801939c:	4628      	mov	r0, r5
 801939e:	f002 fdcb 	bl	801bf38 <geometry_msgs__msg__Quaternion__init>
 80193a2:	b148      	cbz	r0, 80193b8 <geometry_msgs__msg__Transform__init+0x2c>
 80193a4:	bd38      	pop	{r3, r4, r5, pc}
 80193a6:	4620      	mov	r0, r4
 80193a8:	f7f7 fa44 	bl	8010834 <geometry_msgs__msg__Vector3__fini>
 80193ac:	f104 0018 	add.w	r0, r4, #24
 80193b0:	f002 fdd6 	bl	801bf60 <geometry_msgs__msg__Quaternion__fini>
 80193b4:	2000      	movs	r0, #0
 80193b6:	bd38      	pop	{r3, r4, r5, pc}
 80193b8:	4620      	mov	r0, r4
 80193ba:	f7f7 fa3b 	bl	8010834 <geometry_msgs__msg__Vector3__fini>
 80193be:	4628      	mov	r0, r5
 80193c0:	f002 fdce 	bl	801bf60 <geometry_msgs__msg__Quaternion__fini>
 80193c4:	e7f6      	b.n	80193b4 <geometry_msgs__msg__Transform__init+0x28>
 80193c6:	2000      	movs	r0, #0
 80193c8:	4770      	bx	lr
 80193ca:	bf00      	nop

080193cc <geometry_msgs__msg__Transform__fini>:
 80193cc:	b148      	cbz	r0, 80193e2 <geometry_msgs__msg__Transform__fini+0x16>
 80193ce:	b510      	push	{r4, lr}
 80193d0:	4604      	mov	r4, r0
 80193d2:	f7f7 fa2f 	bl	8010834 <geometry_msgs__msg__Vector3__fini>
 80193d6:	f104 0018 	add.w	r0, r4, #24
 80193da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80193de:	f002 bdbf 	b.w	801bf60 <geometry_msgs__msg__Quaternion__fini>
 80193e2:	4770      	bx	lr

080193e4 <geometry_msgs__msg__TransformStamped__get_type_hash>:
 80193e4:	4800      	ldr	r0, [pc, #0]	@ (80193e8 <geometry_msgs__msg__TransformStamped__get_type_hash+0x4>)
 80193e6:	4770      	bx	lr
 80193e8:	20002320 	.word	0x20002320

080193ec <geometry_msgs__msg__TransformStamped__get_type_description>:
 80193ec:	b570      	push	{r4, r5, r6, lr}
 80193ee:	4e1a      	ldr	r6, [pc, #104]	@ (8019458 <geometry_msgs__msg__TransformStamped__get_type_description+0x6c>)
 80193f0:	7835      	ldrb	r5, [r6, #0]
 80193f2:	b10d      	cbz	r5, 80193f8 <geometry_msgs__msg__TransformStamped__get_type_description+0xc>
 80193f4:	4819      	ldr	r0, [pc, #100]	@ (801945c <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 80193f6:	bd70      	pop	{r4, r5, r6, pc}
 80193f8:	4628      	mov	r0, r5
 80193fa:	f7ff fdeb 	bl	8018fd4 <builtin_interfaces__msg__Time__get_type_description>
 80193fe:	300c      	adds	r0, #12
 8019400:	c807      	ldmia	r0, {r0, r1, r2}
 8019402:	4c17      	ldr	r4, [pc, #92]	@ (8019460 <geometry_msgs__msg__TransformStamped__get_type_description+0x74>)
 8019404:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019408:	4628      	mov	r0, r5
 801940a:	f7ff ff33 	bl	8019274 <geometry_msgs__msg__Quaternion__get_type_description>
 801940e:	300c      	adds	r0, #12
 8019410:	c807      	ldmia	r0, {r0, r1, r2}
 8019412:	f104 0318 	add.w	r3, r4, #24
 8019416:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801941a:	4628      	mov	r0, r5
 801941c:	f7ff ff5a 	bl	80192d4 <geometry_msgs__msg__Transform__get_type_description>
 8019420:	300c      	adds	r0, #12
 8019422:	c807      	ldmia	r0, {r0, r1, r2}
 8019424:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8019428:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801942c:	4628      	mov	r0, r5
 801942e:	f7f7 f9d1 	bl	80107d4 <geometry_msgs__msg__Vector3__get_type_description>
 8019432:	300c      	adds	r0, #12
 8019434:	c807      	ldmia	r0, {r0, r1, r2}
 8019436:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 801943a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801943e:	4628      	mov	r0, r5
 8019440:	f7ff fc84 	bl	8018d4c <std_msgs__msg__Header__get_type_description>
 8019444:	300c      	adds	r0, #12
 8019446:	c807      	ldmia	r0, {r0, r1, r2}
 8019448:	3460      	adds	r4, #96	@ 0x60
 801944a:	2301      	movs	r3, #1
 801944c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019450:	7033      	strb	r3, [r6, #0]
 8019452:	4802      	ldr	r0, [pc, #8]	@ (801945c <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 8019454:	bd70      	pop	{r4, r5, r6, pc}
 8019456:	bf00      	nop
 8019458:	200116e1 	.word	0x200116e1
 801945c:	080207d0 	.word	0x080207d0
 8019460:	20002640 	.word	0x20002640

08019464 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>:
 8019464:	4800      	ldr	r0, [pc, #0]	@ (8019468 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source+0x4>)
 8019466:	4770      	bx	lr
 8019468:	080207ac 	.word	0x080207ac

0801946c <geometry_msgs__msg__TransformStamped__get_type_description_sources>:
 801946c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801946e:	4d2d      	ldr	r5, [pc, #180]	@ (8019524 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xb8>)
 8019470:	782e      	ldrb	r6, [r5, #0]
 8019472:	b10e      	cbz	r6, 8019478 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc>
 8019474:	482c      	ldr	r0, [pc, #176]	@ (8019528 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8019476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019478:	4f2c      	ldr	r7, [pc, #176]	@ (801952c <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc0>)
 801947a:	4c2d      	ldr	r4, [pc, #180]	@ (8019530 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc4>)
 801947c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801947e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019480:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8019482:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019484:	683b      	ldr	r3, [r7, #0]
 8019486:	4627      	mov	r7, r4
 8019488:	4630      	mov	r0, r6
 801948a:	f847 3b04 	str.w	r3, [r7], #4
 801948e:	f7ff fdad 	bl	8018fec <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8019492:	4684      	mov	ip, r0
 8019494:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019498:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801949a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801949e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194a0:	4630      	mov	r0, r6
 80194a2:	f8dc 3000 	ldr.w	r3, [ip]
 80194a6:	603b      	str	r3, [r7, #0]
 80194a8:	f7ff fef0 	bl	801928c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80194ac:	4684      	mov	ip, r0
 80194ae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194b2:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 80194b6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194b8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194bc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194be:	4630      	mov	r0, r6
 80194c0:	f8dc 3000 	ldr.w	r3, [ip]
 80194c4:	603b      	str	r3, [r7, #0]
 80194c6:	f7ff ff25 	bl	8019314 <geometry_msgs__msg__Transform__get_individual_type_description_source>
 80194ca:	4684      	mov	ip, r0
 80194cc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194d0:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 80194d4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194d6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194da:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194dc:	4630      	mov	r0, r6
 80194de:	f8dc 3000 	ldr.w	r3, [ip]
 80194e2:	603b      	str	r3, [r7, #0]
 80194e4:	f7f7 f982 	bl	80107ec <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80194e8:	4684      	mov	ip, r0
 80194ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194ee:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 80194f2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194f4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194f8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194fa:	4630      	mov	r0, r6
 80194fc:	f8dc 3000 	ldr.w	r3, [ip]
 8019500:	603b      	str	r3, [r7, #0]
 8019502:	f7ff fc3b 	bl	8018d7c <std_msgs__msg__Header__get_individual_type_description_source>
 8019506:	2301      	movs	r3, #1
 8019508:	4684      	mov	ip, r0
 801950a:	702b      	strb	r3, [r5, #0]
 801950c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019510:	3494      	adds	r4, #148	@ 0x94
 8019512:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019514:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019518:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801951a:	f8dc 3000 	ldr.w	r3, [ip]
 801951e:	4802      	ldr	r0, [pc, #8]	@ (8019528 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8019520:	6023      	str	r3, [r4, #0]
 8019522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019524:	200116e0 	.word	0x200116e0
 8019528:	080207a0 	.word	0x080207a0
 801952c:	080207ac 	.word	0x080207ac
 8019530:	20011608 	.word	0x20011608

08019534 <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 8019534:	4800      	ldr	r0, [pc, #0]	@ (8019538 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 8019536:	4770      	bx	lr
 8019538:	20002858 	.word	0x20002858

0801953c <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 801953c:	b570      	push	{r4, r5, r6, lr}
 801953e:	4e0c      	ldr	r6, [pc, #48]	@ (8019570 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 8019540:	7835      	ldrb	r5, [r6, #0]
 8019542:	b10d      	cbz	r5, 8019548 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 8019544:	480b      	ldr	r0, [pc, #44]	@ (8019574 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8019546:	bd70      	pop	{r4, r5, r6, pc}
 8019548:	4628      	mov	r0, r5
 801954a:	f7f7 f8cf 	bl	80106ec <geometry_msgs__msg__Twist__get_type_description>
 801954e:	300c      	adds	r0, #12
 8019550:	c807      	ldmia	r0, {r0, r1, r2}
 8019552:	4c09      	ldr	r4, [pc, #36]	@ (8019578 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 8019554:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019558:	4628      	mov	r0, r5
 801955a:	f7f7 f93b 	bl	80107d4 <geometry_msgs__msg__Vector3__get_type_description>
 801955e:	300c      	adds	r0, #12
 8019560:	c807      	ldmia	r0, {r0, r1, r2}
 8019562:	3418      	adds	r4, #24
 8019564:	2301      	movs	r3, #1
 8019566:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801956a:	7033      	strb	r3, [r6, #0]
 801956c:	4801      	ldr	r0, [pc, #4]	@ (8019574 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 801956e:	bd70      	pop	{r4, r5, r6, pc}
 8019570:	20011751 	.word	0x20011751
 8019574:	08020824 	.word	0x08020824
 8019578:	200029d4 	.word	0x200029d4

0801957c <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 801957c:	4800      	ldr	r0, [pc, #0]	@ (8019580 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 801957e:	4770      	bx	lr
 8019580:	08020800 	.word	0x08020800

08019584 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 8019584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019586:	4e17      	ldr	r6, [pc, #92]	@ (80195e4 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 8019588:	7837      	ldrb	r7, [r6, #0]
 801958a:	b10f      	cbz	r7, 8019590 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 801958c:	4816      	ldr	r0, [pc, #88]	@ (80195e8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 801958e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019590:	4d16      	ldr	r5, [pc, #88]	@ (80195ec <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 8019592:	4c17      	ldr	r4, [pc, #92]	@ (80195f0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 8019594:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019596:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019598:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801959a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801959c:	682b      	ldr	r3, [r5, #0]
 801959e:	4625      	mov	r5, r4
 80195a0:	4638      	mov	r0, r7
 80195a2:	f845 3b04 	str.w	r3, [r5], #4
 80195a6:	f7f7 f8b9 	bl	801071c <geometry_msgs__msg__Twist__get_individual_type_description_source>
 80195aa:	4684      	mov	ip, r0
 80195ac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80195b2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80195b8:	4638      	mov	r0, r7
 80195ba:	f8dc 3000 	ldr.w	r3, [ip]
 80195be:	602b      	str	r3, [r5, #0]
 80195c0:	f7f7 f914 	bl	80107ec <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80195c4:	2301      	movs	r3, #1
 80195c6:	4684      	mov	ip, r0
 80195c8:	7033      	strb	r3, [r6, #0]
 80195ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195ce:	3428      	adds	r4, #40	@ 0x28
 80195d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80195d2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80195d8:	f8dc 3000 	ldr.w	r3, [ip]
 80195dc:	4802      	ldr	r0, [pc, #8]	@ (80195e8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 80195de:	6023      	str	r3, [r4, #0]
 80195e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80195e2:	bf00      	nop
 80195e4:	20011750 	.word	0x20011750
 80195e8:	080207f4 	.word	0x080207f4
 80195ec:	08020800 	.word	0x08020800
 80195f0:	200116e4 	.word	0x200116e4

080195f4 <geometry_msgs__msg__TwistWithCovariance__init>:
 80195f4:	b150      	cbz	r0, 801960c <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 80195f6:	b510      	push	{r4, lr}
 80195f8:	4604      	mov	r4, r0
 80195fa:	f7f7 f8bb 	bl	8010774 <geometry_msgs__msg__Twist__init>
 80195fe:	b100      	cbz	r0, 8019602 <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 8019600:	bd10      	pop	{r4, pc}
 8019602:	4620      	mov	r0, r4
 8019604:	f7f7 f8d6 	bl	80107b4 <geometry_msgs__msg__Twist__fini>
 8019608:	2000      	movs	r0, #0
 801960a:	bd10      	pop	{r4, pc}
 801960c:	2000      	movs	r0, #0
 801960e:	4770      	bx	lr

08019610 <geometry_msgs__msg__TwistWithCovariance__fini>:
 8019610:	b108      	cbz	r0, 8019616 <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 8019612:	f7f7 b8cf 	b.w	80107b4 <geometry_msgs__msg__Twist__fini>
 8019616:	4770      	bx	lr

08019618 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 8019618:	f002 bc62 	b.w	801bee0 <geometry_msgs__msg__Pose__init>

0801961c <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 801961c:	f002 bc80 	b.w	801bf20 <geometry_msgs__msg__Pose__fini>

08019620 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8019620:	b510      	push	{r4, lr}
 8019622:	f002 fca3 	bl	801bf6c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8019626:	4c07      	ldr	r4, [pc, #28]	@ (8019644 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 8019628:	60e0      	str	r0, [r4, #12]
 801962a:	f000 f815 	bl	8019658 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801962e:	4b06      	ldr	r3, [pc, #24]	@ (8019648 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019630:	64a0      	str	r0, [r4, #72]	@ 0x48
 8019632:	681a      	ldr	r2, [r3, #0]
 8019634:	b10a      	cbz	r2, 801963a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 8019636:	4804      	ldr	r0, [pc, #16]	@ (8019648 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019638:	bd10      	pop	{r4, pc}
 801963a:	4a04      	ldr	r2, [pc, #16]	@ (801964c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 801963c:	4802      	ldr	r0, [pc, #8]	@ (8019648 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 801963e:	6812      	ldr	r2, [r2, #0]
 8019640:	601a      	str	r2, [r3, #0]
 8019642:	bd10      	pop	{r4, pc}
 8019644:	20002b10 	.word	0x20002b10
 8019648:	20002af8 	.word	0x20002af8
 801964c:	20000408 	.word	0x20000408

08019650 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8019650:	f002 bc72 	b.w	801bf38 <geometry_msgs__msg__Quaternion__init>

08019654 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 8019654:	f002 bc84 	b.w	801bf60 <geometry_msgs__msg__Quaternion__fini>

08019658 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8019658:	4b04      	ldr	r3, [pc, #16]	@ (801966c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801965a:	681a      	ldr	r2, [r3, #0]
 801965c:	b10a      	cbz	r2, 8019662 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 801965e:	4803      	ldr	r0, [pc, #12]	@ (801966c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8019660:	4770      	bx	lr
 8019662:	4a03      	ldr	r2, [pc, #12]	@ (8019670 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 8019664:	4801      	ldr	r0, [pc, #4]	@ (801966c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8019666:	6812      	ldr	r2, [r2, #0]
 8019668:	601a      	str	r2, [r3, #0]
 801966a:	4770      	bx	lr
 801966c:	20002b88 	.word	0x20002b88
 8019670:	20000408 	.word	0x20000408

08019674 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_init_function>:
 8019674:	f7ff be8a 	b.w	801938c <geometry_msgs__msg__Transform__init>

08019678 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_fini_function>:
 8019678:	f7ff bea8 	b.w	80193cc <geometry_msgs__msg__Transform__fini>

0801967c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 801967c:	b510      	push	{r4, lr}
 801967e:	f7f3 f91f 	bl	800c8c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8019682:	4c07      	ldr	r4, [pc, #28]	@ (80196a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x24>)
 8019684:	60e0      	str	r0, [r4, #12]
 8019686:	f7ff ffe7 	bl	8019658 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801968a:	4b06      	ldr	r3, [pc, #24]	@ (80196a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 801968c:	64a0      	str	r0, [r4, #72]	@ 0x48
 801968e:	681a      	ldr	r2, [r3, #0]
 8019690:	b10a      	cbz	r2, 8019696 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x1a>
 8019692:	4804      	ldr	r0, [pc, #16]	@ (80196a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8019694:	bd10      	pop	{r4, pc}
 8019696:	4a04      	ldr	r2, [pc, #16]	@ (80196a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x2c>)
 8019698:	4802      	ldr	r0, [pc, #8]	@ (80196a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 801969a:	6812      	ldr	r2, [r2, #0]
 801969c:	601a      	str	r2, [r3, #0]
 801969e:	bd10      	pop	{r4, pc}
 80196a0:	20002ca8 	.word	0x20002ca8
 80196a4:	20002c90 	.word	0x20002c90
 80196a8:	20000408 	.word	0x20000408

080196ac <get_serialized_size_geometry_msgs__msg__Pose>:
 80196ac:	b570      	push	{r4, r5, r6, lr}
 80196ae:	4604      	mov	r4, r0
 80196b0:	b148      	cbz	r0, 80196c6 <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 80196b2:	460d      	mov	r5, r1
 80196b4:	f002 fc68 	bl	801bf88 <get_serialized_size_geometry_msgs__msg__Point>
 80196b8:	4606      	mov	r6, r0
 80196ba:	1829      	adds	r1, r5, r0
 80196bc:	f104 0018 	add.w	r0, r4, #24
 80196c0:	f000 f864 	bl	801978c <get_serialized_size_geometry_msgs__msg__Quaternion>
 80196c4:	4430      	add	r0, r6
 80196c6:	bd70      	pop	{r4, r5, r6, pc}

080196c8 <_Pose__cdr_deserialize>:
 80196c8:	b570      	push	{r4, r5, r6, lr}
 80196ca:	460c      	mov	r4, r1
 80196cc:	b189      	cbz	r1, 80196f2 <_Pose__cdr_deserialize+0x2a>
 80196ce:	4605      	mov	r5, r0
 80196d0:	f002 fce6 	bl	801c0a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80196d4:	6843      	ldr	r3, [r0, #4]
 80196d6:	4621      	mov	r1, r4
 80196d8:	68db      	ldr	r3, [r3, #12]
 80196da:	4628      	mov	r0, r5
 80196dc:	4798      	blx	r3
 80196de:	f000 f909 	bl	80198f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80196e2:	6843      	ldr	r3, [r0, #4]
 80196e4:	f104 0118 	add.w	r1, r4, #24
 80196e8:	4628      	mov	r0, r5
 80196ea:	68db      	ldr	r3, [r3, #12]
 80196ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80196f0:	4718      	bx	r3
 80196f2:	4608      	mov	r0, r1
 80196f4:	bd70      	pop	{r4, r5, r6, pc}
 80196f6:	bf00      	nop

080196f8 <_Pose__cdr_serialize>:
 80196f8:	b198      	cbz	r0, 8019722 <_Pose__cdr_serialize+0x2a>
 80196fa:	b570      	push	{r4, r5, r6, lr}
 80196fc:	460d      	mov	r5, r1
 80196fe:	4604      	mov	r4, r0
 8019700:	f002 fcce 	bl	801c0a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8019704:	6843      	ldr	r3, [r0, #4]
 8019706:	4629      	mov	r1, r5
 8019708:	689b      	ldr	r3, [r3, #8]
 801970a:	4620      	mov	r0, r4
 801970c:	4798      	blx	r3
 801970e:	f000 f8f1 	bl	80198f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019712:	6843      	ldr	r3, [r0, #4]
 8019714:	4629      	mov	r1, r5
 8019716:	f104 0018 	add.w	r0, r4, #24
 801971a:	689b      	ldr	r3, [r3, #8]
 801971c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019720:	4718      	bx	r3
 8019722:	4770      	bx	lr

08019724 <_Pose__get_serialized_size>:
 8019724:	b538      	push	{r3, r4, r5, lr}
 8019726:	4604      	mov	r4, r0
 8019728:	b148      	cbz	r0, 801973e <_Pose__get_serialized_size+0x1a>
 801972a:	2100      	movs	r1, #0
 801972c:	f002 fc2c 	bl	801bf88 <get_serialized_size_geometry_msgs__msg__Point>
 8019730:	4605      	mov	r5, r0
 8019732:	4601      	mov	r1, r0
 8019734:	f104 0018 	add.w	r0, r4, #24
 8019738:	f000 f828 	bl	801978c <get_serialized_size_geometry_msgs__msg__Quaternion>
 801973c:	4428      	add	r0, r5
 801973e:	bd38      	pop	{r3, r4, r5, pc}

08019740 <_Pose__max_serialized_size>:
 8019740:	b510      	push	{r4, lr}
 8019742:	b082      	sub	sp, #8
 8019744:	2301      	movs	r3, #1
 8019746:	2100      	movs	r1, #0
 8019748:	f10d 0007 	add.w	r0, sp, #7
 801974c:	f88d 3007 	strb.w	r3, [sp, #7]
 8019750:	f002 fc8c 	bl	801c06c <max_serialized_size_geometry_msgs__msg__Point>
 8019754:	4604      	mov	r4, r0
 8019756:	4601      	mov	r1, r0
 8019758:	f10d 0007 	add.w	r0, sp, #7
 801975c:	f000 f8a8 	bl	80198b0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019760:	4420      	add	r0, r4
 8019762:	b002      	add	sp, #8
 8019764:	bd10      	pop	{r4, pc}
 8019766:	bf00      	nop

08019768 <max_serialized_size_geometry_msgs__msg__Pose>:
 8019768:	2301      	movs	r3, #1
 801976a:	b570      	push	{r4, r5, r6, lr}
 801976c:	7003      	strb	r3, [r0, #0]
 801976e:	4605      	mov	r5, r0
 8019770:	460e      	mov	r6, r1
 8019772:	f002 fc7b 	bl	801c06c <max_serialized_size_geometry_msgs__msg__Point>
 8019776:	4604      	mov	r4, r0
 8019778:	1831      	adds	r1, r6, r0
 801977a:	4628      	mov	r0, r5
 801977c:	f000 f898 	bl	80198b0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019780:	4420      	add	r0, r4
 8019782:	bd70      	pop	{r4, r5, r6, pc}

08019784 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8019784:	4800      	ldr	r0, [pc, #0]	@ (8019788 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 8019786:	4770      	bx	lr
 8019788:	20002d20 	.word	0x20002d20

0801978c <get_serialized_size_geometry_msgs__msg__Quaternion>:
 801978c:	b1f0      	cbz	r0, 80197cc <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 801978e:	b570      	push	{r4, r5, r6, lr}
 8019790:	460d      	mov	r5, r1
 8019792:	4628      	mov	r0, r5
 8019794:	2108      	movs	r1, #8
 8019796:	f7f4 fc93 	bl	800e0c0 <ucdr_alignment>
 801979a:	2108      	movs	r1, #8
 801979c:	186c      	adds	r4, r5, r1
 801979e:	4404      	add	r4, r0
 80197a0:	4620      	mov	r0, r4
 80197a2:	f7f4 fc8d 	bl	800e0c0 <ucdr_alignment>
 80197a6:	f100 0608 	add.w	r6, r0, #8
 80197aa:	4426      	add	r6, r4
 80197ac:	2108      	movs	r1, #8
 80197ae:	4630      	mov	r0, r6
 80197b0:	f7f4 fc86 	bl	800e0c0 <ucdr_alignment>
 80197b4:	f100 0408 	add.w	r4, r0, #8
 80197b8:	4434      	add	r4, r6
 80197ba:	2108      	movs	r1, #8
 80197bc:	4620      	mov	r0, r4
 80197be:	f7f4 fc7f 	bl	800e0c0 <ucdr_alignment>
 80197c2:	f1c5 0508 	rsb	r5, r5, #8
 80197c6:	4405      	add	r5, r0
 80197c8:	1928      	adds	r0, r5, r4
 80197ca:	bd70      	pop	{r4, r5, r6, pc}
 80197cc:	4770      	bx	lr
 80197ce:	bf00      	nop

080197d0 <_Quaternion__cdr_deserialize>:
 80197d0:	b538      	push	{r3, r4, r5, lr}
 80197d2:	460c      	mov	r4, r1
 80197d4:	b199      	cbz	r1, 80197fe <_Quaternion__cdr_deserialize+0x2e>
 80197d6:	4605      	mov	r5, r0
 80197d8:	f7f4 fa94 	bl	800dd04 <ucdr_deserialize_double>
 80197dc:	f104 0108 	add.w	r1, r4, #8
 80197e0:	4628      	mov	r0, r5
 80197e2:	f7f4 fa8f 	bl	800dd04 <ucdr_deserialize_double>
 80197e6:	f104 0110 	add.w	r1, r4, #16
 80197ea:	4628      	mov	r0, r5
 80197ec:	f7f4 fa8a 	bl	800dd04 <ucdr_deserialize_double>
 80197f0:	f104 0118 	add.w	r1, r4, #24
 80197f4:	4628      	mov	r0, r5
 80197f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80197fa:	f7f4 ba83 	b.w	800dd04 <ucdr_deserialize_double>
 80197fe:	4608      	mov	r0, r1
 8019800:	bd38      	pop	{r3, r4, r5, pc}
 8019802:	bf00      	nop

08019804 <_Quaternion__cdr_serialize>:
 8019804:	b1c0      	cbz	r0, 8019838 <_Quaternion__cdr_serialize+0x34>
 8019806:	b538      	push	{r3, r4, r5, lr}
 8019808:	ed90 0b00 	vldr	d0, [r0]
 801980c:	460d      	mov	r5, r1
 801980e:	4604      	mov	r4, r0
 8019810:	4608      	mov	r0, r1
 8019812:	f7f4 f8e7 	bl	800d9e4 <ucdr_serialize_double>
 8019816:	ed94 0b02 	vldr	d0, [r4, #8]
 801981a:	4628      	mov	r0, r5
 801981c:	f7f4 f8e2 	bl	800d9e4 <ucdr_serialize_double>
 8019820:	ed94 0b04 	vldr	d0, [r4, #16]
 8019824:	4628      	mov	r0, r5
 8019826:	f7f4 f8dd 	bl	800d9e4 <ucdr_serialize_double>
 801982a:	ed94 0b06 	vldr	d0, [r4, #24]
 801982e:	4628      	mov	r0, r5
 8019830:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019834:	f7f4 b8d6 	b.w	800d9e4 <ucdr_serialize_double>
 8019838:	4770      	bx	lr
 801983a:	bf00      	nop

0801983c <_Quaternion__get_serialized_size>:
 801983c:	b1d8      	cbz	r0, 8019876 <_Quaternion__get_serialized_size+0x3a>
 801983e:	b538      	push	{r3, r4, r5, lr}
 8019840:	2108      	movs	r1, #8
 8019842:	2000      	movs	r0, #0
 8019844:	f7f4 fc3c 	bl	800e0c0 <ucdr_alignment>
 8019848:	f100 0408 	add.w	r4, r0, #8
 801984c:	2108      	movs	r1, #8
 801984e:	4620      	mov	r0, r4
 8019850:	f7f4 fc36 	bl	800e0c0 <ucdr_alignment>
 8019854:	f100 0508 	add.w	r5, r0, #8
 8019858:	4425      	add	r5, r4
 801985a:	2108      	movs	r1, #8
 801985c:	4628      	mov	r0, r5
 801985e:	f7f4 fc2f 	bl	800e0c0 <ucdr_alignment>
 8019862:	f100 0408 	add.w	r4, r0, #8
 8019866:	442c      	add	r4, r5
 8019868:	2108      	movs	r1, #8
 801986a:	4620      	mov	r0, r4
 801986c:	f7f4 fc28 	bl	800e0c0 <ucdr_alignment>
 8019870:	3008      	adds	r0, #8
 8019872:	4420      	add	r0, r4
 8019874:	bd38      	pop	{r3, r4, r5, pc}
 8019876:	4770      	bx	lr

08019878 <_Quaternion__max_serialized_size>:
 8019878:	b538      	push	{r3, r4, r5, lr}
 801987a:	2108      	movs	r1, #8
 801987c:	2000      	movs	r0, #0
 801987e:	f7f4 fc1f 	bl	800e0c0 <ucdr_alignment>
 8019882:	f100 0408 	add.w	r4, r0, #8
 8019886:	2108      	movs	r1, #8
 8019888:	4620      	mov	r0, r4
 801988a:	f7f4 fc19 	bl	800e0c0 <ucdr_alignment>
 801988e:	f100 0508 	add.w	r5, r0, #8
 8019892:	4425      	add	r5, r4
 8019894:	2108      	movs	r1, #8
 8019896:	4628      	mov	r0, r5
 8019898:	f7f4 fc12 	bl	800e0c0 <ucdr_alignment>
 801989c:	f100 0408 	add.w	r4, r0, #8
 80198a0:	442c      	add	r4, r5
 80198a2:	2108      	movs	r1, #8
 80198a4:	4620      	mov	r0, r4
 80198a6:	f7f4 fc0b 	bl	800e0c0 <ucdr_alignment>
 80198aa:	3008      	adds	r0, #8
 80198ac:	4420      	add	r0, r4
 80198ae:	bd38      	pop	{r3, r4, r5, pc}

080198b0 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 80198b0:	b570      	push	{r4, r5, r6, lr}
 80198b2:	2301      	movs	r3, #1
 80198b4:	460c      	mov	r4, r1
 80198b6:	7003      	strb	r3, [r0, #0]
 80198b8:	2108      	movs	r1, #8
 80198ba:	4620      	mov	r0, r4
 80198bc:	f7f4 fc00 	bl	800e0c0 <ucdr_alignment>
 80198c0:	2108      	movs	r1, #8
 80198c2:	1863      	adds	r3, r4, r1
 80198c4:	18c5      	adds	r5, r0, r3
 80198c6:	4628      	mov	r0, r5
 80198c8:	f7f4 fbfa 	bl	800e0c0 <ucdr_alignment>
 80198cc:	f100 0608 	add.w	r6, r0, #8
 80198d0:	442e      	add	r6, r5
 80198d2:	2108      	movs	r1, #8
 80198d4:	4630      	mov	r0, r6
 80198d6:	f7f4 fbf3 	bl	800e0c0 <ucdr_alignment>
 80198da:	f100 0508 	add.w	r5, r0, #8
 80198de:	4435      	add	r5, r6
 80198e0:	2108      	movs	r1, #8
 80198e2:	4628      	mov	r0, r5
 80198e4:	f7f4 fbec 	bl	800e0c0 <ucdr_alignment>
 80198e8:	f1c4 0408 	rsb	r4, r4, #8
 80198ec:	4420      	add	r0, r4
 80198ee:	4428      	add	r0, r5
 80198f0:	bd70      	pop	{r4, r5, r6, pc}
 80198f2:	bf00      	nop

080198f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 80198f4:	4800      	ldr	r0, [pc, #0]	@ (80198f8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 80198f6:	4770      	bx	lr
 80198f8:	20002d54 	.word	0x20002d54

080198fc <get_serialized_size_geometry_msgs__msg__Transform>:
 80198fc:	b570      	push	{r4, r5, r6, lr}
 80198fe:	4604      	mov	r4, r0
 8019900:	b148      	cbz	r0, 8019916 <get_serialized_size_geometry_msgs__msg__Transform+0x1a>
 8019902:	460d      	mov	r5, r1
 8019904:	f7f3 f85a 	bl	800c9bc <get_serialized_size_geometry_msgs__msg__Vector3>
 8019908:	4606      	mov	r6, r0
 801990a:	1829      	adds	r1, r5, r0
 801990c:	f104 0018 	add.w	r0, r4, #24
 8019910:	f7ff ff3c 	bl	801978c <get_serialized_size_geometry_msgs__msg__Quaternion>
 8019914:	4430      	add	r0, r6
 8019916:	bd70      	pop	{r4, r5, r6, pc}

08019918 <_Transform__cdr_deserialize>:
 8019918:	b570      	push	{r4, r5, r6, lr}
 801991a:	460c      	mov	r4, r1
 801991c:	b189      	cbz	r1, 8019942 <_Transform__cdr_deserialize+0x2a>
 801991e:	4605      	mov	r5, r0
 8019920:	f7f3 f8d8 	bl	800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8019924:	6843      	ldr	r3, [r0, #4]
 8019926:	4621      	mov	r1, r4
 8019928:	68db      	ldr	r3, [r3, #12]
 801992a:	4628      	mov	r0, r5
 801992c:	4798      	blx	r3
 801992e:	f7ff ffe1 	bl	80198f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019932:	6843      	ldr	r3, [r0, #4]
 8019934:	f104 0118 	add.w	r1, r4, #24
 8019938:	4628      	mov	r0, r5
 801993a:	68db      	ldr	r3, [r3, #12]
 801993c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019940:	4718      	bx	r3
 8019942:	4608      	mov	r0, r1
 8019944:	bd70      	pop	{r4, r5, r6, pc}
 8019946:	bf00      	nop

08019948 <_Transform__cdr_serialize>:
 8019948:	b198      	cbz	r0, 8019972 <_Transform__cdr_serialize+0x2a>
 801994a:	b570      	push	{r4, r5, r6, lr}
 801994c:	460d      	mov	r5, r1
 801994e:	4604      	mov	r4, r0
 8019950:	f7f3 f8c0 	bl	800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8019954:	6843      	ldr	r3, [r0, #4]
 8019956:	4629      	mov	r1, r5
 8019958:	689b      	ldr	r3, [r3, #8]
 801995a:	4620      	mov	r0, r4
 801995c:	4798      	blx	r3
 801995e:	f7ff ffc9 	bl	80198f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019962:	6843      	ldr	r3, [r0, #4]
 8019964:	4629      	mov	r1, r5
 8019966:	f104 0018 	add.w	r0, r4, #24
 801996a:	689b      	ldr	r3, [r3, #8]
 801996c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019970:	4718      	bx	r3
 8019972:	4770      	bx	lr

08019974 <_Transform__get_serialized_size>:
 8019974:	b538      	push	{r3, r4, r5, lr}
 8019976:	4604      	mov	r4, r0
 8019978:	b148      	cbz	r0, 801998e <_Transform__get_serialized_size+0x1a>
 801997a:	2100      	movs	r1, #0
 801997c:	f7f3 f81e 	bl	800c9bc <get_serialized_size_geometry_msgs__msg__Vector3>
 8019980:	4605      	mov	r5, r0
 8019982:	4601      	mov	r1, r0
 8019984:	f104 0018 	add.w	r0, r4, #24
 8019988:	f7ff ff00 	bl	801978c <get_serialized_size_geometry_msgs__msg__Quaternion>
 801998c:	4428      	add	r0, r5
 801998e:	bd38      	pop	{r3, r4, r5, pc}

08019990 <_Transform__max_serialized_size>:
 8019990:	b510      	push	{r4, lr}
 8019992:	b082      	sub	sp, #8
 8019994:	2301      	movs	r3, #1
 8019996:	2100      	movs	r1, #0
 8019998:	f10d 0007 	add.w	r0, sp, #7
 801999c:	f88d 3007 	strb.w	r3, [sp, #7]
 80199a0:	f7f3 f87e 	bl	800caa0 <max_serialized_size_geometry_msgs__msg__Vector3>
 80199a4:	4604      	mov	r4, r0
 80199a6:	4601      	mov	r1, r0
 80199a8:	f10d 0007 	add.w	r0, sp, #7
 80199ac:	f7ff ff80 	bl	80198b0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80199b0:	4420      	add	r0, r4
 80199b2:	b002      	add	sp, #8
 80199b4:	bd10      	pop	{r4, pc}
 80199b6:	bf00      	nop

080199b8 <max_serialized_size_geometry_msgs__msg__Transform>:
 80199b8:	2301      	movs	r3, #1
 80199ba:	b570      	push	{r4, r5, r6, lr}
 80199bc:	7003      	strb	r3, [r0, #0]
 80199be:	4605      	mov	r5, r0
 80199c0:	460e      	mov	r6, r1
 80199c2:	f7f3 f86d 	bl	800caa0 <max_serialized_size_geometry_msgs__msg__Vector3>
 80199c6:	4604      	mov	r4, r0
 80199c8:	1831      	adds	r1, r6, r0
 80199ca:	4628      	mov	r0, r5
 80199cc:	f7ff ff70 	bl	80198b0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80199d0:	4420      	add	r0, r4
 80199d2:	bd70      	pop	{r4, r5, r6, pc}

080199d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 80199d4:	4800      	ldr	r0, [pc, #0]	@ (80199d8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x4>)
 80199d6:	4770      	bx	lr
 80199d8:	20002d88 	.word	0x20002d88

080199dc <ucdr_serialize_string>:
 80199dc:	b538      	push	{r3, r4, r5, lr}
 80199de:	4605      	mov	r5, r0
 80199e0:	4608      	mov	r0, r1
 80199e2:	460c      	mov	r4, r1
 80199e4:	f7e6 fc5c 	bl	80002a0 <strlen>
 80199e8:	4621      	mov	r1, r4
 80199ea:	1c42      	adds	r2, r0, #1
 80199ec:	4628      	mov	r0, r5
 80199ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80199f2:	f7f7 baff 	b.w	8010ff4 <ucdr_serialize_sequence_char>
 80199f6:	bf00      	nop

080199f8 <ucdr_deserialize_string>:
 80199f8:	b500      	push	{lr}
 80199fa:	b083      	sub	sp, #12
 80199fc:	ab01      	add	r3, sp, #4
 80199fe:	f7f7 fb0b 	bl	8011018 <ucdr_deserialize_sequence_char>
 8019a02:	b003      	add	sp, #12
 8019a04:	f85d fb04 	ldr.w	pc, [sp], #4

08019a08 <get_custom_error>:
 8019a08:	4b01      	ldr	r3, [pc, #4]	@ (8019a10 <get_custom_error+0x8>)
 8019a0a:	7818      	ldrb	r0, [r3, #0]
 8019a0c:	4770      	bx	lr
 8019a0e:	bf00      	nop
 8019a10:	20011752 	.word	0x20011752

08019a14 <recv_custom_msg>:
 8019a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a18:	b089      	sub	sp, #36	@ 0x24
 8019a1a:	4693      	mov	fp, r2
 8019a1c:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8019a20:	9104      	str	r1, [sp, #16]
 8019a22:	2100      	movs	r1, #0
 8019a24:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8019a28:	9305      	str	r3, [sp, #20]
 8019a2a:	4604      	mov	r4, r0
 8019a2c:	f88d 101e 	strb.w	r1, [sp, #30]
 8019a30:	b332      	cbz	r2, 8019a80 <recv_custom_msg+0x6c>
 8019a32:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 8019a36:	f10d 091f 	add.w	r9, sp, #31
 8019a3a:	f10d 0814 	add.w	r8, sp, #20
 8019a3e:	f10d 071e 	add.w	r7, sp, #30
 8019a42:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8019a46:	e004      	b.n	8019a52 <recv_custom_msg+0x3e>
 8019a48:	9b05      	ldr	r3, [sp, #20]
 8019a4a:	2b00      	cmp	r3, #0
 8019a4c:	dd10      	ble.n	8019a70 <recv_custom_msg+0x5c>
 8019a4e:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 8019a52:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8019a56:	e9cd 6700 	strd	r6, r7, [sp]
 8019a5a:	4623      	mov	r3, r4
 8019a5c:	4622      	mov	r2, r4
 8019a5e:	4629      	mov	r1, r5
 8019a60:	4650      	mov	r0, sl
 8019a62:	f001 f8f9 	bl	801ac58 <uxr_read_framed_msg>
 8019a66:	2800      	cmp	r0, #0
 8019a68:	d0ee      	beq.n	8019a48 <recv_custom_msg+0x34>
 8019a6a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8019a6e:	b1a3      	cbz	r3, 8019a9a <recv_custom_msg+0x86>
 8019a70:	4b0e      	ldr	r3, [pc, #56]	@ (8019aac <recv_custom_msg+0x98>)
 8019a72:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8019a76:	701a      	strb	r2, [r3, #0]
 8019a78:	2000      	movs	r0, #0
 8019a7a:	b009      	add	sp, #36	@ 0x24
 8019a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a80:	f10d 021f 	add.w	r2, sp, #31
 8019a84:	9200      	str	r2, [sp, #0]
 8019a86:	4601      	mov	r1, r0
 8019a88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8019a8c:	47a8      	blx	r5
 8019a8e:	2800      	cmp	r0, #0
 8019a90:	d0ee      	beq.n	8019a70 <recv_custom_msg+0x5c>
 8019a92:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8019a96:	2b00      	cmp	r3, #0
 8019a98:	d1ea      	bne.n	8019a70 <recv_custom_msg+0x5c>
 8019a9a:	9b04      	ldr	r3, [sp, #16]
 8019a9c:	f8cb 0000 	str.w	r0, [fp]
 8019aa0:	2001      	movs	r0, #1
 8019aa2:	601c      	str	r4, [r3, #0]
 8019aa4:	b009      	add	sp, #36	@ 0x24
 8019aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019aaa:	bf00      	nop
 8019aac:	20011752 	.word	0x20011752

08019ab0 <send_custom_msg>:
 8019ab0:	b570      	push	{r4, r5, r6, lr}
 8019ab2:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 8019ab6:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8019aba:	b086      	sub	sp, #24
 8019abc:	4616      	mov	r6, r2
 8019abe:	b965      	cbnz	r5, 8019ada <send_custom_msg+0x2a>
 8019ac0:	f10d 0317 	add.w	r3, sp, #23
 8019ac4:	47a0      	blx	r4
 8019ac6:	b108      	cbz	r0, 8019acc <send_custom_msg+0x1c>
 8019ac8:	42b0      	cmp	r0, r6
 8019aca:	d014      	beq.n	8019af6 <send_custom_msg+0x46>
 8019acc:	4b0b      	ldr	r3, [pc, #44]	@ (8019afc <send_custom_msg+0x4c>)
 8019ace:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8019ad2:	701a      	strb	r2, [r3, #0]
 8019ad4:	2000      	movs	r0, #0
 8019ad6:	b006      	add	sp, #24
 8019ad8:	bd70      	pop	{r4, r5, r6, pc}
 8019ada:	f10d 0217 	add.w	r2, sp, #23
 8019ade:	9202      	str	r2, [sp, #8]
 8019ae0:	2200      	movs	r2, #0
 8019ae2:	e9cd 6200 	strd	r6, r2, [sp]
 8019ae6:	460b      	mov	r3, r1
 8019ae8:	4602      	mov	r2, r0
 8019aea:	4621      	mov	r1, r4
 8019aec:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8019af0:	f000 fed4 	bl	801a89c <uxr_write_framed_msg>
 8019af4:	e7e7      	b.n	8019ac6 <send_custom_msg+0x16>
 8019af6:	2001      	movs	r0, #1
 8019af8:	b006      	add	sp, #24
 8019afa:	bd70      	pop	{r4, r5, r6, pc}
 8019afc:	20011752 	.word	0x20011752

08019b00 <uxr_set_custom_transport_callbacks>:
 8019b00:	b410      	push	{r4}
 8019b02:	9c01      	ldr	r4, [sp, #4]
 8019b04:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8019b08:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8019b0c:	9b02      	ldr	r3, [sp, #8]
 8019b0e:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 8019b12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019b16:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8019b1a:	4770      	bx	lr

08019b1c <uxr_init_custom_transport>:
 8019b1c:	b538      	push	{r3, r4, r5, lr}
 8019b1e:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 8019b22:	b303      	cbz	r3, 8019b66 <uxr_init_custom_transport+0x4a>
 8019b24:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8019b28:	4604      	mov	r4, r0
 8019b2a:	b1e2      	cbz	r2, 8019b66 <uxr_init_custom_transport+0x4a>
 8019b2c:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8019b30:	b1ca      	cbz	r2, 8019b66 <uxr_init_custom_transport+0x4a>
 8019b32:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 8019b36:	b1b2      	cbz	r2, 8019b66 <uxr_init_custom_transport+0x4a>
 8019b38:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8019b3c:	4798      	blx	r3
 8019b3e:	4605      	mov	r5, r0
 8019b40:	b188      	cbz	r0, 8019b66 <uxr_init_custom_transport+0x4a>
 8019b42:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8019b46:	b98b      	cbnz	r3, 8019b6c <uxr_init_custom_transport+0x50>
 8019b48:	490b      	ldr	r1, [pc, #44]	@ (8019b78 <uxr_init_custom_transport+0x5c>)
 8019b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8019b7c <uxr_init_custom_transport+0x60>)
 8019b4c:	4a0c      	ldr	r2, [pc, #48]	@ (8019b80 <uxr_init_custom_transport+0x64>)
 8019b4e:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 8019b52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8019b56:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8019b5a:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8019b5e:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 8019b62:	4628      	mov	r0, r5
 8019b64:	bd38      	pop	{r3, r4, r5, pc}
 8019b66:	2500      	movs	r5, #0
 8019b68:	4628      	mov	r0, r5
 8019b6a:	bd38      	pop	{r3, r4, r5, pc}
 8019b6c:	2100      	movs	r1, #0
 8019b6e:	f204 2002 	addw	r0, r4, #514	@ 0x202
 8019b72:	f000 fe8d 	bl	801a890 <uxr_init_framing_io>
 8019b76:	e7e7      	b.n	8019b48 <uxr_init_custom_transport+0x2c>
 8019b78:	08019ab1 	.word	0x08019ab1
 8019b7c:	08019a15 	.word	0x08019a15
 8019b80:	08019a09 	.word	0x08019a09

08019b84 <uxr_close_custom_transport>:
 8019b84:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8019b88:	4718      	bx	r3
 8019b8a:	bf00      	nop

08019b8c <uxr_init_input_best_effort_stream>:
 8019b8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019b90:	8003      	strh	r3, [r0, #0]
 8019b92:	4770      	bx	lr

08019b94 <uxr_reset_input_best_effort_stream>:
 8019b94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019b98:	8003      	strh	r3, [r0, #0]
 8019b9a:	4770      	bx	lr

08019b9c <uxr_receive_best_effort_message>:
 8019b9c:	b538      	push	{r3, r4, r5, lr}
 8019b9e:	4604      	mov	r4, r0
 8019ba0:	8800      	ldrh	r0, [r0, #0]
 8019ba2:	460d      	mov	r5, r1
 8019ba4:	f000 fe5e 	bl	801a864 <uxr_seq_num_cmp>
 8019ba8:	4603      	mov	r3, r0
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8019bb0:	bfb8      	it	lt
 8019bb2:	8025      	strhlt	r5, [r4, #0]
 8019bb4:	bd38      	pop	{r3, r4, r5, pc}
 8019bb6:	bf00      	nop

08019bb8 <on_full_input_buffer>:
 8019bb8:	b570      	push	{r4, r5, r6, lr}
 8019bba:	4605      	mov	r5, r0
 8019bbc:	460c      	mov	r4, r1
 8019bbe:	682b      	ldr	r3, [r5, #0]
 8019bc0:	6809      	ldr	r1, [r1, #0]
 8019bc2:	8920      	ldrh	r0, [r4, #8]
 8019bc4:	6862      	ldr	r2, [r4, #4]
 8019bc6:	fbb2 f2f0 	udiv	r2, r2, r0
 8019bca:	1a5b      	subs	r3, r3, r1
 8019bcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8019bd0:	3301      	adds	r3, #1
 8019bd2:	b29b      	uxth	r3, r3
 8019bd4:	fbb3 f6f0 	udiv	r6, r3, r0
 8019bd8:	fb00 3316 	mls	r3, r0, r6, r3
 8019bdc:	b29b      	uxth	r3, r3
 8019bde:	fb02 f303 	mul.w	r3, r2, r3
 8019be2:	1d18      	adds	r0, r3, #4
 8019be4:	4408      	add	r0, r1
 8019be6:	7d26      	ldrb	r6, [r4, #20]
 8019be8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8019bec:	b116      	cbz	r6, 8019bf4 <on_full_input_buffer+0x3c>
 8019bee:	2600      	movs	r6, #0
 8019bf0:	f840 6c04 	str.w	r6, [r0, #-4]
 8019bf4:	2a03      	cmp	r2, #3
 8019bf6:	d801      	bhi.n	8019bfc <on_full_input_buffer+0x44>
 8019bf8:	2001      	movs	r0, #1
 8019bfa:	bd70      	pop	{r4, r5, r6, pc}
 8019bfc:	3308      	adds	r3, #8
 8019bfe:	4419      	add	r1, r3
 8019c00:	4628      	mov	r0, r5
 8019c02:	692b      	ldr	r3, [r5, #16]
 8019c04:	3a04      	subs	r2, #4
 8019c06:	f7f4 fa4f 	bl	800e0a8 <ucdr_init_buffer_origin>
 8019c0a:	4628      	mov	r0, r5
 8019c0c:	4902      	ldr	r1, [pc, #8]	@ (8019c18 <on_full_input_buffer+0x60>)
 8019c0e:	4622      	mov	r2, r4
 8019c10:	f7f4 fa26 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 8019c14:	2000      	movs	r0, #0
 8019c16:	bd70      	pop	{r4, r5, r6, pc}
 8019c18:	08019bb9 	.word	0x08019bb9

08019c1c <uxr_init_input_reliable_stream>:
 8019c1c:	b500      	push	{lr}
 8019c1e:	e9c0 1200 	strd	r1, r2, [r0]
 8019c22:	f04f 0e00 	mov.w	lr, #0
 8019c26:	9a01      	ldr	r2, [sp, #4]
 8019c28:	8103      	strh	r3, [r0, #8]
 8019c2a:	6102      	str	r2, [r0, #16]
 8019c2c:	f880 e014 	strb.w	lr, [r0, #20]
 8019c30:	b1d3      	cbz	r3, 8019c68 <uxr_init_input_reliable_stream+0x4c>
 8019c32:	f8c1 e000 	str.w	lr, [r1]
 8019c36:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019c3a:	f1bc 0f01 	cmp.w	ip, #1
 8019c3e:	d913      	bls.n	8019c68 <uxr_init_input_reliable_stream+0x4c>
 8019c40:	2301      	movs	r3, #1
 8019c42:	fbb3 f1fc 	udiv	r1, r3, ip
 8019c46:	fb0c 3111 	mls	r1, ip, r1, r3
 8019c4a:	b289      	uxth	r1, r1
 8019c4c:	6842      	ldr	r2, [r0, #4]
 8019c4e:	fbb2 f2fc 	udiv	r2, r2, ip
 8019c52:	fb01 f202 	mul.w	r2, r1, r2
 8019c56:	6801      	ldr	r1, [r0, #0]
 8019c58:	f841 e002 	str.w	lr, [r1, r2]
 8019c5c:	3301      	adds	r3, #1
 8019c5e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019c62:	b29b      	uxth	r3, r3
 8019c64:	459c      	cmp	ip, r3
 8019c66:	d8ec      	bhi.n	8019c42 <uxr_init_input_reliable_stream+0x26>
 8019c68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019c6c:	60c3      	str	r3, [r0, #12]
 8019c6e:	f85d fb04 	ldr.w	pc, [sp], #4
 8019c72:	bf00      	nop

08019c74 <uxr_reset_input_reliable_stream>:
 8019c74:	8901      	ldrh	r1, [r0, #8]
 8019c76:	b1e9      	cbz	r1, 8019cb4 <uxr_reset_input_reliable_stream+0x40>
 8019c78:	f04f 0c00 	mov.w	ip, #0
 8019c7c:	b500      	push	{lr}
 8019c7e:	4663      	mov	r3, ip
 8019c80:	46e6      	mov	lr, ip
 8019c82:	fbb3 f2f1 	udiv	r2, r3, r1
 8019c86:	fb01 3312 	mls	r3, r1, r2, r3
 8019c8a:	b29b      	uxth	r3, r3
 8019c8c:	6842      	ldr	r2, [r0, #4]
 8019c8e:	fbb2 f2f1 	udiv	r2, r2, r1
 8019c92:	fb03 f202 	mul.w	r2, r3, r2
 8019c96:	6803      	ldr	r3, [r0, #0]
 8019c98:	f843 e002 	str.w	lr, [r3, r2]
 8019c9c:	f10c 0c01 	add.w	ip, ip, #1
 8019ca0:	8901      	ldrh	r1, [r0, #8]
 8019ca2:	fa1f f38c 	uxth.w	r3, ip
 8019ca6:	4299      	cmp	r1, r3
 8019ca8:	d8eb      	bhi.n	8019c82 <uxr_reset_input_reliable_stream+0xe>
 8019caa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019cae:	60c3      	str	r3, [r0, #12]
 8019cb0:	f85d fb04 	ldr.w	pc, [sp], #4
 8019cb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019cb8:	60c3      	str	r3, [r0, #12]
 8019cba:	4770      	bx	lr

08019cbc <uxr_receive_reliable_message>:
 8019cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019cc0:	4604      	mov	r4, r0
 8019cc2:	460d      	mov	r5, r1
 8019cc4:	8901      	ldrh	r1, [r0, #8]
 8019cc6:	8980      	ldrh	r0, [r0, #12]
 8019cc8:	4690      	mov	r8, r2
 8019cca:	461f      	mov	r7, r3
 8019ccc:	f000 fdc2 	bl	801a854 <uxr_seq_num_add>
 8019cd0:	4629      	mov	r1, r5
 8019cd2:	4606      	mov	r6, r0
 8019cd4:	89a0      	ldrh	r0, [r4, #12]
 8019cd6:	f000 fdc5 	bl	801a864 <uxr_seq_num_cmp>
 8019cda:	2800      	cmp	r0, #0
 8019cdc:	db0a      	blt.n	8019cf4 <uxr_receive_reliable_message+0x38>
 8019cde:	2600      	movs	r6, #0
 8019ce0:	89e0      	ldrh	r0, [r4, #14]
 8019ce2:	4629      	mov	r1, r5
 8019ce4:	f000 fdbe 	bl	801a864 <uxr_seq_num_cmp>
 8019ce8:	2800      	cmp	r0, #0
 8019cea:	bfb8      	it	lt
 8019cec:	81e5      	strhlt	r5, [r4, #14]
 8019cee:	4630      	mov	r0, r6
 8019cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019cf4:	4630      	mov	r0, r6
 8019cf6:	4629      	mov	r1, r5
 8019cf8:	f000 fdb4 	bl	801a864 <uxr_seq_num_cmp>
 8019cfc:	2800      	cmp	r0, #0
 8019cfe:	dbee      	blt.n	8019cde <uxr_receive_reliable_message+0x22>
 8019d00:	6923      	ldr	r3, [r4, #16]
 8019d02:	4640      	mov	r0, r8
 8019d04:	4798      	blx	r3
 8019d06:	2101      	movs	r1, #1
 8019d08:	4606      	mov	r6, r0
 8019d0a:	89a0      	ldrh	r0, [r4, #12]
 8019d0c:	f000 fda2 	bl	801a854 <uxr_seq_num_add>
 8019d10:	b90e      	cbnz	r6, 8019d16 <uxr_receive_reliable_message+0x5a>
 8019d12:	4285      	cmp	r5, r0
 8019d14:	d046      	beq.n	8019da4 <uxr_receive_reliable_message+0xe8>
 8019d16:	8921      	ldrh	r1, [r4, #8]
 8019d18:	fbb5 f2f1 	udiv	r2, r5, r1
 8019d1c:	fb01 5212 	mls	r2, r1, r2, r5
 8019d20:	b292      	uxth	r2, r2
 8019d22:	6863      	ldr	r3, [r4, #4]
 8019d24:	6820      	ldr	r0, [r4, #0]
 8019d26:	fbb3 f3f1 	udiv	r3, r3, r1
 8019d2a:	fb02 f303 	mul.w	r3, r2, r3
 8019d2e:	3304      	adds	r3, #4
 8019d30:	4418      	add	r0, r3
 8019d32:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019d36:	2b00      	cmp	r3, #0
 8019d38:	d1d1      	bne.n	8019cde <uxr_receive_reliable_message+0x22>
 8019d3a:	4641      	mov	r1, r8
 8019d3c:	463a      	mov	r2, r7
 8019d3e:	f003 f840 	bl	801cdc2 <memcpy>
 8019d42:	8921      	ldrh	r1, [r4, #8]
 8019d44:	fbb5 f2f1 	udiv	r2, r5, r1
 8019d48:	fb01 5212 	mls	r2, r1, r2, r5
 8019d4c:	b292      	uxth	r2, r2
 8019d4e:	6863      	ldr	r3, [r4, #4]
 8019d50:	fbb3 f3f1 	udiv	r3, r3, r1
 8019d54:	fb02 f303 	mul.w	r3, r2, r3
 8019d58:	6822      	ldr	r2, [r4, #0]
 8019d5a:	50d7      	str	r7, [r2, r3]
 8019d5c:	9a06      	ldr	r2, [sp, #24]
 8019d5e:	2301      	movs	r3, #1
 8019d60:	7013      	strb	r3, [r2, #0]
 8019d62:	2e00      	cmp	r6, #0
 8019d64:	d0bb      	beq.n	8019cde <uxr_receive_reliable_message+0x22>
 8019d66:	89a6      	ldrh	r6, [r4, #12]
 8019d68:	2101      	movs	r1, #1
 8019d6a:	4630      	mov	r0, r6
 8019d6c:	f000 fd72 	bl	801a854 <uxr_seq_num_add>
 8019d70:	8921      	ldrh	r1, [r4, #8]
 8019d72:	fbb0 f2f1 	udiv	r2, r0, r1
 8019d76:	fb01 0212 	mls	r2, r1, r2, r0
 8019d7a:	b292      	uxth	r2, r2
 8019d7c:	6863      	ldr	r3, [r4, #4]
 8019d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019d82:	4606      	mov	r6, r0
 8019d84:	fb02 f303 	mul.w	r3, r2, r3
 8019d88:	6820      	ldr	r0, [r4, #0]
 8019d8a:	3304      	adds	r3, #4
 8019d8c:	4418      	add	r0, r3
 8019d8e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019d92:	2b00      	cmp	r3, #0
 8019d94:	d0a3      	beq.n	8019cde <uxr_receive_reliable_message+0x22>
 8019d96:	6923      	ldr	r3, [r4, #16]
 8019d98:	4798      	blx	r3
 8019d9a:	2802      	cmp	r0, #2
 8019d9c:	d005      	beq.n	8019daa <uxr_receive_reliable_message+0xee>
 8019d9e:	2801      	cmp	r0, #1
 8019da0:	d0e2      	beq.n	8019d68 <uxr_receive_reliable_message+0xac>
 8019da2:	e79c      	b.n	8019cde <uxr_receive_reliable_message+0x22>
 8019da4:	9b06      	ldr	r3, [sp, #24]
 8019da6:	81a5      	strh	r5, [r4, #12]
 8019da8:	701e      	strb	r6, [r3, #0]
 8019daa:	2601      	movs	r6, #1
 8019dac:	e798      	b.n	8019ce0 <uxr_receive_reliable_message+0x24>
 8019dae:	bf00      	nop

08019db0 <uxr_next_input_reliable_buffer_available>:
 8019db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019db4:	4604      	mov	r4, r0
 8019db6:	460f      	mov	r7, r1
 8019db8:	8980      	ldrh	r0, [r0, #12]
 8019dba:	2101      	movs	r1, #1
 8019dbc:	4690      	mov	r8, r2
 8019dbe:	f000 fd49 	bl	801a854 <uxr_seq_num_add>
 8019dc2:	8921      	ldrh	r1, [r4, #8]
 8019dc4:	fbb0 f2f1 	udiv	r2, r0, r1
 8019dc8:	fb01 0212 	mls	r2, r1, r2, r0
 8019dcc:	b292      	uxth	r2, r2
 8019dce:	6863      	ldr	r3, [r4, #4]
 8019dd0:	6826      	ldr	r6, [r4, #0]
 8019dd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8019dd6:	fb02 f303 	mul.w	r3, r2, r3
 8019dda:	3304      	adds	r3, #4
 8019ddc:	441e      	add	r6, r3
 8019dde:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8019de2:	f1b9 0f00 	cmp.w	r9, #0
 8019de6:	d023      	beq.n	8019e30 <uxr_next_input_reliable_buffer_available+0x80>
 8019de8:	6923      	ldr	r3, [r4, #16]
 8019dea:	4605      	mov	r5, r0
 8019dec:	4630      	mov	r0, r6
 8019dee:	4798      	blx	r3
 8019df0:	4682      	mov	sl, r0
 8019df2:	b300      	cbz	r0, 8019e36 <uxr_next_input_reliable_buffer_available+0x86>
 8019df4:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8019df8:	2101      	movs	r1, #1
 8019dfa:	4650      	mov	r0, sl
 8019dfc:	f000 fd2a 	bl	801a854 <uxr_seq_num_add>
 8019e00:	8921      	ldrh	r1, [r4, #8]
 8019e02:	fbb0 f2f1 	udiv	r2, r0, r1
 8019e06:	4682      	mov	sl, r0
 8019e08:	fb01 0212 	mls	r2, r1, r2, r0
 8019e0c:	e9d4 0300 	ldrd	r0, r3, [r4]
 8019e10:	b292      	uxth	r2, r2
 8019e12:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e16:	fb02 f303 	mul.w	r3, r2, r3
 8019e1a:	3304      	adds	r3, #4
 8019e1c:	4418      	add	r0, r3
 8019e1e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019e22:	b12b      	cbz	r3, 8019e30 <uxr_next_input_reliable_buffer_available+0x80>
 8019e24:	6923      	ldr	r3, [r4, #16]
 8019e26:	4798      	blx	r3
 8019e28:	2802      	cmp	r0, #2
 8019e2a:	d01b      	beq.n	8019e64 <uxr_next_input_reliable_buffer_available+0xb4>
 8019e2c:	2801      	cmp	r0, #1
 8019e2e:	d0e3      	beq.n	8019df8 <uxr_next_input_reliable_buffer_available+0x48>
 8019e30:	2000      	movs	r0, #0
 8019e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019e36:	464a      	mov	r2, r9
 8019e38:	4631      	mov	r1, r6
 8019e3a:	4638      	mov	r0, r7
 8019e3c:	f7f4 f93c 	bl	800e0b8 <ucdr_init_buffer>
 8019e40:	8921      	ldrh	r1, [r4, #8]
 8019e42:	fbb5 f2f1 	udiv	r2, r5, r1
 8019e46:	fb01 5212 	mls	r2, r1, r2, r5
 8019e4a:	b292      	uxth	r2, r2
 8019e4c:	6863      	ldr	r3, [r4, #4]
 8019e4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e52:	fb02 f303 	mul.w	r3, r2, r3
 8019e56:	6822      	ldr	r2, [r4, #0]
 8019e58:	f842 a003 	str.w	sl, [r2, r3]
 8019e5c:	81a5      	strh	r5, [r4, #12]
 8019e5e:	2001      	movs	r0, #1
 8019e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019e64:	eb06 0108 	add.w	r1, r6, r8
 8019e68:	8926      	ldrh	r6, [r4, #8]
 8019e6a:	fbb5 f0f6 	udiv	r0, r5, r6
 8019e6e:	fb06 5010 	mls	r0, r6, r0, r5
 8019e72:	b280      	uxth	r0, r0
 8019e74:	6863      	ldr	r3, [r4, #4]
 8019e76:	fbb3 f3f6 	udiv	r3, r3, r6
 8019e7a:	fb00 f303 	mul.w	r3, r0, r3
 8019e7e:	6820      	ldr	r0, [r4, #0]
 8019e80:	2500      	movs	r5, #0
 8019e82:	50c5      	str	r5, [r0, r3]
 8019e84:	eba9 0208 	sub.w	r2, r9, r8
 8019e88:	4638      	mov	r0, r7
 8019e8a:	f7f4 f915 	bl	800e0b8 <ucdr_init_buffer>
 8019e8e:	4903      	ldr	r1, [pc, #12]	@ (8019e9c <uxr_next_input_reliable_buffer_available+0xec>)
 8019e90:	4622      	mov	r2, r4
 8019e92:	4638      	mov	r0, r7
 8019e94:	f7f4 f8e4 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 8019e98:	4655      	mov	r5, sl
 8019e9a:	e7df      	b.n	8019e5c <uxr_next_input_reliable_buffer_available+0xac>
 8019e9c:	08019bb9 	.word	0x08019bb9

08019ea0 <uxr_process_heartbeat>:
 8019ea0:	b538      	push	{r3, r4, r5, lr}
 8019ea2:	4611      	mov	r1, r2
 8019ea4:	4604      	mov	r4, r0
 8019ea6:	89c0      	ldrh	r0, [r0, #14]
 8019ea8:	4615      	mov	r5, r2
 8019eaa:	f000 fcdb 	bl	801a864 <uxr_seq_num_cmp>
 8019eae:	2800      	cmp	r0, #0
 8019eb0:	bfb8      	it	lt
 8019eb2:	81e5      	strhlt	r5, [r4, #14]
 8019eb4:	bd38      	pop	{r3, r4, r5, pc}
 8019eb6:	bf00      	nop

08019eb8 <uxr_compute_acknack>:
 8019eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019ebc:	8903      	ldrh	r3, [r0, #8]
 8019ebe:	8985      	ldrh	r5, [r0, #12]
 8019ec0:	4604      	mov	r4, r0
 8019ec2:	460e      	mov	r6, r1
 8019ec4:	2b00      	cmp	r3, #0
 8019ec6:	d048      	beq.n	8019f5a <uxr_compute_acknack+0xa2>
 8019ec8:	4628      	mov	r0, r5
 8019eca:	2701      	movs	r7, #1
 8019ecc:	e003      	b.n	8019ed6 <uxr_compute_acknack+0x1e>
 8019ece:	4567      	cmp	r7, ip
 8019ed0:	d243      	bcs.n	8019f5a <uxr_compute_acknack+0xa2>
 8019ed2:	89a0      	ldrh	r0, [r4, #12]
 8019ed4:	3701      	adds	r7, #1
 8019ed6:	b2b9      	uxth	r1, r7
 8019ed8:	f000 fcbc 	bl	801a854 <uxr_seq_num_add>
 8019edc:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019ee0:	fbb0 f2fc 	udiv	r2, r0, ip
 8019ee4:	e9d4 1300 	ldrd	r1, r3, [r4]
 8019ee8:	fb0c 0212 	mls	r2, ip, r2, r0
 8019eec:	b292      	uxth	r2, r2
 8019eee:	fbb3 f3fc 	udiv	r3, r3, ip
 8019ef2:	fb02 f303 	mul.w	r3, r2, r3
 8019ef6:	58cb      	ldr	r3, [r1, r3]
 8019ef8:	2b00      	cmp	r3, #0
 8019efa:	d1e8      	bne.n	8019ece <uxr_compute_acknack+0x16>
 8019efc:	8030      	strh	r0, [r6, #0]
 8019efe:	2101      	movs	r1, #1
 8019f00:	89e5      	ldrh	r5, [r4, #14]
 8019f02:	f000 fcab 	bl	801a85c <uxr_seq_num_sub>
 8019f06:	4601      	mov	r1, r0
 8019f08:	4628      	mov	r0, r5
 8019f0a:	f000 fca7 	bl	801a85c <uxr_seq_num_sub>
 8019f0e:	4605      	mov	r5, r0
 8019f10:	4607      	mov	r7, r0
 8019f12:	b1f8      	cbz	r0, 8019f54 <uxr_compute_acknack+0x9c>
 8019f14:	f04f 0900 	mov.w	r9, #0
 8019f18:	464d      	mov	r5, r9
 8019f1a:	f04f 0801 	mov.w	r8, #1
 8019f1e:	fa1f f189 	uxth.w	r1, r9
 8019f22:	8830      	ldrh	r0, [r6, #0]
 8019f24:	f000 fc96 	bl	801a854 <uxr_seq_num_add>
 8019f28:	8921      	ldrh	r1, [r4, #8]
 8019f2a:	fbb0 f3f1 	udiv	r3, r0, r1
 8019f2e:	fb03 0011 	mls	r0, r3, r1, r0
 8019f32:	e9d4 2300 	ldrd	r2, r3, [r4]
 8019f36:	b280      	uxth	r0, r0
 8019f38:	fbb3 f3f1 	udiv	r3, r3, r1
 8019f3c:	fb00 f303 	mul.w	r3, r0, r3
 8019f40:	fa08 f109 	lsl.w	r1, r8, r9
 8019f44:	58d3      	ldr	r3, [r2, r3]
 8019f46:	f109 0901 	add.w	r9, r9, #1
 8019f4a:	b90b      	cbnz	r3, 8019f50 <uxr_compute_acknack+0x98>
 8019f4c:	4329      	orrs	r1, r5
 8019f4e:	b28d      	uxth	r5, r1
 8019f50:	454f      	cmp	r7, r9
 8019f52:	d1e4      	bne.n	8019f1e <uxr_compute_acknack+0x66>
 8019f54:	4628      	mov	r0, r5
 8019f56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019f5a:	4628      	mov	r0, r5
 8019f5c:	e7ce      	b.n	8019efc <uxr_compute_acknack+0x44>
 8019f5e:	bf00      	nop

08019f60 <uxr_init_output_best_effort_stream>:
 8019f60:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8019f64:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8019f68:	6001      	str	r1, [r0, #0]
 8019f6a:	7303      	strb	r3, [r0, #12]
 8019f6c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8019f70:	4770      	bx	lr
 8019f72:	bf00      	nop

08019f74 <uxr_reset_output_best_effort_stream>:
 8019f74:	7b02      	ldrb	r2, [r0, #12]
 8019f76:	6042      	str	r2, [r0, #4]
 8019f78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019f7c:	81c3      	strh	r3, [r0, #14]
 8019f7e:	4770      	bx	lr

08019f80 <uxr_prepare_best_effort_buffer_to_write>:
 8019f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019f82:	4604      	mov	r4, r0
 8019f84:	b083      	sub	sp, #12
 8019f86:	6840      	ldr	r0, [r0, #4]
 8019f88:	460d      	mov	r5, r1
 8019f8a:	4616      	mov	r6, r2
 8019f8c:	f7f8 fc9a 	bl	80128c4 <uxr_submessage_padding>
 8019f90:	6863      	ldr	r3, [r4, #4]
 8019f92:	4418      	add	r0, r3
 8019f94:	68a3      	ldr	r3, [r4, #8]
 8019f96:	1942      	adds	r2, r0, r5
 8019f98:	4293      	cmp	r3, r2
 8019f9a:	bf2c      	ite	cs
 8019f9c:	2701      	movcs	r7, #1
 8019f9e:	2700      	movcc	r7, #0
 8019fa0:	d202      	bcs.n	8019fa8 <uxr_prepare_best_effort_buffer_to_write+0x28>
 8019fa2:	4638      	mov	r0, r7
 8019fa4:	b003      	add	sp, #12
 8019fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019fa8:	9000      	str	r0, [sp, #0]
 8019faa:	6821      	ldr	r1, [r4, #0]
 8019fac:	4630      	mov	r0, r6
 8019fae:	2300      	movs	r3, #0
 8019fb0:	f7f4 f870 	bl	800e094 <ucdr_init_buffer_origin_offset>
 8019fb4:	6863      	ldr	r3, [r4, #4]
 8019fb6:	4638      	mov	r0, r7
 8019fb8:	442b      	add	r3, r5
 8019fba:	6063      	str	r3, [r4, #4]
 8019fbc:	b003      	add	sp, #12
 8019fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019fc0 <uxr_prepare_best_effort_buffer_to_send>:
 8019fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019fc4:	4604      	mov	r4, r0
 8019fc6:	461d      	mov	r5, r3
 8019fc8:	6840      	ldr	r0, [r0, #4]
 8019fca:	7b23      	ldrb	r3, [r4, #12]
 8019fcc:	4298      	cmp	r0, r3
 8019fce:	bf8c      	ite	hi
 8019fd0:	2601      	movhi	r6, #1
 8019fd2:	2600      	movls	r6, #0
 8019fd4:	d802      	bhi.n	8019fdc <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8019fd6:	4630      	mov	r0, r6
 8019fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019fdc:	4688      	mov	r8, r1
 8019fde:	89e0      	ldrh	r0, [r4, #14]
 8019fe0:	2101      	movs	r1, #1
 8019fe2:	4617      	mov	r7, r2
 8019fe4:	f000 fc36 	bl	801a854 <uxr_seq_num_add>
 8019fe8:	6823      	ldr	r3, [r4, #0]
 8019fea:	81e0      	strh	r0, [r4, #14]
 8019fec:	8028      	strh	r0, [r5, #0]
 8019fee:	f8c8 3000 	str.w	r3, [r8]
 8019ff2:	6863      	ldr	r3, [r4, #4]
 8019ff4:	603b      	str	r3, [r7, #0]
 8019ff6:	7b23      	ldrb	r3, [r4, #12]
 8019ff8:	6063      	str	r3, [r4, #4]
 8019ffa:	4630      	mov	r0, r6
 8019ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a000 <on_full_output_buffer>:
 801a000:	b538      	push	{r3, r4, r5, lr}
 801a002:	460c      	mov	r4, r1
 801a004:	6803      	ldr	r3, [r0, #0]
 801a006:	6809      	ldr	r1, [r1, #0]
 801a008:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a00c:	6862      	ldr	r2, [r4, #4]
 801a00e:	fbb2 f2fc 	udiv	r2, r2, ip
 801a012:	1a5b      	subs	r3, r3, r1
 801a014:	fbb3 f3f2 	udiv	r3, r3, r2
 801a018:	3301      	adds	r3, #1
 801a01a:	b29b      	uxth	r3, r3
 801a01c:	fbb3 fefc 	udiv	lr, r3, ip
 801a020:	fb0c 331e 	mls	r3, ip, lr, r3
 801a024:	b29b      	uxth	r3, r3
 801a026:	fb02 f303 	mul.w	r3, r2, r3
 801a02a:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801a02e:	58ca      	ldr	r2, [r1, r3]
 801a030:	4463      	add	r3, ip
 801a032:	eba2 020c 	sub.w	r2, r2, ip
 801a036:	3308      	adds	r3, #8
 801a038:	4605      	mov	r5, r0
 801a03a:	4419      	add	r1, r3
 801a03c:	3a04      	subs	r2, #4
 801a03e:	6903      	ldr	r3, [r0, #16]
 801a040:	f7f4 f832 	bl	800e0a8 <ucdr_init_buffer_origin>
 801a044:	4628      	mov	r0, r5
 801a046:	4903      	ldr	r1, [pc, #12]	@ (801a054 <on_full_output_buffer+0x54>)
 801a048:	4622      	mov	r2, r4
 801a04a:	f7f4 f809 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 801a04e:	2000      	movs	r0, #0
 801a050:	bd38      	pop	{r3, r4, r5, pc}
 801a052:	bf00      	nop
 801a054:	0801a001 	.word	0x0801a001

0801a058 <uxr_init_output_reliable_stream>:
 801a058:	b410      	push	{r4}
 801a05a:	f89d c004 	ldrb.w	ip, [sp, #4]
 801a05e:	8103      	strh	r3, [r0, #8]
 801a060:	e9c0 1200 	strd	r1, r2, [r0]
 801a064:	f880 c00c 	strb.w	ip, [r0, #12]
 801a068:	b1d3      	cbz	r3, 801a0a0 <uxr_init_output_reliable_stream+0x48>
 801a06a:	f8c1 c000 	str.w	ip, [r1]
 801a06e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a072:	f1bc 0f01 	cmp.w	ip, #1
 801a076:	d913      	bls.n	801a0a0 <uxr_init_output_reliable_stream+0x48>
 801a078:	2301      	movs	r3, #1
 801a07a:	fbb3 f1fc 	udiv	r1, r3, ip
 801a07e:	fb0c 3111 	mls	r1, ip, r1, r3
 801a082:	b289      	uxth	r1, r1
 801a084:	6842      	ldr	r2, [r0, #4]
 801a086:	6804      	ldr	r4, [r0, #0]
 801a088:	fbb2 f2fc 	udiv	r2, r2, ip
 801a08c:	fb01 f202 	mul.w	r2, r1, r2
 801a090:	7b01      	ldrb	r1, [r0, #12]
 801a092:	50a1      	str	r1, [r4, r2]
 801a094:	3301      	adds	r3, #1
 801a096:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a09a:	b29b      	uxth	r3, r3
 801a09c:	459c      	cmp	ip, r3
 801a09e:	d8ec      	bhi.n	801a07a <uxr_init_output_reliable_stream+0x22>
 801a0a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a0a4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801a0a8:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801a0ac:	4905      	ldr	r1, [pc, #20]	@ (801a0c4 <uxr_init_output_reliable_stream+0x6c>)
 801a0ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a0b2:	f8c0 100e 	str.w	r1, [r0, #14]
 801a0b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a0ba:	2300      	movs	r3, #0
 801a0bc:	8242      	strh	r2, [r0, #18]
 801a0be:	8403      	strh	r3, [r0, #32]
 801a0c0:	4770      	bx	lr
 801a0c2:	bf00      	nop
 801a0c4:	ffff0000 	.word	0xffff0000

0801a0c8 <uxr_reset_output_reliable_stream>:
 801a0c8:	8901      	ldrh	r1, [r0, #8]
 801a0ca:	b1b1      	cbz	r1, 801a0fa <uxr_reset_output_reliable_stream+0x32>
 801a0cc:	f04f 0c00 	mov.w	ip, #0
 801a0d0:	4663      	mov	r3, ip
 801a0d2:	fbb3 f2f1 	udiv	r2, r3, r1
 801a0d6:	fb01 3312 	mls	r3, r1, r2, r3
 801a0da:	b29b      	uxth	r3, r3
 801a0dc:	6842      	ldr	r2, [r0, #4]
 801a0de:	fbb2 f2f1 	udiv	r2, r2, r1
 801a0e2:	6801      	ldr	r1, [r0, #0]
 801a0e4:	fb03 f202 	mul.w	r2, r3, r2
 801a0e8:	7b03      	ldrb	r3, [r0, #12]
 801a0ea:	508b      	str	r3, [r1, r2]
 801a0ec:	f10c 0c01 	add.w	ip, ip, #1
 801a0f0:	8901      	ldrh	r1, [r0, #8]
 801a0f2:	fa1f f38c 	uxth.w	r3, ip
 801a0f6:	4299      	cmp	r1, r3
 801a0f8:	d8eb      	bhi.n	801a0d2 <uxr_reset_output_reliable_stream+0xa>
 801a0fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a0fe:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801a102:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801a106:	4904      	ldr	r1, [pc, #16]	@ (801a118 <uxr_reset_output_reliable_stream+0x50>)
 801a108:	f8c0 100e 	str.w	r1, [r0, #14]
 801a10c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a110:	2300      	movs	r3, #0
 801a112:	8242      	strh	r2, [r0, #18]
 801a114:	8403      	strh	r3, [r0, #32]
 801a116:	4770      	bx	lr
 801a118:	ffff0000 	.word	0xffff0000

0801a11c <uxr_prepare_reliable_buffer_to_write>:
 801a11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a120:	4604      	mov	r4, r0
 801a122:	b091      	sub	sp, #68	@ 0x44
 801a124:	8900      	ldrh	r0, [r0, #8]
 801a126:	89e7      	ldrh	r7, [r4, #14]
 801a128:	6823      	ldr	r3, [r4, #0]
 801a12a:	9204      	str	r2, [sp, #16]
 801a12c:	fbb7 f2f0 	udiv	r2, r7, r0
 801a130:	fb00 7212 	mls	r2, r0, r2, r7
 801a134:	b292      	uxth	r2, r2
 801a136:	6865      	ldr	r5, [r4, #4]
 801a138:	fbb5 f5f0 	udiv	r5, r5, r0
 801a13c:	fb05 3202 	mla	r2, r5, r2, r3
 801a140:	3204      	adds	r2, #4
 801a142:	f852 ac04 	ldr.w	sl, [r2, #-4]
 801a146:	f894 b00c 	ldrb.w	fp, [r4, #12]
 801a14a:	9203      	str	r2, [sp, #12]
 801a14c:	4688      	mov	r8, r1
 801a14e:	f1a5 0904 	sub.w	r9, r5, #4
 801a152:	2800      	cmp	r0, #0
 801a154:	f000 8143 	beq.w	801a3de <uxr_prepare_reliable_buffer_to_write+0x2c2>
 801a158:	2100      	movs	r1, #0
 801a15a:	460e      	mov	r6, r1
 801a15c:	b28a      	uxth	r2, r1
 801a15e:	fbb2 fcf0 	udiv	ip, r2, r0
 801a162:	fb00 221c 	mls	r2, r0, ip, r2
 801a166:	b292      	uxth	r2, r2
 801a168:	fb05 f202 	mul.w	r2, r5, r2
 801a16c:	3101      	adds	r1, #1
 801a16e:	589a      	ldr	r2, [r3, r2]
 801a170:	455a      	cmp	r2, fp
 801a172:	bf04      	itt	eq
 801a174:	3601      	addeq	r6, #1
 801a176:	b2b6      	uxtheq	r6, r6
 801a178:	4281      	cmp	r1, r0
 801a17a:	d1ef      	bne.n	801a15c <uxr_prepare_reliable_buffer_to_write+0x40>
 801a17c:	4650      	mov	r0, sl
 801a17e:	2104      	movs	r1, #4
 801a180:	9605      	str	r6, [sp, #20]
 801a182:	f7f3 ff9d 	bl	800e0c0 <ucdr_alignment>
 801a186:	4482      	add	sl, r0
 801a188:	eb0a 0208 	add.w	r2, sl, r8
 801a18c:	454a      	cmp	r2, r9
 801a18e:	f240 80ca 	bls.w	801a326 <uxr_prepare_reliable_buffer_to_write+0x20a>
 801a192:	7b22      	ldrb	r2, [r4, #12]
 801a194:	4442      	add	r2, r8
 801a196:	454a      	cmp	r2, r9
 801a198:	f240 80b2 	bls.w	801a300 <uxr_prepare_reliable_buffer_to_write+0x1e4>
 801a19c:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 801a1a0:	32fc      	adds	r2, #252	@ 0xfc
 801a1a2:	fa1f f389 	uxth.w	r3, r9
 801a1a6:	441a      	add	r2, r3
 801a1a8:	b292      	uxth	r2, r2
 801a1aa:	fb06 fb02 	mul.w	fp, r6, r2
 801a1ae:	45c3      	cmp	fp, r8
 801a1b0:	9205      	str	r2, [sp, #20]
 801a1b2:	9206      	str	r2, [sp, #24]
 801a1b4:	f0c0 80b3 	bcc.w	801a31e <uxr_prepare_reliable_buffer_to_write+0x202>
 801a1b8:	f10a 0204 	add.w	r2, sl, #4
 801a1bc:	454a      	cmp	r2, r9
 801a1be:	f080 80db 	bcs.w	801a378 <uxr_prepare_reliable_buffer_to_write+0x25c>
 801a1c2:	f1a3 0b04 	sub.w	fp, r3, #4
 801a1c6:	ebab 0b0a 	sub.w	fp, fp, sl
 801a1ca:	9b05      	ldr	r3, [sp, #20]
 801a1cc:	fa1f fb8b 	uxth.w	fp, fp
 801a1d0:	eba8 080b 	sub.w	r8, r8, fp
 801a1d4:	fbb8 fcf3 	udiv	ip, r8, r3
 801a1d8:	fb03 831c 	mls	r3, r3, ip, r8
 801a1dc:	fa1f fc8c 	uxth.w	ip, ip
 801a1e0:	2b00      	cmp	r3, #0
 801a1e2:	f040 80c1 	bne.w	801a368 <uxr_prepare_reliable_buffer_to_write+0x24c>
 801a1e6:	45b4      	cmp	ip, r6
 801a1e8:	f200 8099 	bhi.w	801a31e <uxr_prepare_reliable_buffer_to_write+0x202>
 801a1ec:	f10d 0820 	add.w	r8, sp, #32
 801a1f0:	f1bc 0f00 	cmp.w	ip, #0
 801a1f4:	d040      	beq.n	801a278 <uxr_prepare_reliable_buffer_to_write+0x15c>
 801a1f6:	f8cd a01c 	str.w	sl, [sp, #28]
 801a1fa:	2600      	movs	r6, #0
 801a1fc:	f8dd a014 	ldr.w	sl, [sp, #20]
 801a200:	9505      	str	r5, [sp, #20]
 801a202:	f10d 0820 	add.w	r8, sp, #32
 801a206:	4665      	mov	r5, ip
 801a208:	e000      	b.n	801a20c <uxr_prepare_reliable_buffer_to_write+0xf0>
 801a20a:	46d3      	mov	fp, sl
 801a20c:	8921      	ldrh	r1, [r4, #8]
 801a20e:	fbb7 f2f1 	udiv	r2, r7, r1
 801a212:	fb01 7212 	mls	r2, r1, r2, r7
 801a216:	b292      	uxth	r2, r2
 801a218:	6863      	ldr	r3, [r4, #4]
 801a21a:	fbb3 f3f1 	udiv	r3, r3, r1
 801a21e:	6821      	ldr	r1, [r4, #0]
 801a220:	fb02 f303 	mul.w	r3, r2, r3
 801a224:	3304      	adds	r3, #4
 801a226:	4419      	add	r1, r3
 801a228:	4640      	mov	r0, r8
 801a22a:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801a22e:	9200      	str	r2, [sp, #0]
 801a230:	2300      	movs	r3, #0
 801a232:	464a      	mov	r2, r9
 801a234:	f7f3 ff2e 	bl	800e094 <ucdr_init_buffer_origin_offset>
 801a238:	465a      	mov	r2, fp
 801a23a:	2300      	movs	r3, #0
 801a23c:	210d      	movs	r1, #13
 801a23e:	4640      	mov	r0, r8
 801a240:	f7f8 fb00 	bl	8012844 <uxr_buffer_submessage_header>
 801a244:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a248:	fbb7 f2fc 	udiv	r2, r7, ip
 801a24c:	fb0c 7212 	mls	r2, ip, r2, r7
 801a250:	b292      	uxth	r2, r2
 801a252:	6863      	ldr	r3, [r4, #4]
 801a254:	fbb3 f3fc 	udiv	r3, r3, ip
 801a258:	fb02 f303 	mul.w	r3, r2, r3
 801a25c:	6822      	ldr	r2, [r4, #0]
 801a25e:	4638      	mov	r0, r7
 801a260:	f842 9003 	str.w	r9, [r2, r3]
 801a264:	2101      	movs	r1, #1
 801a266:	f000 faf5 	bl	801a854 <uxr_seq_num_add>
 801a26a:	3601      	adds	r6, #1
 801a26c:	42ae      	cmp	r6, r5
 801a26e:	4607      	mov	r7, r0
 801a270:	d1cb      	bne.n	801a20a <uxr_prepare_reliable_buffer_to_write+0xee>
 801a272:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801a276:	9d05      	ldr	r5, [sp, #20]
 801a278:	8920      	ldrh	r0, [r4, #8]
 801a27a:	fbb7 f1f0 	udiv	r1, r7, r0
 801a27e:	fb00 7111 	mls	r1, r0, r1, r7
 801a282:	b289      	uxth	r1, r1
 801a284:	6863      	ldr	r3, [r4, #4]
 801a286:	fbb3 f3f0 	udiv	r3, r3, r0
 801a28a:	fb01 f303 	mul.w	r3, r1, r3
 801a28e:	6821      	ldr	r1, [r4, #0]
 801a290:	3304      	adds	r3, #4
 801a292:	4419      	add	r1, r3
 801a294:	464a      	mov	r2, r9
 801a296:	f851 0c04 	ldr.w	r0, [r1, #-4]
 801a29a:	9000      	str	r0, [sp, #0]
 801a29c:	2300      	movs	r3, #0
 801a29e:	4640      	mov	r0, r8
 801a2a0:	f7f3 fef8 	bl	800e094 <ucdr_init_buffer_origin_offset>
 801a2a4:	4640      	mov	r0, r8
 801a2a6:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801a2aa:	2302      	movs	r3, #2
 801a2ac:	fa1f f288 	uxth.w	r2, r8
 801a2b0:	210d      	movs	r1, #13
 801a2b2:	f7f8 fac7 	bl	8012844 <uxr_buffer_submessage_header>
 801a2b6:	8926      	ldrh	r6, [r4, #8]
 801a2b8:	9b03      	ldr	r3, [sp, #12]
 801a2ba:	7b20      	ldrb	r0, [r4, #12]
 801a2bc:	f1a5 0208 	sub.w	r2, r5, #8
 801a2c0:	f10a 0104 	add.w	r1, sl, #4
 801a2c4:	fbb7 f5f6 	udiv	r5, r7, r6
 801a2c8:	fb06 7515 	mls	r5, r6, r5, r7
 801a2cc:	440b      	add	r3, r1
 801a2ce:	b2ad      	uxth	r5, r5
 801a2d0:	4619      	mov	r1, r3
 801a2d2:	3004      	adds	r0, #4
 801a2d4:	6863      	ldr	r3, [r4, #4]
 801a2d6:	fbb3 f3f6 	udiv	r3, r3, r6
 801a2da:	fb05 f303 	mul.w	r3, r5, r3
 801a2de:	6825      	ldr	r5, [r4, #0]
 801a2e0:	4440      	add	r0, r8
 801a2e2:	50e8      	str	r0, [r5, r3]
 801a2e4:	9d04      	ldr	r5, [sp, #16]
 801a2e6:	eba2 020a 	sub.w	r2, r2, sl
 801a2ea:	4628      	mov	r0, r5
 801a2ec:	f7f3 fee4 	bl	800e0b8 <ucdr_init_buffer>
 801a2f0:	493c      	ldr	r1, [pc, #240]	@ (801a3e4 <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 801a2f2:	4622      	mov	r2, r4
 801a2f4:	4628      	mov	r0, r5
 801a2f6:	f7f3 feb3 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 801a2fa:	81e7      	strh	r7, [r4, #14]
 801a2fc:	2001      	movs	r0, #1
 801a2fe:	e00f      	b.n	801a320 <uxr_prepare_reliable_buffer_to_write+0x204>
 801a300:	2101      	movs	r1, #1
 801a302:	89e0      	ldrh	r0, [r4, #14]
 801a304:	f000 faa6 	bl	801a854 <uxr_seq_num_add>
 801a308:	8921      	ldrh	r1, [r4, #8]
 801a30a:	4605      	mov	r5, r0
 801a30c:	8a60      	ldrh	r0, [r4, #18]
 801a30e:	f000 faa1 	bl	801a854 <uxr_seq_num_add>
 801a312:	4601      	mov	r1, r0
 801a314:	4628      	mov	r0, r5
 801a316:	f000 faa5 	bl	801a864 <uxr_seq_num_cmp>
 801a31a:	2800      	cmp	r0, #0
 801a31c:	dd45      	ble.n	801a3aa <uxr_prepare_reliable_buffer_to_write+0x28e>
 801a31e:	2000      	movs	r0, #0
 801a320:	b011      	add	sp, #68	@ 0x44
 801a322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a326:	8921      	ldrh	r1, [r4, #8]
 801a328:	8a60      	ldrh	r0, [r4, #18]
 801a32a:	9205      	str	r2, [sp, #20]
 801a32c:	f000 fa92 	bl	801a854 <uxr_seq_num_add>
 801a330:	4601      	mov	r1, r0
 801a332:	4638      	mov	r0, r7
 801a334:	f000 fa96 	bl	801a864 <uxr_seq_num_cmp>
 801a338:	2800      	cmp	r0, #0
 801a33a:	9a05      	ldr	r2, [sp, #20]
 801a33c:	dcef      	bgt.n	801a31e <uxr_prepare_reliable_buffer_to_write+0x202>
 801a33e:	8926      	ldrh	r6, [r4, #8]
 801a340:	fbb7 f5f6 	udiv	r5, r7, r6
 801a344:	fb06 7515 	mls	r5, r6, r5, r7
 801a348:	b2ad      	uxth	r5, r5
 801a34a:	6863      	ldr	r3, [r4, #4]
 801a34c:	6824      	ldr	r4, [r4, #0]
 801a34e:	fbb3 f3f6 	udiv	r3, r3, r6
 801a352:	fb05 f303 	mul.w	r3, r5, r3
 801a356:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801a35a:	50e2      	str	r2, [r4, r3]
 801a35c:	2300      	movs	r3, #0
 801a35e:	f8cd a000 	str.w	sl, [sp]
 801a362:	f7f3 fe97 	bl	800e094 <ucdr_init_buffer_origin_offset>
 801a366:	e7c9      	b.n	801a2fc <uxr_prepare_reliable_buffer_to_write+0x1e0>
 801a368:	f10c 0c01 	add.w	ip, ip, #1
 801a36c:	fa1f fc8c 	uxth.w	ip, ip
 801a370:	45b4      	cmp	ip, r6
 801a372:	9306      	str	r3, [sp, #24]
 801a374:	d8d3      	bhi.n	801a31e <uxr_prepare_reliable_buffer_to_write+0x202>
 801a376:	e739      	b.n	801a1ec <uxr_prepare_reliable_buffer_to_write+0xd0>
 801a378:	4638      	mov	r0, r7
 801a37a:	2101      	movs	r1, #1
 801a37c:	9307      	str	r3, [sp, #28]
 801a37e:	f000 fa69 	bl	801a854 <uxr_seq_num_add>
 801a382:	8921      	ldrh	r1, [r4, #8]
 801a384:	6862      	ldr	r2, [r4, #4]
 801a386:	4607      	mov	r7, r0
 801a388:	fbb0 f0f1 	udiv	r0, r0, r1
 801a38c:	fb01 7010 	mls	r0, r1, r0, r7
 801a390:	b280      	uxth	r0, r0
 801a392:	fbb2 f1f1 	udiv	r1, r2, r1
 801a396:	6822      	ldr	r2, [r4, #0]
 801a398:	fb00 f101 	mul.w	r1, r0, r1
 801a39c:	3104      	adds	r1, #4
 801a39e:	1853      	adds	r3, r2, r1
 801a3a0:	9303      	str	r3, [sp, #12]
 801a3a2:	f853 ac04 	ldr.w	sl, [r3, #-4]
 801a3a6:	9b07      	ldr	r3, [sp, #28]
 801a3a8:	e70b      	b.n	801a1c2 <uxr_prepare_reliable_buffer_to_write+0xa6>
 801a3aa:	8921      	ldrh	r1, [r4, #8]
 801a3ac:	fbb5 f2f1 	udiv	r2, r5, r1
 801a3b0:	fb01 5212 	mls	r2, r1, r2, r5
 801a3b4:	b292      	uxth	r2, r2
 801a3b6:	6863      	ldr	r3, [r4, #4]
 801a3b8:	fbb3 f3f1 	udiv	r3, r3, r1
 801a3bc:	6821      	ldr	r1, [r4, #0]
 801a3be:	9804      	ldr	r0, [sp, #16]
 801a3c0:	fb02 f303 	mul.w	r3, r2, r3
 801a3c4:	3304      	adds	r3, #4
 801a3c6:	7b22      	ldrb	r2, [r4, #12]
 801a3c8:	4419      	add	r1, r3
 801a3ca:	4442      	add	r2, r8
 801a3cc:	f841 2c04 	str.w	r2, [r1, #-4]
 801a3d0:	7b23      	ldrb	r3, [r4, #12]
 801a3d2:	9300      	str	r3, [sp, #0]
 801a3d4:	2300      	movs	r3, #0
 801a3d6:	f7f3 fe5d 	bl	800e094 <ucdr_init_buffer_origin_offset>
 801a3da:	81e5      	strh	r5, [r4, #14]
 801a3dc:	e78e      	b.n	801a2fc <uxr_prepare_reliable_buffer_to_write+0x1e0>
 801a3de:	4606      	mov	r6, r0
 801a3e0:	e6cc      	b.n	801a17c <uxr_prepare_reliable_buffer_to_write+0x60>
 801a3e2:	bf00      	nop
 801a3e4:	0801a001 	.word	0x0801a001

0801a3e8 <uxr_prepare_next_reliable_buffer_to_send>:
 801a3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a3ea:	4604      	mov	r4, r0
 801a3ec:	460f      	mov	r7, r1
 801a3ee:	8a00      	ldrh	r0, [r0, #16]
 801a3f0:	2101      	movs	r1, #1
 801a3f2:	4615      	mov	r5, r2
 801a3f4:	461e      	mov	r6, r3
 801a3f6:	f000 fa2d 	bl	801a854 <uxr_seq_num_add>
 801a3fa:	8030      	strh	r0, [r6, #0]
 801a3fc:	8922      	ldrh	r2, [r4, #8]
 801a3fe:	fbb0 f3f2 	udiv	r3, r0, r2
 801a402:	fb02 0c13 	mls	ip, r2, r3, r0
 801a406:	fa1f fc8c 	uxth.w	ip, ip
 801a40a:	6863      	ldr	r3, [r4, #4]
 801a40c:	fbb3 f3f2 	udiv	r3, r3, r2
 801a410:	fb0c fc03 	mul.w	ip, ip, r3
 801a414:	6823      	ldr	r3, [r4, #0]
 801a416:	89e1      	ldrh	r1, [r4, #14]
 801a418:	f10c 0c04 	add.w	ip, ip, #4
 801a41c:	4463      	add	r3, ip
 801a41e:	603b      	str	r3, [r7, #0]
 801a420:	6823      	ldr	r3, [r4, #0]
 801a422:	4463      	add	r3, ip
 801a424:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801a428:	602b      	str	r3, [r5, #0]
 801a42a:	f000 fa1b 	bl	801a864 <uxr_seq_num_cmp>
 801a42e:	2800      	cmp	r0, #0
 801a430:	dd01      	ble.n	801a436 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801a432:	2000      	movs	r0, #0
 801a434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a436:	7b23      	ldrb	r3, [r4, #12]
 801a438:	682a      	ldr	r2, [r5, #0]
 801a43a:	429a      	cmp	r2, r3
 801a43c:	d9f9      	bls.n	801a432 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a43e:	8a61      	ldrh	r1, [r4, #18]
 801a440:	8a20      	ldrh	r0, [r4, #16]
 801a442:	f000 fa0b 	bl	801a85c <uxr_seq_num_sub>
 801a446:	8923      	ldrh	r3, [r4, #8]
 801a448:	4283      	cmp	r3, r0
 801a44a:	d0f2      	beq.n	801a432 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a44c:	8830      	ldrh	r0, [r6, #0]
 801a44e:	89e3      	ldrh	r3, [r4, #14]
 801a450:	8220      	strh	r0, [r4, #16]
 801a452:	4298      	cmp	r0, r3
 801a454:	d001      	beq.n	801a45a <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801a456:	2001      	movs	r0, #1
 801a458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a45a:	2101      	movs	r1, #1
 801a45c:	f000 f9fa 	bl	801a854 <uxr_seq_num_add>
 801a460:	81e0      	strh	r0, [r4, #14]
 801a462:	e7f8      	b.n	801a456 <uxr_prepare_next_reliable_buffer_to_send+0x6e>

0801a464 <uxr_update_output_stream_heartbeat_timestamp>:
 801a464:	b570      	push	{r4, r5, r6, lr}
 801a466:	8a01      	ldrh	r1, [r0, #16]
 801a468:	4604      	mov	r4, r0
 801a46a:	8a40      	ldrh	r0, [r0, #18]
 801a46c:	4615      	mov	r5, r2
 801a46e:	461e      	mov	r6, r3
 801a470:	f000 f9f8 	bl	801a864 <uxr_seq_num_cmp>
 801a474:	2800      	cmp	r0, #0
 801a476:	db07      	blt.n	801a488 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801a478:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801a47c:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 801a480:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801a484:	2000      	movs	r0, #0
 801a486:	bd70      	pop	{r4, r5, r6, pc}
 801a488:	f894 3020 	ldrb.w	r3, [r4, #32]
 801a48c:	b953      	cbnz	r3, 801a4a4 <uxr_update_output_stream_heartbeat_timestamp+0x40>
 801a48e:	2301      	movs	r3, #1
 801a490:	f884 3020 	strb.w	r3, [r4, #32]
 801a494:	3564      	adds	r5, #100	@ 0x64
 801a496:	f04f 0000 	mov.w	r0, #0
 801a49a:	f146 0600 	adc.w	r6, r6, #0
 801a49e:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801a4a2:	bd70      	pop	{r4, r5, r6, pc}
 801a4a4:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a4a8:	428d      	cmp	r5, r1
 801a4aa:	eb76 0202 	sbcs.w	r2, r6, r2
 801a4ae:	dbf1      	blt.n	801a494 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801a4b0:	3301      	adds	r3, #1
 801a4b2:	3564      	adds	r5, #100	@ 0x64
 801a4b4:	f884 3020 	strb.w	r3, [r4, #32]
 801a4b8:	f04f 0001 	mov.w	r0, #1
 801a4bc:	f146 0600 	adc.w	r6, r6, #0
 801a4c0:	e7ed      	b.n	801a49e <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 801a4c2:	bf00      	nop

0801a4c4 <uxr_begin_output_nack_buffer_it>:
 801a4c4:	8a40      	ldrh	r0, [r0, #18]
 801a4c6:	4770      	bx	lr

0801a4c8 <uxr_next_reliable_nack_buffer_to_send>:
 801a4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a4cc:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 801a4d0:	f1b8 0f00 	cmp.w	r8, #0
 801a4d4:	d104      	bne.n	801a4e0 <uxr_next_reliable_nack_buffer_to_send+0x18>
 801a4d6:	f04f 0800 	mov.w	r8, #0
 801a4da:	4640      	mov	r0, r8
 801a4dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a4e0:	4604      	mov	r4, r0
 801a4e2:	460e      	mov	r6, r1
 801a4e4:	8818      	ldrh	r0, [r3, #0]
 801a4e6:	4617      	mov	r7, r2
 801a4e8:	461d      	mov	r5, r3
 801a4ea:	e019      	b.n	801a520 <uxr_next_reliable_nack_buffer_to_send+0x58>
 801a4ec:	8921      	ldrh	r1, [r4, #8]
 801a4ee:	8828      	ldrh	r0, [r5, #0]
 801a4f0:	fbb0 fcf1 	udiv	ip, r0, r1
 801a4f4:	e9d4 3200 	ldrd	r3, r2, [r4]
 801a4f8:	fb01 0c1c 	mls	ip, r1, ip, r0
 801a4fc:	fa1f fc8c 	uxth.w	ip, ip
 801a500:	fbb2 f2f1 	udiv	r2, r2, r1
 801a504:	fb02 fc0c 	mul.w	ip, r2, ip
 801a508:	f10c 0c04 	add.w	ip, ip, #4
 801a50c:	4463      	add	r3, ip
 801a50e:	6033      	str	r3, [r6, #0]
 801a510:	6823      	ldr	r3, [r4, #0]
 801a512:	4463      	add	r3, ip
 801a514:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801a518:	603b      	str	r3, [r7, #0]
 801a51a:	7b22      	ldrb	r2, [r4, #12]
 801a51c:	429a      	cmp	r2, r3
 801a51e:	d1dc      	bne.n	801a4da <uxr_next_reliable_nack_buffer_to_send+0x12>
 801a520:	2101      	movs	r1, #1
 801a522:	f000 f997 	bl	801a854 <uxr_seq_num_add>
 801a526:	8028      	strh	r0, [r5, #0]
 801a528:	8a21      	ldrh	r1, [r4, #16]
 801a52a:	f000 f99b 	bl	801a864 <uxr_seq_num_cmp>
 801a52e:	2800      	cmp	r0, #0
 801a530:	dddc      	ble.n	801a4ec <uxr_next_reliable_nack_buffer_to_send+0x24>
 801a532:	2300      	movs	r3, #0
 801a534:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 801a538:	e7cd      	b.n	801a4d6 <uxr_next_reliable_nack_buffer_to_send+0xe>
 801a53a:	bf00      	nop

0801a53c <uxr_process_acknack>:
 801a53c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a53e:	4604      	mov	r4, r0
 801a540:	460e      	mov	r6, r1
 801a542:	4610      	mov	r0, r2
 801a544:	2101      	movs	r1, #1
 801a546:	f000 f989 	bl	801a85c <uxr_seq_num_sub>
 801a54a:	8a61      	ldrh	r1, [r4, #18]
 801a54c:	f000 f986 	bl	801a85c <uxr_seq_num_sub>
 801a550:	b1c0      	cbz	r0, 801a584 <uxr_process_acknack+0x48>
 801a552:	4605      	mov	r5, r0
 801a554:	2700      	movs	r7, #0
 801a556:	2101      	movs	r1, #1
 801a558:	8a60      	ldrh	r0, [r4, #18]
 801a55a:	f000 f97b 	bl	801a854 <uxr_seq_num_add>
 801a55e:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a562:	fbb0 f1fc 	udiv	r1, r0, ip
 801a566:	e9d4 2300 	ldrd	r2, r3, [r4]
 801a56a:	fb0c 0111 	mls	r1, ip, r1, r0
 801a56e:	b289      	uxth	r1, r1
 801a570:	3701      	adds	r7, #1
 801a572:	fbb3 f3fc 	udiv	r3, r3, ip
 801a576:	fb01 f303 	mul.w	r3, r1, r3
 801a57a:	42bd      	cmp	r5, r7
 801a57c:	7b21      	ldrb	r1, [r4, #12]
 801a57e:	8260      	strh	r0, [r4, #18]
 801a580:	50d1      	str	r1, [r2, r3]
 801a582:	d1e8      	bne.n	801a556 <uxr_process_acknack+0x1a>
 801a584:	3e00      	subs	r6, #0
 801a586:	f04f 0300 	mov.w	r3, #0
 801a58a:	bf18      	it	ne
 801a58c:	2601      	movne	r6, #1
 801a58e:	f884 3020 	strb.w	r3, [r4, #32]
 801a592:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801a596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a598 <uxr_is_output_up_to_date>:
 801a598:	8a01      	ldrh	r1, [r0, #16]
 801a59a:	8a40      	ldrh	r0, [r0, #18]
 801a59c:	b508      	push	{r3, lr}
 801a59e:	f000 f961 	bl	801a864 <uxr_seq_num_cmp>
 801a5a2:	fab0 f080 	clz	r0, r0
 801a5a6:	0940      	lsrs	r0, r0, #5
 801a5a8:	bd08      	pop	{r3, pc}
 801a5aa:	bf00      	nop

0801a5ac <get_available_free_slots>:
 801a5ac:	8901      	ldrh	r1, [r0, #8]
 801a5ae:	b1c1      	cbz	r1, 801a5e2 <get_available_free_slots+0x36>
 801a5b0:	b530      	push	{r4, r5, lr}
 801a5b2:	2200      	movs	r2, #0
 801a5b4:	6843      	ldr	r3, [r0, #4]
 801a5b6:	6805      	ldr	r5, [r0, #0]
 801a5b8:	7b04      	ldrb	r4, [r0, #12]
 801a5ba:	fbb3 fef1 	udiv	lr, r3, r1
 801a5be:	4610      	mov	r0, r2
 801a5c0:	b293      	uxth	r3, r2
 801a5c2:	fbb3 fcf1 	udiv	ip, r3, r1
 801a5c6:	fb01 331c 	mls	r3, r1, ip, r3
 801a5ca:	b29b      	uxth	r3, r3
 801a5cc:	fb0e f303 	mul.w	r3, lr, r3
 801a5d0:	3201      	adds	r2, #1
 801a5d2:	58eb      	ldr	r3, [r5, r3]
 801a5d4:	429c      	cmp	r4, r3
 801a5d6:	bf04      	itt	eq
 801a5d8:	3001      	addeq	r0, #1
 801a5da:	b280      	uxtheq	r0, r0
 801a5dc:	4291      	cmp	r1, r2
 801a5de:	d1ef      	bne.n	801a5c0 <get_available_free_slots+0x14>
 801a5e0:	bd30      	pop	{r4, r5, pc}
 801a5e2:	4608      	mov	r0, r1
 801a5e4:	4770      	bx	lr
 801a5e6:	bf00      	nop

0801a5e8 <uxr_buffer_request_data>:
 801a5e8:	b530      	push	{r4, r5, lr}
 801a5ea:	b095      	sub	sp, #84	@ 0x54
 801a5ec:	e9cd 2104 	strd	r2, r1, [sp, #16]
 801a5f0:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801a5f2:	f88d 301c 	strb.w	r3, [sp, #28]
 801a5f6:	2200      	movs	r2, #0
 801a5f8:	2d00      	cmp	r5, #0
 801a5fa:	bf14      	ite	ne
 801a5fc:	2101      	movne	r1, #1
 801a5fe:	4611      	moveq	r1, r2
 801a600:	4604      	mov	r4, r0
 801a602:	f88d 201d 	strb.w	r2, [sp, #29]
 801a606:	f88d 201e 	strb.w	r2, [sp, #30]
 801a60a:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 801a60e:	d021      	beq.n	801a654 <uxr_buffer_request_data+0x6c>
 801a610:	682a      	ldr	r2, [r5, #0]
 801a612:	686b      	ldr	r3, [r5, #4]
 801a614:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 801a618:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801a61c:	2210      	movs	r2, #16
 801a61e:	2308      	movs	r3, #8
 801a620:	2100      	movs	r1, #0
 801a622:	e9cd 3100 	strd	r3, r1, [sp]
 801a626:	4620      	mov	r0, r4
 801a628:	9905      	ldr	r1, [sp, #20]
 801a62a:	ab0c      	add	r3, sp, #48	@ 0x30
 801a62c:	f7f7 fe86 	bl	801233c <uxr_prepare_stream_to_write_submessage>
 801a630:	b918      	cbnz	r0, 801a63a <uxr_buffer_request_data+0x52>
 801a632:	4604      	mov	r4, r0
 801a634:	4620      	mov	r0, r4
 801a636:	b015      	add	sp, #84	@ 0x54
 801a638:	bd30      	pop	{r4, r5, pc}
 801a63a:	9904      	ldr	r1, [sp, #16]
 801a63c:	aa06      	add	r2, sp, #24
 801a63e:	4620      	mov	r0, r4
 801a640:	f7f7 ffb6 	bl	80125b0 <uxr_init_base_object_request>
 801a644:	a906      	add	r1, sp, #24
 801a646:	4604      	mov	r4, r0
 801a648:	a80c      	add	r0, sp, #48	@ 0x30
 801a64a:	f7f9 fa6d 	bl	8013b28 <uxr_serialize_READ_DATA_Payload>
 801a64e:	4620      	mov	r0, r4
 801a650:	b015      	add	sp, #84	@ 0x54
 801a652:	bd30      	pop	{r4, r5, pc}
 801a654:	2208      	movs	r2, #8
 801a656:	e7e2      	b.n	801a61e <uxr_buffer_request_data+0x36>

0801a658 <uxr_buffer_cancel_data>:
 801a658:	b510      	push	{r4, lr}
 801a65a:	b094      	sub	sp, #80	@ 0x50
 801a65c:	2300      	movs	r3, #0
 801a65e:	9301      	str	r3, [sp, #4]
 801a660:	9205      	str	r2, [sp, #20]
 801a662:	f8ad 301c 	strh.w	r3, [sp, #28]
 801a666:	2201      	movs	r2, #1
 801a668:	f88d 301e 	strb.w	r3, [sp, #30]
 801a66c:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801a670:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801a674:	2308      	movs	r3, #8
 801a676:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 801a67a:	9300      	str	r3, [sp, #0]
 801a67c:	2210      	movs	r2, #16
 801a67e:	ab0c      	add	r3, sp, #48	@ 0x30
 801a680:	4604      	mov	r4, r0
 801a682:	f7f7 fe5b 	bl	801233c <uxr_prepare_stream_to_write_submessage>
 801a686:	b918      	cbnz	r0, 801a690 <uxr_buffer_cancel_data+0x38>
 801a688:	4604      	mov	r4, r0
 801a68a:	4620      	mov	r0, r4
 801a68c:	b014      	add	sp, #80	@ 0x50
 801a68e:	bd10      	pop	{r4, pc}
 801a690:	9905      	ldr	r1, [sp, #20]
 801a692:	aa06      	add	r2, sp, #24
 801a694:	4620      	mov	r0, r4
 801a696:	f7f7 ff8b 	bl	80125b0 <uxr_init_base_object_request>
 801a69a:	a906      	add	r1, sp, #24
 801a69c:	4604      	mov	r4, r0
 801a69e:	a80c      	add	r0, sp, #48	@ 0x30
 801a6a0:	f7f9 fa42 	bl	8013b28 <uxr_serialize_READ_DATA_Payload>
 801a6a4:	4620      	mov	r0, r4
 801a6a6:	b014      	add	sp, #80	@ 0x50
 801a6a8:	bd10      	pop	{r4, pc}
 801a6aa:	bf00      	nop

0801a6ac <read_submessage_format>:
 801a6ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a6b0:	b095      	sub	sp, #84	@ 0x54
 801a6b2:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 801a6b6:	b113      	cbz	r3, 801a6be <read_submessage_format+0x12>
 801a6b8:	b015      	add	sp, #84	@ 0x54
 801a6ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a6be:	460c      	mov	r4, r1
 801a6c0:	4616      	mov	r6, r2
 801a6c2:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 801a6c6:	461d      	mov	r5, r3
 801a6c8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801a6ca:	9304      	str	r3, [sp, #16]
 801a6cc:	1a52      	subs	r2, r2, r1
 801a6ce:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a6d0:	9305      	str	r3, [sp, #20]
 801a6d2:	4680      	mov	r8, r0
 801a6d4:	a80c      	add	r0, sp, #48	@ 0x30
 801a6d6:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 801a6da:	f7f3 fced 	bl	800e0b8 <ucdr_init_buffer>
 801a6de:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a6e2:	a80c      	add	r0, sp, #48	@ 0x30
 801a6e4:	f7f3 fcbc 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 801a6e8:	69e3      	ldr	r3, [r4, #28]
 801a6ea:	b35b      	cbz	r3, 801a744 <read_submessage_format+0x98>
 801a6ec:	f1b9 0f07 	cmp.w	r9, #7
 801a6f0:	751d      	strb	r5, [r3, #20]
 801a6f2:	d043      	beq.n	801a77c <read_submessage_format+0xd0>
 801a6f4:	f1b9 0f08 	cmp.w	r9, #8
 801a6f8:	d032      	beq.n	801a760 <read_submessage_format+0xb4>
 801a6fa:	f1b9 0f06 	cmp.w	r9, #6
 801a6fe:	d008      	beq.n	801a712 <read_submessage_format+0x66>
 801a700:	2201      	movs	r2, #1
 801a702:	751a      	strb	r2, [r3, #20]
 801a704:	4631      	mov	r1, r6
 801a706:	4620      	mov	r0, r4
 801a708:	f7f3 fd26 	bl	800e158 <ucdr_advance_buffer>
 801a70c:	b015      	add	sp, #84	@ 0x54
 801a70e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a712:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a716:	2d00      	cmp	r5, #0
 801a718:	d0f2      	beq.n	801a700 <read_submessage_format+0x54>
 801a71a:	ab0c      	add	r3, sp, #48	@ 0x30
 801a71c:	e9cd 3600 	strd	r3, r6, [sp]
 801a720:	2306      	movs	r3, #6
 801a722:	f88d 3016 	strb.w	r3, [sp, #22]
 801a726:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 801a72a:	9302      	str	r3, [sp, #8]
 801a72c:	463a      	mov	r2, r7
 801a72e:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801a732:	4640      	mov	r0, r8
 801a734:	47a8      	blx	r5
 801a736:	69e3      	ldr	r3, [r4, #28]
 801a738:	2201      	movs	r2, #1
 801a73a:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 801a73e:	2b00      	cmp	r3, #0
 801a740:	d1de      	bne.n	801a700 <read_submessage_format+0x54>
 801a742:	e7df      	b.n	801a704 <read_submessage_format+0x58>
 801a744:	f1b9 0f07 	cmp.w	r9, #7
 801a748:	d032      	beq.n	801a7b0 <read_submessage_format+0x104>
 801a74a:	f1b9 0f08 	cmp.w	r9, #8
 801a74e:	d02a      	beq.n	801a7a6 <read_submessage_format+0xfa>
 801a750:	f1b9 0f06 	cmp.w	r9, #6
 801a754:	d1d6      	bne.n	801a704 <read_submessage_format+0x58>
 801a756:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a75a:	2d00      	cmp	r5, #0
 801a75c:	d1dd      	bne.n	801a71a <read_submessage_format+0x6e>
 801a75e:	e7d1      	b.n	801a704 <read_submessage_format+0x58>
 801a760:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 801a764:	2a00      	cmp	r2, #0
 801a766:	d0cb      	beq.n	801a700 <read_submessage_format+0x54>
 801a768:	a906      	add	r1, sp, #24
 801a76a:	a80c      	add	r0, sp, #48	@ 0x30
 801a76c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a76e:	f7f9 faaf 	bl	8013cd0 <uxr_deserialize_SampleIdentity>
 801a772:	bb28      	cbnz	r0, 801a7c0 <read_submessage_format+0x114>
 801a774:	69e3      	ldr	r3, [r4, #28]
 801a776:	2b00      	cmp	r3, #0
 801a778:	d1c2      	bne.n	801a700 <read_submessage_format+0x54>
 801a77a:	e7c3      	b.n	801a704 <read_submessage_format+0x58>
 801a77c:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 801a780:	b16a      	cbz	r2, 801a79e <read_submessage_format+0xf2>
 801a782:	a906      	add	r1, sp, #24
 801a784:	a80c      	add	r0, sp, #48	@ 0x30
 801a786:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a788:	f7f8 ff82 	bl	8013690 <uxr_deserialize_BaseObjectRequest>
 801a78c:	2800      	cmp	r0, #0
 801a78e:	d13a      	bne.n	801a806 <read_submessage_format+0x15a>
 801a790:	68a2      	ldr	r2, [r4, #8]
 801a792:	69e3      	ldr	r3, [r4, #28]
 801a794:	4432      	add	r2, r6
 801a796:	60a2      	str	r2, [r4, #8]
 801a798:	2b00      	cmp	r3, #0
 801a79a:	d1b1      	bne.n	801a700 <read_submessage_format+0x54>
 801a79c:	e7b2      	b.n	801a704 <read_submessage_format+0x58>
 801a79e:	68a2      	ldr	r2, [r4, #8]
 801a7a0:	4432      	add	r2, r6
 801a7a2:	60a2      	str	r2, [r4, #8]
 801a7a4:	e7ac      	b.n	801a700 <read_submessage_format+0x54>
 801a7a6:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 801a7aa:	2b00      	cmp	r3, #0
 801a7ac:	d1dc      	bne.n	801a768 <read_submessage_format+0xbc>
 801a7ae:	e7a9      	b.n	801a704 <read_submessage_format+0x58>
 801a7b0:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 801a7b4:	2b00      	cmp	r3, #0
 801a7b6:	d1e4      	bne.n	801a782 <read_submessage_format+0xd6>
 801a7b8:	68a3      	ldr	r3, [r4, #8]
 801a7ba:	4433      	add	r3, r6
 801a7bc:	60a3      	str	r3, [r4, #8]
 801a7be:	e7a1      	b.n	801a704 <read_submessage_format+0x58>
 801a7c0:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a7c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a7c6:	1a52      	subs	r2, r2, r1
 801a7c8:	1aed      	subs	r5, r5, r3
 801a7ca:	a80c      	add	r0, sp, #48	@ 0x30
 801a7cc:	f7f3 fc74 	bl	800e0b8 <ucdr_init_buffer>
 801a7d0:	4435      	add	r5, r6
 801a7d2:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a7d6:	a80c      	add	r0, sp, #48	@ 0x30
 801a7d8:	f7f3 fc42 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 801a7dc:	b2ad      	uxth	r5, r5
 801a7de:	ab0c      	add	r3, sp, #48	@ 0x30
 801a7e0:	9300      	str	r3, [sp, #0]
 801a7e2:	9501      	str	r5, [sp, #4]
 801a7e4:	2108      	movs	r1, #8
 801a7e6:	f88d 1016 	strb.w	r1, [sp, #22]
 801a7ea:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 801a7ee:	9102      	str	r1, [sp, #8]
 801a7f0:	ab06      	add	r3, sp, #24
 801a7f2:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 801a7f6:	9905      	ldr	r1, [sp, #20]
 801a7f8:	463a      	mov	r2, r7
 801a7fa:	4640      	mov	r0, r8
 801a7fc:	47a8      	blx	r5
 801a7fe:	2301      	movs	r3, #1
 801a800:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a804:	e7b6      	b.n	801a774 <read_submessage_format+0xc8>
 801a806:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a80a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a80c:	1a52      	subs	r2, r2, r1
 801a80e:	1aed      	subs	r5, r5, r3
 801a810:	a80c      	add	r0, sp, #48	@ 0x30
 801a812:	f7f3 fc51 	bl	800e0b8 <ucdr_init_buffer>
 801a816:	4435      	add	r5, r6
 801a818:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a81c:	a80c      	add	r0, sp, #48	@ 0x30
 801a81e:	f7f3 fc1f 	bl	800e060 <ucdr_set_on_full_buffer_callback>
 801a822:	b2ad      	uxth	r5, r5
 801a824:	ab0c      	add	r3, sp, #48	@ 0x30
 801a826:	9300      	str	r3, [sp, #0]
 801a828:	9501      	str	r5, [sp, #4]
 801a82a:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 801a82e:	2107      	movs	r1, #7
 801a830:	f88d 1016 	strb.w	r1, [sp, #22]
 801a834:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 801a838:	9102      	str	r1, [sp, #8]
 801a83a:	ba5b      	rev16	r3, r3
 801a83c:	b29b      	uxth	r3, r3
 801a83e:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 801a842:	9905      	ldr	r1, [sp, #20]
 801a844:	463a      	mov	r2, r7
 801a846:	4640      	mov	r0, r8
 801a848:	47a8      	blx	r5
 801a84a:	2301      	movs	r3, #1
 801a84c:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a850:	e79e      	b.n	801a790 <read_submessage_format+0xe4>
 801a852:	bf00      	nop

0801a854 <uxr_seq_num_add>:
 801a854:	4408      	add	r0, r1
 801a856:	b280      	uxth	r0, r0
 801a858:	4770      	bx	lr
 801a85a:	bf00      	nop

0801a85c <uxr_seq_num_sub>:
 801a85c:	1a40      	subs	r0, r0, r1
 801a85e:	b280      	uxth	r0, r0
 801a860:	4770      	bx	lr
 801a862:	bf00      	nop

0801a864 <uxr_seq_num_cmp>:
 801a864:	4288      	cmp	r0, r1
 801a866:	d010      	beq.n	801a88a <uxr_seq_num_cmp+0x26>
 801a868:	d207      	bcs.n	801a87a <uxr_seq_num_cmp+0x16>
 801a86a:	1a09      	subs	r1, r1, r0
 801a86c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a870:	bfb4      	ite	lt
 801a872:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 801a876:	2001      	movge	r0, #1
 801a878:	4770      	bx	lr
 801a87a:	1a41      	subs	r1, r0, r1
 801a87c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a880:	bfcc      	ite	gt
 801a882:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801a886:	2001      	movle	r0, #1
 801a888:	4770      	bx	lr
 801a88a:	2000      	movs	r0, #0
 801a88c:	4770      	bx	lr
 801a88e:	bf00      	nop

0801a890 <uxr_init_framing_io>:
 801a890:	2300      	movs	r3, #0
 801a892:	7041      	strb	r1, [r0, #1]
 801a894:	7003      	strb	r3, [r0, #0]
 801a896:	8583      	strh	r3, [r0, #44]	@ 0x2c
 801a898:	4770      	bx	lr
 801a89a:	bf00      	nop

0801a89c <uxr_write_framed_msg>:
 801a89c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8a0:	f890 c001 	ldrb.w	ip, [r0, #1]
 801a8a4:	4617      	mov	r7, r2
 801a8a6:	227e      	movs	r2, #126	@ 0x7e
 801a8a8:	b085      	sub	sp, #20
 801a8aa:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 801a8ae:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 801a8b2:	2a01      	cmp	r2, #1
 801a8b4:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 801a8b8:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 801a8bc:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801a8c0:	4604      	mov	r4, r0
 801a8c2:	460e      	mov	r6, r1
 801a8c4:	469a      	mov	sl, r3
 801a8c6:	f240 812e 	bls.w	801ab26 <uxr_write_framed_msg+0x28a>
 801a8ca:	2003      	movs	r0, #3
 801a8cc:	2102      	movs	r1, #2
 801a8ce:	f04f 0905 	mov.w	r9, #5
 801a8d2:	2204      	movs	r2, #4
 801a8d4:	4686      	mov	lr, r0
 801a8d6:	460b      	mov	r3, r1
 801a8d8:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 801a8dc:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 801a8e0:	f1bc 0f01 	cmp.w	ip, #1
 801a8e4:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a8e8:	4421      	add	r1, r4
 801a8ea:	f240 8110 	bls.w	801ab0e <uxr_write_framed_msg+0x272>
 801a8ee:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801a8f2:	fa5f fc8b 	uxtb.w	ip, fp
 801a8f6:	f3cb 2107 	ubfx	r1, fp, #8, #8
 801a8fa:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 801a8fe:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 801a902:	f1be 0f01 	cmp.w	lr, #1
 801a906:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 801a90a:	b2ed      	uxtb	r5, r5
 801a90c:	d94c      	bls.n	801a9a8 <uxr_write_framed_msg+0x10c>
 801a90e:	4420      	add	r0, r4
 801a910:	2d01      	cmp	r5, #1
 801a912:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 801a916:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a91a:	d95d      	bls.n	801a9d8 <uxr_write_framed_msg+0x13c>
 801a91c:	18a0      	adds	r0, r4, r2
 801a91e:	3201      	adds	r2, #1
 801a920:	b2d2      	uxtb	r2, r2
 801a922:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801a926:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a92a:	f1bb 0f00 	cmp.w	fp, #0
 801a92e:	f000 8108 	beq.w	801ab42 <uxr_write_framed_msg+0x2a6>
 801a932:	f04f 0c00 	mov.w	ip, #0
 801a936:	4661      	mov	r1, ip
 801a938:	46de      	mov	lr, fp
 801a93a:	46e3      	mov	fp, ip
 801a93c:	46d4      	mov	ip, sl
 801a93e:	468a      	mov	sl, r1
 801a940:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 801ab4c <uxr_write_framed_msg+0x2b0>
 801a944:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801a948:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801a94c:	2901      	cmp	r1, #1
 801a94e:	d91b      	bls.n	801a988 <uxr_write_framed_msg+0xec>
 801a950:	2a29      	cmp	r2, #41	@ 0x29
 801a952:	d84e      	bhi.n	801a9f2 <uxr_write_framed_msg+0x156>
 801a954:	18a1      	adds	r1, r4, r2
 801a956:	3201      	adds	r2, #1
 801a958:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 801a95c:	b2d2      	uxtb	r2, r2
 801a95e:	ea8b 0303 	eor.w	r3, fp, r3
 801a962:	b2db      	uxtb	r3, r3
 801a964:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a968:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 801a96c:	f10a 0a01 	add.w	sl, sl, #1
 801a970:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 801a974:	45d6      	cmp	lr, sl
 801a976:	d95a      	bls.n	801aa2e <uxr_write_framed_msg+0x192>
 801a978:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801a97c:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a980:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801a984:	2901      	cmp	r1, #1
 801a986:	d8e3      	bhi.n	801a950 <uxr_write_framed_msg+0xb4>
 801a988:	1c51      	adds	r1, r2, #1
 801a98a:	b2c9      	uxtb	r1, r1
 801a98c:	2929      	cmp	r1, #41	@ 0x29
 801a98e:	d830      	bhi.n	801a9f2 <uxr_write_framed_msg+0x156>
 801a990:	18a1      	adds	r1, r4, r2
 801a992:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 801a996:	3202      	adds	r2, #2
 801a998:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 801a99c:	f083 0020 	eor.w	r0, r3, #32
 801a9a0:	b2d2      	uxtb	r2, r2
 801a9a2:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 801a9a6:	e7da      	b.n	801a95e <uxr_write_framed_msg+0xc2>
 801a9a8:	eb04 0e00 	add.w	lr, r4, r0
 801a9ac:	f08c 0c20 	eor.w	ip, ip, #32
 801a9b0:	1c82      	adds	r2, r0, #2
 801a9b2:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 801a9b6:	b2d2      	uxtb	r2, r2
 801a9b8:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a9bc:	2d01      	cmp	r5, #1
 801a9be:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 801a9c2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a9c6:	d907      	bls.n	801a9d8 <uxr_write_framed_msg+0x13c>
 801a9c8:	4422      	add	r2, r4
 801a9ca:	3003      	adds	r0, #3
 801a9cc:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 801a9d0:	b2c2      	uxtb	r2, r0
 801a9d2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a9d6:	e7ac      	b.n	801a932 <uxr_write_framed_msg+0x96>
 801a9d8:	18a0      	adds	r0, r4, r2
 801a9da:	f081 0120 	eor.w	r1, r1, #32
 801a9de:	3202      	adds	r2, #2
 801a9e0:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 801a9e4:	b2d2      	uxtb	r2, r2
 801a9e6:	217d      	movs	r1, #125	@ 0x7d
 801a9e8:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801a9ec:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a9f0:	e79f      	b.n	801a932 <uxr_write_framed_msg+0x96>
 801a9f2:	e9cd ba00 	strd	fp, sl, [sp]
 801a9f6:	2500      	movs	r5, #0
 801a9f8:	46e2      	mov	sl, ip
 801a9fa:	46f3      	mov	fp, lr
 801a9fc:	e000      	b.n	801aa00 <uxr_write_framed_msg+0x164>
 801a9fe:	b190      	cbz	r0, 801aa26 <uxr_write_framed_msg+0x18a>
 801aa00:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801aa04:	1b52      	subs	r2, r2, r5
 801aa06:	4643      	mov	r3, r8
 801aa08:	4421      	add	r1, r4
 801aa0a:	4638      	mov	r0, r7
 801aa0c:	47b0      	blx	r6
 801aa0e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801aa12:	4405      	add	r5, r0
 801aa14:	4295      	cmp	r5, r2
 801aa16:	d3f2      	bcc.n	801a9fe <uxr_write_framed_msg+0x162>
 801aa18:	46d4      	mov	ip, sl
 801aa1a:	46de      	mov	lr, fp
 801aa1c:	f8dd a004 	ldr.w	sl, [sp, #4]
 801aa20:	f8dd b000 	ldr.w	fp, [sp]
 801aa24:	d06f      	beq.n	801ab06 <uxr_write_framed_msg+0x26a>
 801aa26:	2000      	movs	r0, #0
 801aa28:	b005      	add	sp, #20
 801aa2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa2e:	46dc      	mov	ip, fp
 801aa30:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801aa34:	f8ad c00c 	strh.w	ip, [sp, #12]
 801aa38:	46f3      	mov	fp, lr
 801aa3a:	fa5f fc8c 	uxtb.w	ip, ip
 801aa3e:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801aa42:	2b01      	cmp	r3, #1
 801aa44:	f04f 0900 	mov.w	r9, #0
 801aa48:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 801aa4c:	d930      	bls.n	801aab0 <uxr_write_framed_msg+0x214>
 801aa4e:	2a29      	cmp	r2, #41	@ 0x29
 801aa50:	d91c      	bls.n	801aa8c <uxr_write_framed_msg+0x1f0>
 801aa52:	2500      	movs	r5, #0
 801aa54:	e001      	b.n	801aa5a <uxr_write_framed_msg+0x1be>
 801aa56:	2800      	cmp	r0, #0
 801aa58:	d0e5      	beq.n	801aa26 <uxr_write_framed_msg+0x18a>
 801aa5a:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801aa5e:	1b52      	subs	r2, r2, r5
 801aa60:	4643      	mov	r3, r8
 801aa62:	4421      	add	r1, r4
 801aa64:	4638      	mov	r0, r7
 801aa66:	47b0      	blx	r6
 801aa68:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801aa6c:	4405      	add	r5, r0
 801aa6e:	4295      	cmp	r5, r2
 801aa70:	d3f1      	bcc.n	801aa56 <uxr_write_framed_msg+0x1ba>
 801aa72:	d1d8      	bne.n	801aa26 <uxr_write_framed_msg+0x18a>
 801aa74:	f109 0310 	add.w	r3, r9, #16
 801aa78:	446b      	add	r3, sp
 801aa7a:	2200      	movs	r2, #0
 801aa7c:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 801aa80:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aa84:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801aa88:	2b01      	cmp	r3, #1
 801aa8a:	d911      	bls.n	801aab0 <uxr_write_framed_msg+0x214>
 801aa8c:	18a3      	adds	r3, r4, r2
 801aa8e:	3201      	adds	r2, #1
 801aa90:	b2d2      	uxtb	r2, r2
 801aa92:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 801aa96:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aa9a:	f1b9 0f00 	cmp.w	r9, #0
 801aa9e:	d119      	bne.n	801aad4 <uxr_write_framed_msg+0x238>
 801aaa0:	f89d c00d 	ldrb.w	ip, [sp, #13]
 801aaa4:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801aaa8:	2b01      	cmp	r3, #1
 801aaaa:	f04f 0901 	mov.w	r9, #1
 801aaae:	d8ce      	bhi.n	801aa4e <uxr_write_framed_msg+0x1b2>
 801aab0:	1c53      	adds	r3, r2, #1
 801aab2:	b2db      	uxtb	r3, r3
 801aab4:	2b29      	cmp	r3, #41	@ 0x29
 801aab6:	d8cc      	bhi.n	801aa52 <uxr_write_framed_msg+0x1b6>
 801aab8:	18a3      	adds	r3, r4, r2
 801aaba:	3202      	adds	r2, #2
 801aabc:	f08c 0c20 	eor.w	ip, ip, #32
 801aac0:	b2d2      	uxtb	r2, r2
 801aac2:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 801aac6:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 801aaca:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aace:	f1b9 0f00 	cmp.w	r9, #0
 801aad2:	d0e5      	beq.n	801aaa0 <uxr_write_framed_msg+0x204>
 801aad4:	2500      	movs	r5, #0
 801aad6:	e001      	b.n	801aadc <uxr_write_framed_msg+0x240>
 801aad8:	2800      	cmp	r0, #0
 801aada:	d0a4      	beq.n	801aa26 <uxr_write_framed_msg+0x18a>
 801aadc:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801aae0:	1b52      	subs	r2, r2, r5
 801aae2:	4643      	mov	r3, r8
 801aae4:	4421      	add	r1, r4
 801aae6:	4638      	mov	r0, r7
 801aae8:	47b0      	blx	r6
 801aaea:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801aaee:	4405      	add	r5, r0
 801aaf0:	4295      	cmp	r5, r2
 801aaf2:	d3f1      	bcc.n	801aad8 <uxr_write_framed_msg+0x23c>
 801aaf4:	d197      	bne.n	801aa26 <uxr_write_framed_msg+0x18a>
 801aaf6:	2300      	movs	r3, #0
 801aaf8:	fa1f f08b 	uxth.w	r0, fp
 801aafc:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801ab00:	b005      	add	sp, #20
 801ab02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ab06:	2300      	movs	r3, #0
 801ab08:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801ab0c:	e732      	b.n	801a974 <uxr_write_framed_msg+0xd8>
 801ab0e:	44a6      	add	lr, r4
 801ab10:	f085 0520 	eor.w	r5, r5, #32
 801ab14:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801ab18:	4610      	mov	r0, r2
 801ab1a:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 801ab1e:	464a      	mov	r2, r9
 801ab20:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 801ab24:	e6e5      	b.n	801a8f2 <uxr_write_framed_msg+0x56>
 801ab26:	f08c 0c20 	eor.w	ip, ip, #32
 801ab2a:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 801ab2e:	2103      	movs	r1, #3
 801ab30:	2004      	movs	r0, #4
 801ab32:	f04f 0906 	mov.w	r9, #6
 801ab36:	2205      	movs	r2, #5
 801ab38:	4686      	mov	lr, r0
 801ab3a:	460b      	mov	r3, r1
 801ab3c:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801ab40:	e6ca      	b.n	801a8d8 <uxr_write_framed_msg+0x3c>
 801ab42:	f8ad b00c 	strh.w	fp, [sp, #12]
 801ab46:	46dc      	mov	ip, fp
 801ab48:	e779      	b.n	801aa3e <uxr_write_framed_msg+0x1a2>
 801ab4a:	bf00      	nop
 801ab4c:	080208a8 	.word	0x080208a8

0801ab50 <uxr_framing_read_transport>:
 801ab50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab54:	4604      	mov	r4, r0
 801ab56:	b083      	sub	sp, #12
 801ab58:	461f      	mov	r7, r3
 801ab5a:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 801ab5e:	4689      	mov	r9, r1
 801ab60:	4692      	mov	sl, r2
 801ab62:	f7f7 feb5 	bl	80128d0 <uxr_millis>
 801ab66:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801ab6a:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801ab6e:	42b3      	cmp	r3, r6
 801ab70:	4680      	mov	r8, r0
 801ab72:	d062      	beq.n	801ac3a <uxr_framing_read_transport+0xea>
 801ab74:	d81c      	bhi.n	801abb0 <uxr_framing_read_transport+0x60>
 801ab76:	1e75      	subs	r5, r6, #1
 801ab78:	1aed      	subs	r5, r5, r3
 801ab7a:	b2ed      	uxtb	r5, r5
 801ab7c:	2600      	movs	r6, #0
 801ab7e:	455d      	cmp	r5, fp
 801ab80:	d81f      	bhi.n	801abc2 <uxr_framing_read_transport+0x72>
 801ab82:	19ab      	adds	r3, r5, r6
 801ab84:	455b      	cmp	r3, fp
 801ab86:	bf84      	itt	hi
 801ab88:	ebab 0b05 	subhi.w	fp, fp, r5
 801ab8c:	fa5f f68b 	uxtbhi.w	r6, fp
 801ab90:	b9e5      	cbnz	r5, 801abcc <uxr_framing_read_transport+0x7c>
 801ab92:	f04f 0b00 	mov.w	fp, #0
 801ab96:	f7f7 fe9b 	bl	80128d0 <uxr_millis>
 801ab9a:	683b      	ldr	r3, [r7, #0]
 801ab9c:	eba0 0108 	sub.w	r1, r0, r8
 801aba0:	1a5b      	subs	r3, r3, r1
 801aba2:	4658      	mov	r0, fp
 801aba4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801aba8:	603b      	str	r3, [r7, #0]
 801abaa:	b003      	add	sp, #12
 801abac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801abb0:	2e00      	cmp	r6, #0
 801abb2:	d04a      	beq.n	801ac4a <uxr_framing_read_transport+0xfa>
 801abb4:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 801abb8:	b2dd      	uxtb	r5, r3
 801abba:	3e01      	subs	r6, #1
 801abbc:	455d      	cmp	r5, fp
 801abbe:	b2f6      	uxtb	r6, r6
 801abc0:	d9df      	bls.n	801ab82 <uxr_framing_read_transport+0x32>
 801abc2:	fa5f f58b 	uxtb.w	r5, fp
 801abc6:	2600      	movs	r6, #0
 801abc8:	2d00      	cmp	r5, #0
 801abca:	d0e2      	beq.n	801ab92 <uxr_framing_read_transport+0x42>
 801abcc:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801abd0:	3102      	adds	r1, #2
 801abd2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801abd4:	9300      	str	r3, [sp, #0]
 801abd6:	683b      	ldr	r3, [r7, #0]
 801abd8:	4421      	add	r1, r4
 801abda:	462a      	mov	r2, r5
 801abdc:	4650      	mov	r0, sl
 801abde:	47c8      	blx	r9
 801abe0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801abe4:	4a1b      	ldr	r2, [pc, #108]	@ (801ac54 <uxr_framing_read_transport+0x104>)
 801abe6:	4403      	add	r3, r0
 801abe8:	0859      	lsrs	r1, r3, #1
 801abea:	4683      	mov	fp, r0
 801abec:	fba2 0101 	umull	r0, r1, r2, r1
 801abf0:	0889      	lsrs	r1, r1, #2
 801abf2:	222a      	movs	r2, #42	@ 0x2a
 801abf4:	fb02 3111 	mls	r1, r2, r1, r3
 801abf8:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 801abfc:	f1bb 0f00 	cmp.w	fp, #0
 801ac00:	d0c7      	beq.n	801ab92 <uxr_framing_read_transport+0x42>
 801ac02:	45ab      	cmp	fp, r5
 801ac04:	d1c7      	bne.n	801ab96 <uxr_framing_read_transport+0x46>
 801ac06:	2e00      	cmp	r6, #0
 801ac08:	d0c5      	beq.n	801ab96 <uxr_framing_read_transport+0x46>
 801ac0a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ac0c:	9300      	str	r3, [sp, #0]
 801ac0e:	3102      	adds	r1, #2
 801ac10:	4632      	mov	r2, r6
 801ac12:	4421      	add	r1, r4
 801ac14:	2300      	movs	r3, #0
 801ac16:	4650      	mov	r0, sl
 801ac18:	47c8      	blx	r9
 801ac1a:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801ac1e:	4a0d      	ldr	r2, [pc, #52]	@ (801ac54 <uxr_framing_read_transport+0x104>)
 801ac20:	4403      	add	r3, r0
 801ac22:	0859      	lsrs	r1, r3, #1
 801ac24:	fba2 2101 	umull	r2, r1, r2, r1
 801ac28:	0889      	lsrs	r1, r1, #2
 801ac2a:	222a      	movs	r2, #42	@ 0x2a
 801ac2c:	fb02 3311 	mls	r3, r2, r1, r3
 801ac30:	eb00 0b05 	add.w	fp, r0, r5
 801ac34:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 801ac38:	e7ad      	b.n	801ab96 <uxr_framing_read_transport+0x46>
 801ac3a:	2600      	movs	r6, #0
 801ac3c:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801ac40:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801ac42:	d9be      	bls.n	801abc2 <uxr_framing_read_transport+0x72>
 801ac44:	2529      	movs	r5, #41	@ 0x29
 801ac46:	2102      	movs	r1, #2
 801ac48:	e7c3      	b.n	801abd2 <uxr_framing_read_transport+0x82>
 801ac4a:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 801ac4e:	b2dd      	uxtb	r5, r3
 801ac50:	e795      	b.n	801ab7e <uxr_framing_read_transport+0x2e>
 801ac52:	bf00      	nop
 801ac54:	30c30c31 	.word	0x30c30c31

0801ac58 <uxr_read_framed_msg>:
 801ac58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac5c:	461d      	mov	r5, r3
 801ac5e:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 801ac62:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801ac66:	b085      	sub	sp, #20
 801ac68:	459c      	cmp	ip, r3
 801ac6a:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 801ac6e:	4604      	mov	r4, r0
 801ac70:	460f      	mov	r7, r1
 801ac72:	4616      	mov	r6, r2
 801ac74:	f000 81ae 	beq.w	801afd4 <uxr_read_framed_msg+0x37c>
 801ac78:	2000      	movs	r0, #0
 801ac7a:	4639      	mov	r1, r7
 801ac7c:	2800      	cmp	r0, #0
 801ac7e:	d138      	bne.n	801acf2 <uxr_read_framed_msg+0x9a>
 801ac80:	468a      	mov	sl, r1
 801ac82:	7823      	ldrb	r3, [r4, #0]
 801ac84:	2b07      	cmp	r3, #7
 801ac86:	d8fd      	bhi.n	801ac84 <uxr_read_framed_msg+0x2c>
 801ac88:	e8df f013 	tbh	[pc, r3, lsl #1]
 801ac8c:	0116013b 	.word	0x0116013b
 801ac90:	00cd00f0 	.word	0x00cd00f0
 801ac94:	005a00a0 	.word	0x005a00a0
 801ac98:	00080037 	.word	0x00080037
 801ac9c:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801aca0:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801aca4:	4290      	cmp	r0, r2
 801aca6:	f000 8167 	beq.w	801af78 <uxr_read_framed_msg+0x320>
 801acaa:	18a3      	adds	r3, r4, r2
 801acac:	1c57      	adds	r7, r2, #1
 801acae:	49c7      	ldr	r1, [pc, #796]	@ (801afcc <uxr_read_framed_msg+0x374>)
 801acb0:	f893 c002 	ldrb.w	ip, [r3, #2]
 801acb4:	087b      	lsrs	r3, r7, #1
 801acb6:	fba1 8303 	umull	r8, r3, r1, r3
 801acba:	089b      	lsrs	r3, r3, #2
 801acbc:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801acc0:	fb08 7313 	mls	r3, r8, r3, r7
 801acc4:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801acc8:	b2df      	uxtb	r7, r3
 801acca:	f000 81b2 	beq.w	801b032 <uxr_read_framed_msg+0x3da>
 801acce:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 801acd2:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 801acd6:	f000 8220 	beq.w	801b11a <uxr_read_framed_msg+0x4c2>
 801acda:	4661      	mov	r1, ip
 801acdc:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 801acde:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 801ace0:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801ace4:	b29b      	uxth	r3, r3
 801ace6:	2100      	movs	r1, #0
 801ace8:	429a      	cmp	r2, r3
 801acea:	86a3      	strh	r3, [r4, #52]	@ 0x34
 801acec:	7021      	strb	r1, [r4, #0]
 801acee:	f000 8198 	beq.w	801b022 <uxr_read_framed_msg+0x3ca>
 801acf2:	2000      	movs	r0, #0
 801acf4:	b005      	add	sp, #20
 801acf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801acfa:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801acfe:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801ad02:	4297      	cmp	r7, r2
 801ad04:	f000 8148 	beq.w	801af98 <uxr_read_framed_msg+0x340>
 801ad08:	18a3      	adds	r3, r4, r2
 801ad0a:	f102 0c01 	add.w	ip, r2, #1
 801ad0e:	49af      	ldr	r1, [pc, #700]	@ (801afcc <uxr_read_framed_msg+0x374>)
 801ad10:	7898      	ldrb	r0, [r3, #2]
 801ad12:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801ad16:	fba1 8303 	umull	r8, r3, r1, r3
 801ad1a:	089b      	lsrs	r3, r3, #2
 801ad1c:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801ad20:	fb08 c313 	mls	r3, r8, r3, ip
 801ad24:	287d      	cmp	r0, #125	@ 0x7d
 801ad26:	fa5f fc83 	uxtb.w	ip, r3
 801ad2a:	f000 8194 	beq.w	801b056 <uxr_read_framed_msg+0x3fe>
 801ad2e:	287e      	cmp	r0, #126	@ 0x7e
 801ad30:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801ad34:	f000 8200 	beq.w	801b138 <uxr_read_framed_msg+0x4e0>
 801ad38:	2307      	movs	r3, #7
 801ad3a:	86a0      	strh	r0, [r4, #52]	@ 0x34
 801ad3c:	7023      	strb	r3, [r4, #0]
 801ad3e:	e7a0      	b.n	801ac82 <uxr_read_framed_msg+0x2a>
 801ad40:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801ad42:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801ad44:	429f      	cmp	r7, r3
 801ad46:	f240 8164 	bls.w	801b012 <uxr_read_framed_msg+0x3ba>
 801ad4a:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 801afcc <uxr_read_framed_msg+0x374>
 801ad4e:	f8cd a00c 	str.w	sl, [sp, #12]
 801ad52:	212a      	movs	r1, #42	@ 0x2a
 801ad54:	e01f      	b.n	801ad96 <uxr_read_framed_msg+0x13e>
 801ad56:	f89a e002 	ldrb.w	lr, [sl, #2]
 801ad5a:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 801ad5e:	f000 80ea 	beq.w	801af36 <uxr_read_framed_msg+0x2de>
 801ad62:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801ad66:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801ad6a:	f000 8142 	beq.w	801aff2 <uxr_read_framed_msg+0x39a>
 801ad6e:	f805 e003 	strb.w	lr, [r5, r3]
 801ad72:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 801ad74:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801ad76:	4f96      	ldr	r7, [pc, #600]	@ (801afd0 <uxr_read_framed_msg+0x378>)
 801ad78:	ea80 020e 	eor.w	r2, r0, lr
 801ad7c:	b2d2      	uxtb	r2, r2
 801ad7e:	3301      	adds	r3, #1
 801ad80:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 801ad84:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801ad86:	b29b      	uxth	r3, r3
 801ad88:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 801ad8c:	42bb      	cmp	r3, r7
 801ad8e:	8663      	strh	r3, [r4, #50]	@ 0x32
 801ad90:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801ad92:	f080 80e7 	bcs.w	801af64 <uxr_read_framed_msg+0x30c>
 801ad96:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 801ad9a:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801ad9e:	f100 0c01 	add.w	ip, r0, #1
 801ada2:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 801ada6:	fba9 e20e 	umull	lr, r2, r9, lr
 801adaa:	0892      	lsrs	r2, r2, #2
 801adac:	fb01 c212 	mls	r2, r1, r2, ip
 801adb0:	4580      	cmp	r8, r0
 801adb2:	eb04 0a00 	add.w	sl, r4, r0
 801adb6:	fa5f fc82 	uxtb.w	ip, r2
 801adba:	d1cc      	bne.n	801ad56 <uxr_read_framed_msg+0xfe>
 801adbc:	42bb      	cmp	r3, r7
 801adbe:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801adc2:	f040 8128 	bne.w	801b016 <uxr_read_framed_msg+0x3be>
 801adc6:	2306      	movs	r3, #6
 801adc8:	7023      	strb	r3, [r4, #0]
 801adca:	e75a      	b.n	801ac82 <uxr_read_framed_msg+0x2a>
 801adcc:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801add0:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801add4:	4297      	cmp	r7, r2
 801add6:	f000 80cf 	beq.w	801af78 <uxr_read_framed_msg+0x320>
 801adda:	18a3      	adds	r3, r4, r2
 801addc:	f102 0c01 	add.w	ip, r2, #1
 801ade0:	497a      	ldr	r1, [pc, #488]	@ (801afcc <uxr_read_framed_msg+0x374>)
 801ade2:	7898      	ldrb	r0, [r3, #2]
 801ade4:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801ade8:	fba1 8303 	umull	r8, r3, r1, r3
 801adec:	089b      	lsrs	r3, r3, #2
 801adee:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801adf2:	fb08 c313 	mls	r3, r8, r3, ip
 801adf6:	287d      	cmp	r0, #125	@ 0x7d
 801adf8:	fa5f fc83 	uxtb.w	ip, r3
 801adfc:	f000 813d 	beq.w	801b07a <uxr_read_framed_msg+0x422>
 801ae00:	287e      	cmp	r0, #126	@ 0x7e
 801ae02:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801ae06:	f000 8188 	beq.w	801b11a <uxr_read_framed_msg+0x4c2>
 801ae0a:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 801ae0c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801ae0e:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 801ae12:	b29b      	uxth	r3, r3
 801ae14:	2200      	movs	r2, #0
 801ae16:	428b      	cmp	r3, r1
 801ae18:	8623      	strh	r3, [r4, #48]	@ 0x30
 801ae1a:	8662      	strh	r2, [r4, #50]	@ 0x32
 801ae1c:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801ae1e:	f240 80f5 	bls.w	801b00c <uxr_read_framed_msg+0x3b4>
 801ae22:	7022      	strb	r2, [r4, #0]
 801ae24:	e765      	b.n	801acf2 <uxr_read_framed_msg+0x9a>
 801ae26:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801ae2a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801ae2e:	4297      	cmp	r7, r2
 801ae30:	f000 80b2 	beq.w	801af98 <uxr_read_framed_msg+0x340>
 801ae34:	18a3      	adds	r3, r4, r2
 801ae36:	f102 0c01 	add.w	ip, r2, #1
 801ae3a:	4964      	ldr	r1, [pc, #400]	@ (801afcc <uxr_read_framed_msg+0x374>)
 801ae3c:	7898      	ldrb	r0, [r3, #2]
 801ae3e:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801ae42:	fba1 8303 	umull	r8, r3, r1, r3
 801ae46:	089b      	lsrs	r3, r3, #2
 801ae48:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801ae4c:	fb08 c313 	mls	r3, r8, r3, ip
 801ae50:	287d      	cmp	r0, #125	@ 0x7d
 801ae52:	fa5f fc83 	uxtb.w	ip, r3
 801ae56:	f000 813b 	beq.w	801b0d0 <uxr_read_framed_msg+0x478>
 801ae5a:	287e      	cmp	r0, #126	@ 0x7e
 801ae5c:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801ae60:	f000 816a 	beq.w	801b138 <uxr_read_framed_msg+0x4e0>
 801ae64:	2304      	movs	r3, #4
 801ae66:	8620      	strh	r0, [r4, #48]	@ 0x30
 801ae68:	7023      	strb	r3, [r4, #0]
 801ae6a:	e70a      	b.n	801ac82 <uxr_read_framed_msg+0x2a>
 801ae6c:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801ae70:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801ae74:	4297      	cmp	r7, r2
 801ae76:	f000 80c4 	beq.w	801b002 <uxr_read_framed_msg+0x3aa>
 801ae7a:	18a3      	adds	r3, r4, r2
 801ae7c:	f102 0c01 	add.w	ip, r2, #1
 801ae80:	4952      	ldr	r1, [pc, #328]	@ (801afcc <uxr_read_framed_msg+0x374>)
 801ae82:	7898      	ldrb	r0, [r3, #2]
 801ae84:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801ae88:	fba1 8303 	umull	r8, r3, r1, r3
 801ae8c:	089b      	lsrs	r3, r3, #2
 801ae8e:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801ae92:	fb08 c313 	mls	r3, r8, r3, ip
 801ae96:	287d      	cmp	r0, #125	@ 0x7d
 801ae98:	fa5f fc83 	uxtb.w	ip, r3
 801ae9c:	f000 812b 	beq.w	801b0f6 <uxr_read_framed_msg+0x49e>
 801aea0:	287e      	cmp	r0, #126	@ 0x7e
 801aea2:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801aea6:	f000 8155 	beq.w	801b154 <uxr_read_framed_msg+0x4fc>
 801aeaa:	7863      	ldrb	r3, [r4, #1]
 801aeac:	4283      	cmp	r3, r0
 801aeae:	bf0c      	ite	eq
 801aeb0:	2303      	moveq	r3, #3
 801aeb2:	2300      	movne	r3, #0
 801aeb4:	7023      	strb	r3, [r4, #0]
 801aeb6:	e6e4      	b.n	801ac82 <uxr_read_framed_msg+0x2a>
 801aeb8:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801aebc:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801aec0:	2300      	movs	r3, #0
 801aec2:	4290      	cmp	r0, r2
 801aec4:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 801aec8:	d06b      	beq.n	801afa2 <uxr_read_framed_msg+0x34a>
 801aeca:	18a3      	adds	r3, r4, r2
 801aecc:	f102 0c01 	add.w	ip, r2, #1
 801aed0:	493e      	ldr	r1, [pc, #248]	@ (801afcc <uxr_read_framed_msg+0x374>)
 801aed2:	789f      	ldrb	r7, [r3, #2]
 801aed4:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801aed8:	fba1 8303 	umull	r8, r3, r1, r3
 801aedc:	089b      	lsrs	r3, r3, #2
 801aede:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801aee2:	fb08 c313 	mls	r3, r8, r3, ip
 801aee6:	2f7d      	cmp	r7, #125	@ 0x7d
 801aee8:	fa5f fc83 	uxtb.w	ip, r3
 801aeec:	f000 80d8 	beq.w	801b0a0 <uxr_read_framed_msg+0x448>
 801aef0:	2f7e      	cmp	r7, #126	@ 0x7e
 801aef2:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801aef6:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 801aefa:	d052      	beq.n	801afa2 <uxr_read_framed_msg+0x34a>
 801aefc:	2302      	movs	r3, #2
 801aefe:	7023      	strb	r3, [r4, #0]
 801af00:	e6bf      	b.n	801ac82 <uxr_read_framed_msg+0x2a>
 801af02:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801af06:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801af0a:	4930      	ldr	r1, [pc, #192]	@ (801afcc <uxr_read_framed_msg+0x374>)
 801af0c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801af10:	e004      	b.n	801af1c <uxr_read_framed_msg+0x2c4>
 801af12:	78bb      	ldrb	r3, [r7, #2]
 801af14:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801af18:	2b7e      	cmp	r3, #126	@ 0x7e
 801af1a:	d02a      	beq.n	801af72 <uxr_read_framed_msg+0x31a>
 801af1c:	1c50      	adds	r0, r2, #1
 801af1e:	0843      	lsrs	r3, r0, #1
 801af20:	fba1 e303 	umull	lr, r3, r1, r3
 801af24:	089b      	lsrs	r3, r3, #2
 801af26:	fb0c 0013 	mls	r0, ip, r3, r0
 801af2a:	4590      	cmp	r8, r2
 801af2c:	eb04 0702 	add.w	r7, r4, r2
 801af30:	b2c2      	uxtb	r2, r0
 801af32:	d1ee      	bne.n	801af12 <uxr_read_framed_msg+0x2ba>
 801af34:	e6dd      	b.n	801acf2 <uxr_read_framed_msg+0x9a>
 801af36:	3002      	adds	r0, #2
 801af38:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 801af3c:	eb04 0a02 	add.w	sl, r4, r2
 801af40:	fba9 e20e 	umull	lr, r2, r9, lr
 801af44:	0892      	lsrs	r2, r2, #2
 801af46:	45e0      	cmp	r8, ip
 801af48:	fb01 0012 	mls	r0, r1, r2, r0
 801af4c:	f43f af36 	beq.w	801adbc <uxr_read_framed_msg+0x164>
 801af50:	f89a e002 	ldrb.w	lr, [sl, #2]
 801af54:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 801af58:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801af5c:	d049      	beq.n	801aff2 <uxr_read_framed_msg+0x39a>
 801af5e:	f08e 0e20 	eor.w	lr, lr, #32
 801af62:	e704      	b.n	801ad6e <uxr_read_framed_msg+0x116>
 801af64:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801af68:	f43f af2d 	beq.w	801adc6 <uxr_read_framed_msg+0x16e>
 801af6c:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801af70:	d151      	bne.n	801b016 <uxr_read_framed_msg+0x3be>
 801af72:	2301      	movs	r3, #1
 801af74:	7023      	strb	r3, [r4, #0]
 801af76:	e684      	b.n	801ac82 <uxr_read_framed_msg+0x2a>
 801af78:	4651      	mov	r1, sl
 801af7a:	f8cd b000 	str.w	fp, [sp]
 801af7e:	2301      	movs	r3, #1
 801af80:	9301      	str	r3, [sp, #4]
 801af82:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801af84:	9103      	str	r1, [sp, #12]
 801af86:	4632      	mov	r2, r6
 801af88:	4620      	mov	r0, r4
 801af8a:	f7ff fde1 	bl	801ab50 <uxr_framing_read_transport>
 801af8e:	fab0 f080 	clz	r0, r0
 801af92:	9903      	ldr	r1, [sp, #12]
 801af94:	0940      	lsrs	r0, r0, #5
 801af96:	e671      	b.n	801ac7c <uxr_read_framed_msg+0x24>
 801af98:	4651      	mov	r1, sl
 801af9a:	f8cd b000 	str.w	fp, [sp]
 801af9e:	2302      	movs	r3, #2
 801afa0:	e7ee      	b.n	801af80 <uxr_read_framed_msg+0x328>
 801afa2:	2304      	movs	r3, #4
 801afa4:	9301      	str	r3, [sp, #4]
 801afa6:	f8cd b000 	str.w	fp, [sp]
 801afaa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801afac:	4632      	mov	r2, r6
 801afae:	4651      	mov	r1, sl
 801afb0:	4620      	mov	r0, r4
 801afb2:	f7ff fdcd 	bl	801ab50 <uxr_framing_read_transport>
 801afb6:	2800      	cmp	r0, #0
 801afb8:	f47f ae63 	bne.w	801ac82 <uxr_read_framed_msg+0x2a>
 801afbc:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 801afc0:	387e      	subs	r0, #126	@ 0x7e
 801afc2:	4651      	mov	r1, sl
 801afc4:	bf18      	it	ne
 801afc6:	2001      	movne	r0, #1
 801afc8:	e658      	b.n	801ac7c <uxr_read_framed_msg+0x24>
 801afca:	bf00      	nop
 801afcc:	30c30c31 	.word	0x30c30c31
 801afd0:	080208a8 	.word	0x080208a8
 801afd4:	2305      	movs	r3, #5
 801afd6:	9301      	str	r3, [sp, #4]
 801afd8:	f8cd b000 	str.w	fp, [sp]
 801afdc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801afde:	f7ff fdb7 	bl	801ab50 <uxr_framing_read_transport>
 801afe2:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 801afe6:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 801afea:	429a      	cmp	r2, r3
 801afec:	f43f ae81 	beq.w	801acf2 <uxr_read_framed_msg+0x9a>
 801aff0:	e642      	b.n	801ac78 <uxr_read_framed_msg+0x20>
 801aff2:	42bb      	cmp	r3, r7
 801aff4:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801aff8:	f43f aee5 	beq.w	801adc6 <uxr_read_framed_msg+0x16e>
 801affc:	2301      	movs	r3, #1
 801affe:	7023      	strb	r3, [r4, #0]
 801b000:	e63f      	b.n	801ac82 <uxr_read_framed_msg+0x2a>
 801b002:	4651      	mov	r1, sl
 801b004:	f8cd b000 	str.w	fp, [sp]
 801b008:	2303      	movs	r3, #3
 801b00a:	e7b9      	b.n	801af80 <uxr_read_framed_msg+0x328>
 801b00c:	2305      	movs	r3, #5
 801b00e:	7023      	strb	r3, [r4, #0]
 801b010:	e637      	b.n	801ac82 <uxr_read_framed_msg+0x2a>
 801b012:	f43f aed8 	beq.w	801adc6 <uxr_read_framed_msg+0x16e>
 801b016:	1afb      	subs	r3, r7, r3
 801b018:	3302      	adds	r3, #2
 801b01a:	e9cd b300 	strd	fp, r3, [sp]
 801b01e:	4651      	mov	r1, sl
 801b020:	e7af      	b.n	801af82 <uxr_read_framed_msg+0x32a>
 801b022:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b024:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801b028:	7013      	strb	r3, [r2, #0]
 801b02a:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801b02c:	b005      	add	sp, #20
 801b02e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b032:	4287      	cmp	r7, r0
 801b034:	d0a0      	beq.n	801af78 <uxr_read_framed_msg+0x320>
 801b036:	4423      	add	r3, r4
 801b038:	3202      	adds	r2, #2
 801b03a:	7898      	ldrb	r0, [r3, #2]
 801b03c:	0853      	lsrs	r3, r2, #1
 801b03e:	fba1 e303 	umull	lr, r3, r1, r3
 801b042:	089b      	lsrs	r3, r3, #2
 801b044:	fb08 2213 	mls	r2, r8, r3, r2
 801b048:	287e      	cmp	r0, #126	@ 0x7e
 801b04a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b04e:	d064      	beq.n	801b11a <uxr_read_framed_msg+0x4c2>
 801b050:	f080 0120 	eor.w	r1, r0, #32
 801b054:	e642      	b.n	801acdc <uxr_read_framed_msg+0x84>
 801b056:	45bc      	cmp	ip, r7
 801b058:	d09e      	beq.n	801af98 <uxr_read_framed_msg+0x340>
 801b05a:	4423      	add	r3, r4
 801b05c:	3202      	adds	r2, #2
 801b05e:	7898      	ldrb	r0, [r3, #2]
 801b060:	0853      	lsrs	r3, r2, #1
 801b062:	fba1 e303 	umull	lr, r3, r1, r3
 801b066:	089b      	lsrs	r3, r3, #2
 801b068:	fb08 2213 	mls	r2, r8, r3, r2
 801b06c:	287e      	cmp	r0, #126	@ 0x7e
 801b06e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b072:	d061      	beq.n	801b138 <uxr_read_framed_msg+0x4e0>
 801b074:	f080 0020 	eor.w	r0, r0, #32
 801b078:	e65e      	b.n	801ad38 <uxr_read_framed_msg+0xe0>
 801b07a:	4567      	cmp	r7, ip
 801b07c:	f43f af7c 	beq.w	801af78 <uxr_read_framed_msg+0x320>
 801b080:	4423      	add	r3, r4
 801b082:	3202      	adds	r2, #2
 801b084:	7898      	ldrb	r0, [r3, #2]
 801b086:	0853      	lsrs	r3, r2, #1
 801b088:	fba1 e303 	umull	lr, r3, r1, r3
 801b08c:	089b      	lsrs	r3, r3, #2
 801b08e:	fb08 2213 	mls	r2, r8, r3, r2
 801b092:	287e      	cmp	r0, #126	@ 0x7e
 801b094:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b098:	d03f      	beq.n	801b11a <uxr_read_framed_msg+0x4c2>
 801b09a:	f080 0020 	eor.w	r0, r0, #32
 801b09e:	e6b4      	b.n	801ae0a <uxr_read_framed_msg+0x1b2>
 801b0a0:	4560      	cmp	r0, ip
 801b0a2:	f43f af7e 	beq.w	801afa2 <uxr_read_framed_msg+0x34a>
 801b0a6:	4423      	add	r3, r4
 801b0a8:	3202      	adds	r2, #2
 801b0aa:	7898      	ldrb	r0, [r3, #2]
 801b0ac:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801b0b0:	0853      	lsrs	r3, r2, #1
 801b0b2:	fba1 e303 	umull	lr, r3, r1, r3
 801b0b6:	089b      	lsrs	r3, r3, #2
 801b0b8:	fb08 2213 	mls	r2, r8, r3, r2
 801b0bc:	287e      	cmp	r0, #126	@ 0x7e
 801b0be:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b0c2:	f43f af6e 	beq.w	801afa2 <uxr_read_framed_msg+0x34a>
 801b0c6:	f080 0020 	eor.w	r0, r0, #32
 801b0ca:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801b0ce:	e715      	b.n	801aefc <uxr_read_framed_msg+0x2a4>
 801b0d0:	4567      	cmp	r7, ip
 801b0d2:	f43f af61 	beq.w	801af98 <uxr_read_framed_msg+0x340>
 801b0d6:	4423      	add	r3, r4
 801b0d8:	3202      	adds	r2, #2
 801b0da:	7898      	ldrb	r0, [r3, #2]
 801b0dc:	0853      	lsrs	r3, r2, #1
 801b0de:	fba1 e303 	umull	lr, r3, r1, r3
 801b0e2:	089b      	lsrs	r3, r3, #2
 801b0e4:	fb08 2213 	mls	r2, r8, r3, r2
 801b0e8:	287e      	cmp	r0, #126	@ 0x7e
 801b0ea:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b0ee:	d023      	beq.n	801b138 <uxr_read_framed_msg+0x4e0>
 801b0f0:	f080 0020 	eor.w	r0, r0, #32
 801b0f4:	e6b6      	b.n	801ae64 <uxr_read_framed_msg+0x20c>
 801b0f6:	45bc      	cmp	ip, r7
 801b0f8:	d083      	beq.n	801b002 <uxr_read_framed_msg+0x3aa>
 801b0fa:	4423      	add	r3, r4
 801b0fc:	3202      	adds	r2, #2
 801b0fe:	7898      	ldrb	r0, [r3, #2]
 801b100:	0853      	lsrs	r3, r2, #1
 801b102:	fba1 e303 	umull	lr, r3, r1, r3
 801b106:	089b      	lsrs	r3, r3, #2
 801b108:	fb08 2213 	mls	r2, r8, r3, r2
 801b10c:	287e      	cmp	r0, #126	@ 0x7e
 801b10e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b112:	d01f      	beq.n	801b154 <uxr_read_framed_msg+0x4fc>
 801b114:	f080 0020 	eor.w	r0, r0, #32
 801b118:	e6c7      	b.n	801aeaa <uxr_read_framed_msg+0x252>
 801b11a:	2701      	movs	r7, #1
 801b11c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b11e:	f8cd b000 	str.w	fp, [sp]
 801b122:	9701      	str	r7, [sp, #4]
 801b124:	4632      	mov	r2, r6
 801b126:	4651      	mov	r1, sl
 801b128:	4620      	mov	r0, r4
 801b12a:	f7ff fd11 	bl	801ab50 <uxr_framing_read_transport>
 801b12e:	2800      	cmp	r0, #0
 801b130:	f47f ada7 	bne.w	801ac82 <uxr_read_framed_msg+0x2a>
 801b134:	7027      	strb	r7, [r4, #0]
 801b136:	e5a4      	b.n	801ac82 <uxr_read_framed_msg+0x2a>
 801b138:	f8cd b000 	str.w	fp, [sp]
 801b13c:	2302      	movs	r3, #2
 801b13e:	9301      	str	r3, [sp, #4]
 801b140:	4632      	mov	r2, r6
 801b142:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b144:	4651      	mov	r1, sl
 801b146:	4620      	mov	r0, r4
 801b148:	f7ff fd02 	bl	801ab50 <uxr_framing_read_transport>
 801b14c:	2800      	cmp	r0, #0
 801b14e:	f47f ad98 	bne.w	801ac82 <uxr_read_framed_msg+0x2a>
 801b152:	e70e      	b.n	801af72 <uxr_read_framed_msg+0x31a>
 801b154:	f8cd b000 	str.w	fp, [sp]
 801b158:	2303      	movs	r3, #3
 801b15a:	e7f0      	b.n	801b13e <uxr_read_framed_msg+0x4e6>

0801b15c <rcl_get_automatic_discovery_range>:
 801b15c:	b530      	push	{r4, r5, lr}
 801b15e:	b083      	sub	sp, #12
 801b160:	2300      	movs	r3, #0
 801b162:	9301      	str	r3, [sp, #4]
 801b164:	b1c0      	cbz	r0, 801b198 <rcl_get_automatic_discovery_range+0x3c>
 801b166:	4604      	mov	r4, r0
 801b168:	a901      	add	r1, sp, #4
 801b16a:	4818      	ldr	r0, [pc, #96]	@ (801b1cc <rcl_get_automatic_discovery_range+0x70>)
 801b16c:	f7fb ff86 	bl	801707c <rcutils_get_env>
 801b170:	b110      	cbz	r0, 801b178 <rcl_get_automatic_discovery_range+0x1c>
 801b172:	2001      	movs	r0, #1
 801b174:	b003      	add	sp, #12
 801b176:	bd30      	pop	{r4, r5, pc}
 801b178:	9d01      	ldr	r5, [sp, #4]
 801b17a:	782b      	ldrb	r3, [r5, #0]
 801b17c:	b923      	cbnz	r3, 801b188 <rcl_get_automatic_discovery_range+0x2c>
 801b17e:	2303      	movs	r3, #3
 801b180:	7023      	strb	r3, [r4, #0]
 801b182:	2000      	movs	r0, #0
 801b184:	b003      	add	sp, #12
 801b186:	bd30      	pop	{r4, r5, pc}
 801b188:	4911      	ldr	r1, [pc, #68]	@ (801b1d0 <rcl_get_automatic_discovery_range+0x74>)
 801b18a:	4628      	mov	r0, r5
 801b18c:	f7e5 f828 	bl	80001e0 <strcmp>
 801b190:	b928      	cbnz	r0, 801b19e <rcl_get_automatic_discovery_range+0x42>
 801b192:	2301      	movs	r3, #1
 801b194:	7023      	strb	r3, [r4, #0]
 801b196:	e7f4      	b.n	801b182 <rcl_get_automatic_discovery_range+0x26>
 801b198:	200b      	movs	r0, #11
 801b19a:	b003      	add	sp, #12
 801b19c:	bd30      	pop	{r4, r5, pc}
 801b19e:	490d      	ldr	r1, [pc, #52]	@ (801b1d4 <rcl_get_automatic_discovery_range+0x78>)
 801b1a0:	4628      	mov	r0, r5
 801b1a2:	f7e5 f81d 	bl	80001e0 <strcmp>
 801b1a6:	b168      	cbz	r0, 801b1c4 <rcl_get_automatic_discovery_range+0x68>
 801b1a8:	490b      	ldr	r1, [pc, #44]	@ (801b1d8 <rcl_get_automatic_discovery_range+0x7c>)
 801b1aa:	4628      	mov	r0, r5
 801b1ac:	f7e5 f818 	bl	80001e0 <strcmp>
 801b1b0:	2800      	cmp	r0, #0
 801b1b2:	d0e4      	beq.n	801b17e <rcl_get_automatic_discovery_range+0x22>
 801b1b4:	4909      	ldr	r1, [pc, #36]	@ (801b1dc <rcl_get_automatic_discovery_range+0x80>)
 801b1b6:	4628      	mov	r0, r5
 801b1b8:	f7e5 f812 	bl	80001e0 <strcmp>
 801b1bc:	b910      	cbnz	r0, 801b1c4 <rcl_get_automatic_discovery_range+0x68>
 801b1be:	2304      	movs	r3, #4
 801b1c0:	7023      	strb	r3, [r4, #0]
 801b1c2:	e7de      	b.n	801b182 <rcl_get_automatic_discovery_range+0x26>
 801b1c4:	2302      	movs	r3, #2
 801b1c6:	7023      	strb	r3, [r4, #0]
 801b1c8:	e7db      	b.n	801b182 <rcl_get_automatic_discovery_range+0x26>
 801b1ca:	bf00      	nop
 801b1cc:	0801fcf0 	.word	0x0801fcf0
 801b1d0:	0801fd10 	.word	0x0801fd10
 801b1d4:	0801fd14 	.word	0x0801fd14
 801b1d8:	0801fd20 	.word	0x0801fd20
 801b1dc:	0801fd28 	.word	0x0801fd28

0801b1e0 <rcl_automatic_discovery_range_to_string>:
 801b1e0:	2804      	cmp	r0, #4
 801b1e2:	bf9a      	itte	ls
 801b1e4:	4b02      	ldrls	r3, [pc, #8]	@ (801b1f0 <rcl_automatic_discovery_range_to_string+0x10>)
 801b1e6:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801b1ea:	2000      	movhi	r0, #0
 801b1ec:	4770      	bx	lr
 801b1ee:	bf00      	nop
 801b1f0:	08020aa8 	.word	0x08020aa8

0801b1f4 <rcl_get_discovery_static_peers>:
 801b1f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b1f8:	b08c      	sub	sp, #48	@ 0x30
 801b1fa:	2300      	movs	r3, #0
 801b1fc:	9304      	str	r3, [sp, #16]
 801b1fe:	2800      	cmp	r0, #0
 801b200:	d04e      	beq.n	801b2a0 <rcl_get_discovery_static_peers+0xac>
 801b202:	460d      	mov	r5, r1
 801b204:	2900      	cmp	r1, #0
 801b206:	d04b      	beq.n	801b2a0 <rcl_get_discovery_static_peers+0xac>
 801b208:	4604      	mov	r4, r0
 801b20a:	a904      	add	r1, sp, #16
 801b20c:	482d      	ldr	r0, [pc, #180]	@ (801b2c4 <rcl_get_discovery_static_peers+0xd0>)
 801b20e:	f7fb ff35 	bl	801707c <rcutils_get_env>
 801b212:	b118      	cbz	r0, 801b21c <rcl_get_discovery_static_peers+0x28>
 801b214:	2001      	movs	r0, #1
 801b216:	b00c      	add	sp, #48	@ 0x30
 801b218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b21c:	9b04      	ldr	r3, [sp, #16]
 801b21e:	2b00      	cmp	r3, #0
 801b220:	d0f8      	beq.n	801b214 <rcl_get_discovery_static_peers+0x20>
 801b222:	af05      	add	r7, sp, #20
 801b224:	4638      	mov	r0, r7
 801b226:	f000 fc7f 	bl	801bb28 <rcutils_get_zero_initialized_string_array>
 801b22a:	f105 0308 	add.w	r3, r5, #8
 801b22e:	9703      	str	r7, [sp, #12]
 801b230:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b234:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b238:	9804      	ldr	r0, [sp, #16]
 801b23a:	e895 000c 	ldmia.w	r5, {r2, r3}
 801b23e:	213b      	movs	r1, #59	@ 0x3b
 801b240:	f000 fbc2 	bl	801b9c8 <rcutils_split>
 801b244:	2800      	cmp	r0, #0
 801b246:	d1e5      	bne.n	801b214 <rcl_get_discovery_static_peers+0x20>
 801b248:	9905      	ldr	r1, [sp, #20]
 801b24a:	462a      	mov	r2, r5
 801b24c:	4620      	mov	r0, r4
 801b24e:	f000 fcc3 	bl	801bbd8 <rmw_discovery_options_init>
 801b252:	4606      	mov	r6, r0
 801b254:	bb90      	cbnz	r0, 801b2bc <rcl_get_discovery_static_peers+0xc8>
 801b256:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801b25a:	f1b9 0f00 	cmp.w	r9, #0
 801b25e:	d026      	beq.n	801b2ae <rcl_get_discovery_static_peers+0xba>
 801b260:	f8dd a018 	ldr.w	sl, [sp, #24]
 801b264:	4680      	mov	r8, r0
 801b266:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 801b26a:	4628      	mov	r0, r5
 801b26c:	f7e5 f818 	bl	80002a0 <strlen>
 801b270:	28ff      	cmp	r0, #255	@ 0xff
 801b272:	4629      	mov	r1, r5
 801b274:	ea4f 2506 	mov.w	r5, r6, lsl #8
 801b278:	d816      	bhi.n	801b2a8 <rcl_get_discovery_static_peers+0xb4>
 801b27a:	6860      	ldr	r0, [r4, #4]
 801b27c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801b280:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 801b284:	f001 fc8b 	bl	801cb9e <strncpy>
 801b288:	6863      	ldr	r3, [r4, #4]
 801b28a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801b28e:	3601      	adds	r6, #1
 801b290:	442b      	add	r3, r5
 801b292:	454e      	cmp	r6, r9
 801b294:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 801b298:	d209      	bcs.n	801b2ae <rcl_get_discovery_static_peers+0xba>
 801b29a:	f8dd a018 	ldr.w	sl, [sp, #24]
 801b29e:	e7e2      	b.n	801b266 <rcl_get_discovery_static_peers+0x72>
 801b2a0:	200b      	movs	r0, #11
 801b2a2:	b00c      	add	sp, #48	@ 0x30
 801b2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b2a8:	3601      	adds	r6, #1
 801b2aa:	454e      	cmp	r6, r9
 801b2ac:	d3db      	bcc.n	801b266 <rcl_get_discovery_static_peers+0x72>
 801b2ae:	4638      	mov	r0, r7
 801b2b0:	f000 fc6c 	bl	801bb8c <rcutils_string_array_fini>
 801b2b4:	3800      	subs	r0, #0
 801b2b6:	bf18      	it	ne
 801b2b8:	2001      	movne	r0, #1
 801b2ba:	e7ac      	b.n	801b216 <rcl_get_discovery_static_peers+0x22>
 801b2bc:	f7f8 ff66 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 801b2c0:	e7a9      	b.n	801b216 <rcl_get_discovery_static_peers+0x22>
 801b2c2:	bf00      	nop
 801b2c4:	0801fd38 	.word	0x0801fd38

0801b2c8 <rcl_get_default_domain_id>:
 801b2c8:	b530      	push	{r4, r5, lr}
 801b2ca:	b083      	sub	sp, #12
 801b2cc:	2300      	movs	r3, #0
 801b2ce:	9300      	str	r3, [sp, #0]
 801b2d0:	b1f0      	cbz	r0, 801b310 <rcl_get_default_domain_id+0x48>
 801b2d2:	4604      	mov	r4, r0
 801b2d4:	4669      	mov	r1, sp
 801b2d6:	4812      	ldr	r0, [pc, #72]	@ (801b320 <rcl_get_default_domain_id+0x58>)
 801b2d8:	f7fb fed0 	bl	801707c <rcutils_get_env>
 801b2dc:	4602      	mov	r2, r0
 801b2de:	b108      	cbz	r0, 801b2e4 <rcl_get_default_domain_id+0x1c>
 801b2e0:	2001      	movs	r0, #1
 801b2e2:	e004      	b.n	801b2ee <rcl_get_default_domain_id+0x26>
 801b2e4:	9800      	ldr	r0, [sp, #0]
 801b2e6:	b108      	cbz	r0, 801b2ec <rcl_get_default_domain_id+0x24>
 801b2e8:	7803      	ldrb	r3, [r0, #0]
 801b2ea:	b913      	cbnz	r3, 801b2f2 <rcl_get_default_domain_id+0x2a>
 801b2ec:	2000      	movs	r0, #0
 801b2ee:	b003      	add	sp, #12
 801b2f0:	bd30      	pop	{r4, r5, pc}
 801b2f2:	a901      	add	r1, sp, #4
 801b2f4:	9201      	str	r2, [sp, #4]
 801b2f6:	f001 f921 	bl	801c53c <strtoul>
 801b2fa:	4605      	mov	r5, r0
 801b2fc:	b158      	cbz	r0, 801b316 <rcl_get_default_domain_id+0x4e>
 801b2fe:	1c43      	adds	r3, r0, #1
 801b300:	d104      	bne.n	801b30c <rcl_get_default_domain_id+0x44>
 801b302:	f001 fd29 	bl	801cd58 <__errno>
 801b306:	6803      	ldr	r3, [r0, #0]
 801b308:	2b22      	cmp	r3, #34	@ 0x22
 801b30a:	d0e9      	beq.n	801b2e0 <rcl_get_default_domain_id+0x18>
 801b30c:	6025      	str	r5, [r4, #0]
 801b30e:	e7ed      	b.n	801b2ec <rcl_get_default_domain_id+0x24>
 801b310:	200b      	movs	r0, #11
 801b312:	b003      	add	sp, #12
 801b314:	bd30      	pop	{r4, r5, pc}
 801b316:	9b01      	ldr	r3, [sp, #4]
 801b318:	781b      	ldrb	r3, [r3, #0]
 801b31a:	2b00      	cmp	r3, #0
 801b31c:	d0f6      	beq.n	801b30c <rcl_get_default_domain_id+0x44>
 801b31e:	e7df      	b.n	801b2e0 <rcl_get_default_domain_id+0x18>
 801b320:	0801fe18 	.word	0x0801fe18

0801b324 <rcl_expand_topic_name>:
 801b324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b328:	b08b      	sub	sp, #44	@ 0x2c
 801b32a:	9306      	str	r3, [sp, #24]
 801b32c:	2800      	cmp	r0, #0
 801b32e:	f000 80ad 	beq.w	801b48c <rcl_expand_topic_name+0x168>
 801b332:	460e      	mov	r6, r1
 801b334:	2900      	cmp	r1, #0
 801b336:	f000 80a9 	beq.w	801b48c <rcl_expand_topic_name+0x168>
 801b33a:	4617      	mov	r7, r2
 801b33c:	2a00      	cmp	r2, #0
 801b33e:	f000 80a5 	beq.w	801b48c <rcl_expand_topic_name+0x168>
 801b342:	2b00      	cmp	r3, #0
 801b344:	f000 80a2 	beq.w	801b48c <rcl_expand_topic_name+0x168>
 801b348:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b34a:	2b00      	cmp	r3, #0
 801b34c:	f000 809e 	beq.w	801b48c <rcl_expand_topic_name+0x168>
 801b350:	2200      	movs	r2, #0
 801b352:	a909      	add	r1, sp, #36	@ 0x24
 801b354:	4680      	mov	r8, r0
 801b356:	f000 fa45 	bl	801b7e4 <rcl_validate_topic_name>
 801b35a:	4605      	mov	r5, r0
 801b35c:	2800      	cmp	r0, #0
 801b35e:	f040 8096 	bne.w	801b48e <rcl_expand_topic_name+0x16a>
 801b362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b364:	2b00      	cmp	r3, #0
 801b366:	f040 809a 	bne.w	801b49e <rcl_expand_topic_name+0x17a>
 801b36a:	4602      	mov	r2, r0
 801b36c:	a909      	add	r1, sp, #36	@ 0x24
 801b36e:	4630      	mov	r0, r6
 801b370:	f7fc fadc 	bl	801792c <rmw_validate_node_name>
 801b374:	2800      	cmp	r0, #0
 801b376:	f040 808e 	bne.w	801b496 <rcl_expand_topic_name+0x172>
 801b37a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b37c:	2a00      	cmp	r2, #0
 801b37e:	f040 8093 	bne.w	801b4a8 <rcl_expand_topic_name+0x184>
 801b382:	a909      	add	r1, sp, #36	@ 0x24
 801b384:	4638      	mov	r0, r7
 801b386:	f7fc fab3 	bl	80178f0 <rmw_validate_namespace>
 801b38a:	2800      	cmp	r0, #0
 801b38c:	f040 8083 	bne.w	801b496 <rcl_expand_topic_name+0x172>
 801b390:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801b392:	2d00      	cmp	r5, #0
 801b394:	f040 80f5 	bne.w	801b582 <rcl_expand_topic_name+0x25e>
 801b398:	217b      	movs	r1, #123	@ 0x7b
 801b39a:	4640      	mov	r0, r8
 801b39c:	f001 fbe0 	bl	801cb60 <strchr>
 801b3a0:	f898 3000 	ldrb.w	r3, [r8]
 801b3a4:	2b2f      	cmp	r3, #47	@ 0x2f
 801b3a6:	4604      	mov	r4, r0
 801b3a8:	f000 809f 	beq.w	801b4ea <rcl_expand_topic_name+0x1c6>
 801b3ac:	2b7e      	cmp	r3, #126	@ 0x7e
 801b3ae:	f040 80ea 	bne.w	801b586 <rcl_expand_topic_name+0x262>
 801b3b2:	4638      	mov	r0, r7
 801b3b4:	f7e4 ff74 	bl	80002a0 <strlen>
 801b3b8:	4a86      	ldr	r2, [pc, #536]	@ (801b5d4 <rcl_expand_topic_name+0x2b0>)
 801b3ba:	4b87      	ldr	r3, [pc, #540]	@ (801b5d8 <rcl_expand_topic_name+0x2b4>)
 801b3bc:	2801      	cmp	r0, #1
 801b3be:	bf08      	it	eq
 801b3c0:	4613      	moveq	r3, r2
 801b3c2:	9302      	str	r3, [sp, #8]
 801b3c4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801b3c6:	9300      	str	r3, [sp, #0]
 801b3c8:	e9cd 7603 	strd	r7, r6, [sp, #12]
 801b3cc:	f108 0301 	add.w	r3, r8, #1
 801b3d0:	9305      	str	r3, [sp, #20]
 801b3d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b3d6:	9301      	str	r3, [sp, #4]
 801b3d8:	ab14      	add	r3, sp, #80	@ 0x50
 801b3da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b3dc:	f7fb fe66 	bl	80170ac <rcutils_format_string_limit>
 801b3e0:	4682      	mov	sl, r0
 801b3e2:	2800      	cmp	r0, #0
 801b3e4:	f000 80e1 	beq.w	801b5aa <rcl_expand_topic_name+0x286>
 801b3e8:	2c00      	cmp	r4, #0
 801b3ea:	f000 8085 	beq.w	801b4f8 <rcl_expand_topic_name+0x1d4>
 801b3ee:	217b      	movs	r1, #123	@ 0x7b
 801b3f0:	f001 fbb6 	bl	801cb60 <strchr>
 801b3f4:	46d1      	mov	r9, sl
 801b3f6:	4604      	mov	r4, r0
 801b3f8:	9507      	str	r5, [sp, #28]
 801b3fa:	464d      	mov	r5, r9
 801b3fc:	2c00      	cmp	r4, #0
 801b3fe:	f000 80a1 	beq.w	801b544 <rcl_expand_topic_name+0x220>
 801b402:	217d      	movs	r1, #125	@ 0x7d
 801b404:	4628      	mov	r0, r5
 801b406:	f001 fbab 	bl	801cb60 <strchr>
 801b40a:	eba0 0904 	sub.w	r9, r0, r4
 801b40e:	f109 0b01 	add.w	fp, r9, #1
 801b412:	4872      	ldr	r0, [pc, #456]	@ (801b5dc <rcl_expand_topic_name+0x2b8>)
 801b414:	465a      	mov	r2, fp
 801b416:	4621      	mov	r1, r4
 801b418:	f001 fbaf 	bl	801cb7a <strncmp>
 801b41c:	2800      	cmp	r0, #0
 801b41e:	d069      	beq.n	801b4f4 <rcl_expand_topic_name+0x1d0>
 801b420:	486f      	ldr	r0, [pc, #444]	@ (801b5e0 <rcl_expand_topic_name+0x2bc>)
 801b422:	465a      	mov	r2, fp
 801b424:	4621      	mov	r1, r4
 801b426:	f001 fba8 	bl	801cb7a <strncmp>
 801b42a:	b130      	cbz	r0, 801b43a <rcl_expand_topic_name+0x116>
 801b42c:	486d      	ldr	r0, [pc, #436]	@ (801b5e4 <rcl_expand_topic_name+0x2c0>)
 801b42e:	465a      	mov	r2, fp
 801b430:	4621      	mov	r1, r4
 801b432:	f001 fba2 	bl	801cb7a <strncmp>
 801b436:	2800      	cmp	r0, #0
 801b438:	d138      	bne.n	801b4ac <rcl_expand_topic_name+0x188>
 801b43a:	46b9      	mov	r9, r7
 801b43c:	ab16      	add	r3, sp, #88	@ 0x58
 801b43e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b442:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b446:	ab14      	add	r3, sp, #80	@ 0x50
 801b448:	4620      	mov	r0, r4
 801b44a:	cb0c      	ldmia	r3, {r2, r3}
 801b44c:	4659      	mov	r1, fp
 801b44e:	f7fb ff81 	bl	8017354 <rcutils_strndup>
 801b452:	4604      	mov	r4, r0
 801b454:	2800      	cmp	r0, #0
 801b456:	f000 8099 	beq.w	801b58c <rcl_expand_topic_name+0x268>
 801b45a:	464a      	mov	r2, r9
 801b45c:	4628      	mov	r0, r5
 801b45e:	ab14      	add	r3, sp, #80	@ 0x50
 801b460:	4621      	mov	r1, r4
 801b462:	f7fb fe5d 	bl	8017120 <rcutils_repl_str>
 801b466:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b468:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b46a:	4605      	mov	r5, r0
 801b46c:	4620      	mov	r0, r4
 801b46e:	4798      	blx	r3
 801b470:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b472:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b474:	4650      	mov	r0, sl
 801b476:	4798      	blx	r3
 801b478:	2d00      	cmp	r5, #0
 801b47a:	f000 8091 	beq.w	801b5a0 <rcl_expand_topic_name+0x27c>
 801b47e:	217b      	movs	r1, #123	@ 0x7b
 801b480:	4628      	mov	r0, r5
 801b482:	f001 fb6d 	bl	801cb60 <strchr>
 801b486:	46aa      	mov	sl, r5
 801b488:	4604      	mov	r4, r0
 801b48a:	e7b7      	b.n	801b3fc <rcl_expand_topic_name+0xd8>
 801b48c:	250b      	movs	r5, #11
 801b48e:	4628      	mov	r0, r5
 801b490:	b00b      	add	sp, #44	@ 0x2c
 801b492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b496:	f7f8 fe79 	bl	801418c <rcl_convert_rmw_ret_to_rcl_ret>
 801b49a:	4605      	mov	r5, r0
 801b49c:	e7f7      	b.n	801b48e <rcl_expand_topic_name+0x16a>
 801b49e:	2567      	movs	r5, #103	@ 0x67
 801b4a0:	4628      	mov	r0, r5
 801b4a2:	b00b      	add	sp, #44	@ 0x2c
 801b4a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b4a8:	25c9      	movs	r5, #201	@ 0xc9
 801b4aa:	e7f0      	b.n	801b48e <rcl_expand_topic_name+0x16a>
 801b4ac:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 801b4b0:	9806      	ldr	r0, [sp, #24]
 801b4b2:	1c61      	adds	r1, r4, #1
 801b4b4:	f7fc f86a 	bl	801758c <rcutils_string_map_getn>
 801b4b8:	4681      	mov	r9, r0
 801b4ba:	2800      	cmp	r0, #0
 801b4bc:	d1be      	bne.n	801b43c <rcl_expand_topic_name+0x118>
 801b4be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801b4c0:	ab16      	add	r3, sp, #88	@ 0x58
 801b4c2:	6010      	str	r0, [r2, #0]
 801b4c4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b4c8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b4cc:	ab14      	add	r3, sp, #80	@ 0x50
 801b4ce:	cb0c      	ldmia	r3, {r2, r3}
 801b4d0:	4659      	mov	r1, fp
 801b4d2:	4620      	mov	r0, r4
 801b4d4:	f7fb ff3e 	bl	8017354 <rcutils_strndup>
 801b4d8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b4da:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b4dc:	4798      	blx	r3
 801b4de:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b4e0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b4e2:	4650      	mov	r0, sl
 801b4e4:	4798      	blx	r3
 801b4e6:	2569      	movs	r5, #105	@ 0x69
 801b4e8:	e7d1      	b.n	801b48e <rcl_expand_topic_name+0x16a>
 801b4ea:	2800      	cmp	r0, #0
 801b4ec:	d061      	beq.n	801b5b2 <rcl_expand_topic_name+0x28e>
 801b4ee:	46c1      	mov	r9, r8
 801b4f0:	46aa      	mov	sl, r5
 801b4f2:	e781      	b.n	801b3f8 <rcl_expand_topic_name+0xd4>
 801b4f4:	46b1      	mov	r9, r6
 801b4f6:	e7a1      	b.n	801b43c <rcl_expand_topic_name+0x118>
 801b4f8:	f89a 3000 	ldrb.w	r3, [sl]
 801b4fc:	2b2f      	cmp	r3, #47	@ 0x2f
 801b4fe:	d01d      	beq.n	801b53c <rcl_expand_topic_name+0x218>
 801b500:	4638      	mov	r0, r7
 801b502:	f7e4 fecd 	bl	80002a0 <strlen>
 801b506:	4a38      	ldr	r2, [pc, #224]	@ (801b5e8 <rcl_expand_topic_name+0x2c4>)
 801b508:	4b38      	ldr	r3, [pc, #224]	@ (801b5ec <rcl_expand_topic_name+0x2c8>)
 801b50a:	f8cd a010 	str.w	sl, [sp, #16]
 801b50e:	2801      	cmp	r0, #1
 801b510:	bf18      	it	ne
 801b512:	4613      	movne	r3, r2
 801b514:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801b518:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801b51c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801b51e:	9703      	str	r7, [sp, #12]
 801b520:	9200      	str	r2, [sp, #0]
 801b522:	ab14      	add	r3, sp, #80	@ 0x50
 801b524:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b526:	f7fb fdc1 	bl	80170ac <rcutils_format_string_limit>
 801b52a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b52c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b52e:	4604      	mov	r4, r0
 801b530:	4650      	mov	r0, sl
 801b532:	4798      	blx	r3
 801b534:	46a2      	mov	sl, r4
 801b536:	4653      	mov	r3, sl
 801b538:	2b00      	cmp	r3, #0
 801b53a:	d036      	beq.n	801b5aa <rcl_expand_topic_name+0x286>
 801b53c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b53e:	f8c3 a000 	str.w	sl, [r3]
 801b542:	e7a4      	b.n	801b48e <rcl_expand_topic_name+0x16a>
 801b544:	4653      	mov	r3, sl
 801b546:	9d07      	ldr	r5, [sp, #28]
 801b548:	2b00      	cmp	r3, #0
 801b54a:	d1d5      	bne.n	801b4f8 <rcl_expand_topic_name+0x1d4>
 801b54c:	f898 3000 	ldrb.w	r3, [r8]
 801b550:	2b2f      	cmp	r3, #47	@ 0x2f
 801b552:	d0f3      	beq.n	801b53c <rcl_expand_topic_name+0x218>
 801b554:	4638      	mov	r0, r7
 801b556:	f7e4 fea3 	bl	80002a0 <strlen>
 801b55a:	4a23      	ldr	r2, [pc, #140]	@ (801b5e8 <rcl_expand_topic_name+0x2c4>)
 801b55c:	4b23      	ldr	r3, [pc, #140]	@ (801b5ec <rcl_expand_topic_name+0x2c8>)
 801b55e:	f8cd 8010 	str.w	r8, [sp, #16]
 801b562:	2801      	cmp	r0, #1
 801b564:	bf18      	it	ne
 801b566:	4613      	movne	r3, r2
 801b568:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801b56c:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801b570:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801b572:	9703      	str	r7, [sp, #12]
 801b574:	9200      	str	r2, [sp, #0]
 801b576:	ab14      	add	r3, sp, #80	@ 0x50
 801b578:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b57a:	f7fb fd97 	bl	80170ac <rcutils_format_string_limit>
 801b57e:	4682      	mov	sl, r0
 801b580:	e7d9      	b.n	801b536 <rcl_expand_topic_name+0x212>
 801b582:	25ca      	movs	r5, #202	@ 0xca
 801b584:	e783      	b.n	801b48e <rcl_expand_topic_name+0x16a>
 801b586:	2800      	cmp	r0, #0
 801b588:	d1b1      	bne.n	801b4ee <rcl_expand_topic_name+0x1ca>
 801b58a:	e7e3      	b.n	801b554 <rcl_expand_topic_name+0x230>
 801b58c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b58e:	6018      	str	r0, [r3, #0]
 801b590:	f7f3 ff86 	bl	800f4a0 <rcutils_reset_error>
 801b594:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b596:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b598:	4650      	mov	r0, sl
 801b59a:	4798      	blx	r3
 801b59c:	250a      	movs	r5, #10
 801b59e:	e776      	b.n	801b48e <rcl_expand_topic_name+0x16a>
 801b5a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b5a2:	601d      	str	r5, [r3, #0]
 801b5a4:	f7f3 ff7c 	bl	800f4a0 <rcutils_reset_error>
 801b5a8:	e7f8      	b.n	801b59c <rcl_expand_topic_name+0x278>
 801b5aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801b5ac:	2300      	movs	r3, #0
 801b5ae:	6013      	str	r3, [r2, #0]
 801b5b0:	e7f4      	b.n	801b59c <rcl_expand_topic_name+0x278>
 801b5b2:	ab17      	add	r3, sp, #92	@ 0x5c
 801b5b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b5b8:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b5bc:	ab14      	add	r3, sp, #80	@ 0x50
 801b5be:	cb0e      	ldmia	r3, {r1, r2, r3}
 801b5c0:	4640      	mov	r0, r8
 801b5c2:	f7fb fe91 	bl	80172e8 <rcutils_strdup>
 801b5c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b5c8:	6018      	str	r0, [r3, #0]
 801b5ca:	2800      	cmp	r0, #0
 801b5cc:	f47f af5f 	bne.w	801b48e <rcl_expand_topic_name+0x16a>
 801b5d0:	e7e8      	b.n	801b5a4 <rcl_expand_topic_name+0x280>
 801b5d2:	bf00      	nop
 801b5d4:	0801f64c 	.word	0x0801f64c
 801b5d8:	0801fe28 	.word	0x0801fe28
 801b5dc:	0801fe30 	.word	0x0801fe30
 801b5e0:	0801fe38 	.word	0x0801fe38
 801b5e4:	0801fe40 	.word	0x0801fe40
 801b5e8:	0801f850 	.word	0x0801f850
 801b5ec:	0801f65c 	.word	0x0801f65c

0801b5f0 <rcl_get_default_topic_name_substitutions>:
 801b5f0:	2800      	cmp	r0, #0
 801b5f2:	bf0c      	ite	eq
 801b5f4:	200b      	moveq	r0, #11
 801b5f6:	2000      	movne	r0, #0
 801b5f8:	4770      	bx	lr
 801b5fa:	bf00      	nop

0801b5fc <rcl_get_zero_initialized_guard_condition>:
 801b5fc:	4a03      	ldr	r2, [pc, #12]	@ (801b60c <rcl_get_zero_initialized_guard_condition+0x10>)
 801b5fe:	4603      	mov	r3, r0
 801b600:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b604:	e883 0003 	stmia.w	r3, {r0, r1}
 801b608:	4618      	mov	r0, r3
 801b60a:	4770      	bx	lr
 801b60c:	08020abc 	.word	0x08020abc

0801b610 <rcl_guard_condition_init>:
 801b610:	b082      	sub	sp, #8
 801b612:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b614:	b087      	sub	sp, #28
 801b616:	ac0c      	add	r4, sp, #48	@ 0x30
 801b618:	e884 000c 	stmia.w	r4, {r2, r3}
 801b61c:	46a6      	mov	lr, r4
 801b61e:	460d      	mov	r5, r1
 801b620:	4604      	mov	r4, r0
 801b622:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b626:	f10d 0c04 	add.w	ip, sp, #4
 801b62a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b62e:	f8de 3000 	ldr.w	r3, [lr]
 801b632:	f8cc 3000 	str.w	r3, [ip]
 801b636:	a801      	add	r0, sp, #4
 801b638:	f7f3 ff06 	bl	800f448 <rcutils_allocator_is_valid>
 801b63c:	b338      	cbz	r0, 801b68e <rcl_guard_condition_init+0x7e>
 801b63e:	b334      	cbz	r4, 801b68e <rcl_guard_condition_init+0x7e>
 801b640:	6866      	ldr	r6, [r4, #4]
 801b642:	b9ee      	cbnz	r6, 801b680 <rcl_guard_condition_init+0x70>
 801b644:	b31d      	cbz	r5, 801b68e <rcl_guard_condition_init+0x7e>
 801b646:	4628      	mov	r0, r5
 801b648:	f7f8 fdba 	bl	80141c0 <rcl_context_is_valid>
 801b64c:	b308      	cbz	r0, 801b692 <rcl_guard_condition_init+0x82>
 801b64e:	9b01      	ldr	r3, [sp, #4]
 801b650:	9905      	ldr	r1, [sp, #20]
 801b652:	201c      	movs	r0, #28
 801b654:	4798      	blx	r3
 801b656:	4607      	mov	r7, r0
 801b658:	6060      	str	r0, [r4, #4]
 801b65a:	b310      	cbz	r0, 801b6a2 <rcl_guard_condition_init+0x92>
 801b65c:	6828      	ldr	r0, [r5, #0]
 801b65e:	3028      	adds	r0, #40	@ 0x28
 801b660:	f000 fc06 	bl	801be70 <rmw_create_guard_condition>
 801b664:	6038      	str	r0, [r7, #0]
 801b666:	6860      	ldr	r0, [r4, #4]
 801b668:	6807      	ldr	r7, [r0, #0]
 801b66a:	b1a7      	cbz	r7, 801b696 <rcl_guard_condition_init+0x86>
 801b66c:	2301      	movs	r3, #1
 801b66e:	ac01      	add	r4, sp, #4
 801b670:	7103      	strb	r3, [r0, #4]
 801b672:	f100 0708 	add.w	r7, r0, #8
 801b676:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b678:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801b67a:	6823      	ldr	r3, [r4, #0]
 801b67c:	603b      	str	r3, [r7, #0]
 801b67e:	e000      	b.n	801b682 <rcl_guard_condition_init+0x72>
 801b680:	2664      	movs	r6, #100	@ 0x64
 801b682:	4630      	mov	r0, r6
 801b684:	b007      	add	sp, #28
 801b686:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801b68a:	b002      	add	sp, #8
 801b68c:	4770      	bx	lr
 801b68e:	260b      	movs	r6, #11
 801b690:	e7f7      	b.n	801b682 <rcl_guard_condition_init+0x72>
 801b692:	2665      	movs	r6, #101	@ 0x65
 801b694:	e7f5      	b.n	801b682 <rcl_guard_condition_init+0x72>
 801b696:	9b02      	ldr	r3, [sp, #8]
 801b698:	9905      	ldr	r1, [sp, #20]
 801b69a:	4798      	blx	r3
 801b69c:	2601      	movs	r6, #1
 801b69e:	6067      	str	r7, [r4, #4]
 801b6a0:	e7ef      	b.n	801b682 <rcl_guard_condition_init+0x72>
 801b6a2:	260a      	movs	r6, #10
 801b6a4:	e7ed      	b.n	801b682 <rcl_guard_condition_init+0x72>
 801b6a6:	bf00      	nop

0801b6a8 <rcl_guard_condition_init_from_rmw>:
 801b6a8:	b082      	sub	sp, #8
 801b6aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b6ae:	b086      	sub	sp, #24
 801b6b0:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801b6b4:	4604      	mov	r4, r0
 801b6b6:	f84c 3f04 	str.w	r3, [ip, #4]!
 801b6ba:	460e      	mov	r6, r1
 801b6bc:	4617      	mov	r7, r2
 801b6be:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b6c2:	f10d 0e04 	add.w	lr, sp, #4
 801b6c6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801b6ca:	f8dc 3000 	ldr.w	r3, [ip]
 801b6ce:	f8ce 3000 	str.w	r3, [lr]
 801b6d2:	a801      	add	r0, sp, #4
 801b6d4:	f7f3 feb8 	bl	800f448 <rcutils_allocator_is_valid>
 801b6d8:	b350      	cbz	r0, 801b730 <rcl_guard_condition_init_from_rmw+0x88>
 801b6da:	b34c      	cbz	r4, 801b730 <rcl_guard_condition_init_from_rmw+0x88>
 801b6dc:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801b6e0:	f1b8 0f00 	cmp.w	r8, #0
 801b6e4:	d11e      	bne.n	801b724 <rcl_guard_condition_init_from_rmw+0x7c>
 801b6e6:	b31f      	cbz	r7, 801b730 <rcl_guard_condition_init_from_rmw+0x88>
 801b6e8:	4638      	mov	r0, r7
 801b6ea:	f7f8 fd69 	bl	80141c0 <rcl_context_is_valid>
 801b6ee:	b328      	cbz	r0, 801b73c <rcl_guard_condition_init_from_rmw+0x94>
 801b6f0:	9b01      	ldr	r3, [sp, #4]
 801b6f2:	9905      	ldr	r1, [sp, #20]
 801b6f4:	201c      	movs	r0, #28
 801b6f6:	4798      	blx	r3
 801b6f8:	4605      	mov	r5, r0
 801b6fa:	6060      	str	r0, [r4, #4]
 801b6fc:	b358      	cbz	r0, 801b756 <rcl_guard_condition_init_from_rmw+0xae>
 801b6fe:	b1fe      	cbz	r6, 801b740 <rcl_guard_condition_init_from_rmw+0x98>
 801b700:	6006      	str	r6, [r0, #0]
 801b702:	f880 8004 	strb.w	r8, [r0, #4]
 801b706:	ac01      	add	r4, sp, #4
 801b708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b70a:	f105 0c08 	add.w	ip, r5, #8
 801b70e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b712:	6823      	ldr	r3, [r4, #0]
 801b714:	f8cc 3000 	str.w	r3, [ip]
 801b718:	2000      	movs	r0, #0
 801b71a:	b006      	add	sp, #24
 801b71c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b720:	b002      	add	sp, #8
 801b722:	4770      	bx	lr
 801b724:	2064      	movs	r0, #100	@ 0x64
 801b726:	b006      	add	sp, #24
 801b728:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b72c:	b002      	add	sp, #8
 801b72e:	4770      	bx	lr
 801b730:	200b      	movs	r0, #11
 801b732:	b006      	add	sp, #24
 801b734:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b738:	b002      	add	sp, #8
 801b73a:	4770      	bx	lr
 801b73c:	2065      	movs	r0, #101	@ 0x65
 801b73e:	e7f2      	b.n	801b726 <rcl_guard_condition_init_from_rmw+0x7e>
 801b740:	6838      	ldr	r0, [r7, #0]
 801b742:	3028      	adds	r0, #40	@ 0x28
 801b744:	f000 fb94 	bl	801be70 <rmw_create_guard_condition>
 801b748:	6028      	str	r0, [r5, #0]
 801b74a:	6865      	ldr	r5, [r4, #4]
 801b74c:	682e      	ldr	r6, [r5, #0]
 801b74e:	b126      	cbz	r6, 801b75a <rcl_guard_condition_init_from_rmw+0xb2>
 801b750:	2301      	movs	r3, #1
 801b752:	712b      	strb	r3, [r5, #4]
 801b754:	e7d7      	b.n	801b706 <rcl_guard_condition_init_from_rmw+0x5e>
 801b756:	200a      	movs	r0, #10
 801b758:	e7e5      	b.n	801b726 <rcl_guard_condition_init_from_rmw+0x7e>
 801b75a:	4628      	mov	r0, r5
 801b75c:	9b02      	ldr	r3, [sp, #8]
 801b75e:	9905      	ldr	r1, [sp, #20]
 801b760:	4798      	blx	r3
 801b762:	2001      	movs	r0, #1
 801b764:	6066      	str	r6, [r4, #4]
 801b766:	e7de      	b.n	801b726 <rcl_guard_condition_init_from_rmw+0x7e>

0801b768 <rcl_guard_condition_fini>:
 801b768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b76a:	b1d8      	cbz	r0, 801b7a4 <rcl_guard_condition_fini+0x3c>
 801b76c:	4604      	mov	r4, r0
 801b76e:	6840      	ldr	r0, [r0, #4]
 801b770:	b158      	cbz	r0, 801b78a <rcl_guard_condition_fini+0x22>
 801b772:	6803      	ldr	r3, [r0, #0]
 801b774:	68c6      	ldr	r6, [r0, #12]
 801b776:	6987      	ldr	r7, [r0, #24]
 801b778:	b153      	cbz	r3, 801b790 <rcl_guard_condition_fini+0x28>
 801b77a:	7905      	ldrb	r5, [r0, #4]
 801b77c:	b955      	cbnz	r5, 801b794 <rcl_guard_condition_fini+0x2c>
 801b77e:	4639      	mov	r1, r7
 801b780:	47b0      	blx	r6
 801b782:	2300      	movs	r3, #0
 801b784:	6063      	str	r3, [r4, #4]
 801b786:	4628      	mov	r0, r5
 801b788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b78a:	4605      	mov	r5, r0
 801b78c:	4628      	mov	r0, r5
 801b78e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b790:	461d      	mov	r5, r3
 801b792:	e7f4      	b.n	801b77e <rcl_guard_condition_fini+0x16>
 801b794:	4618      	mov	r0, r3
 801b796:	f000 fb7f 	bl	801be98 <rmw_destroy_guard_condition>
 801b79a:	1e05      	subs	r5, r0, #0
 801b79c:	bf18      	it	ne
 801b79e:	2501      	movne	r5, #1
 801b7a0:	6860      	ldr	r0, [r4, #4]
 801b7a2:	e7ec      	b.n	801b77e <rcl_guard_condition_fini+0x16>
 801b7a4:	250b      	movs	r5, #11
 801b7a6:	4628      	mov	r0, r5
 801b7a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b7aa:	bf00      	nop

0801b7ac <rcl_guard_condition_get_default_options>:
 801b7ac:	b510      	push	{r4, lr}
 801b7ae:	4604      	mov	r4, r0
 801b7b0:	f7f3 fe1e 	bl	800f3f0 <rcutils_get_default_allocator>
 801b7b4:	4620      	mov	r0, r4
 801b7b6:	bd10      	pop	{r4, pc}

0801b7b8 <rcl_trigger_guard_condition>:
 801b7b8:	b148      	cbz	r0, 801b7ce <rcl_trigger_guard_condition+0x16>
 801b7ba:	b508      	push	{r3, lr}
 801b7bc:	6843      	ldr	r3, [r0, #4]
 801b7be:	b143      	cbz	r3, 801b7d2 <rcl_trigger_guard_condition+0x1a>
 801b7c0:	6818      	ldr	r0, [r3, #0]
 801b7c2:	f000 fb7d 	bl	801bec0 <rmw_trigger_guard_condition>
 801b7c6:	3800      	subs	r0, #0
 801b7c8:	bf18      	it	ne
 801b7ca:	2001      	movne	r0, #1
 801b7cc:	bd08      	pop	{r3, pc}
 801b7ce:	200b      	movs	r0, #11
 801b7d0:	4770      	bx	lr
 801b7d2:	200b      	movs	r0, #11
 801b7d4:	bd08      	pop	{r3, pc}
 801b7d6:	bf00      	nop

0801b7d8 <rcl_guard_condition_get_rmw_handle>:
 801b7d8:	b110      	cbz	r0, 801b7e0 <rcl_guard_condition_get_rmw_handle+0x8>
 801b7da:	6840      	ldr	r0, [r0, #4]
 801b7dc:	b100      	cbz	r0, 801b7e0 <rcl_guard_condition_get_rmw_handle+0x8>
 801b7de:	6800      	ldr	r0, [r0, #0]
 801b7e0:	4770      	bx	lr
 801b7e2:	bf00      	nop

0801b7e4 <rcl_validate_topic_name>:
 801b7e4:	2800      	cmp	r0, #0
 801b7e6:	d06b      	beq.n	801b8c0 <rcl_validate_topic_name+0xdc>
 801b7e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7ec:	460d      	mov	r5, r1
 801b7ee:	2900      	cmp	r1, #0
 801b7f0:	d06d      	beq.n	801b8ce <rcl_validate_topic_name+0xea>
 801b7f2:	4616      	mov	r6, r2
 801b7f4:	4604      	mov	r4, r0
 801b7f6:	f7e4 fd53 	bl	80002a0 <strlen>
 801b7fa:	b190      	cbz	r0, 801b822 <rcl_validate_topic_name+0x3e>
 801b7fc:	7821      	ldrb	r1, [r4, #0]
 801b7fe:	4a71      	ldr	r2, [pc, #452]	@ (801b9c4 <rcl_validate_topic_name+0x1e0>)
 801b800:	5c53      	ldrb	r3, [r2, r1]
 801b802:	f013 0304 	ands.w	r3, r3, #4
 801b806:	d15d      	bne.n	801b8c4 <rcl_validate_topic_name+0xe0>
 801b808:	1e47      	subs	r7, r0, #1
 801b80a:	f814 c007 	ldrb.w	ip, [r4, r7]
 801b80e:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 801b812:	d10d      	bne.n	801b830 <rcl_validate_topic_name+0x4c>
 801b814:	2302      	movs	r3, #2
 801b816:	602b      	str	r3, [r5, #0]
 801b818:	b146      	cbz	r6, 801b82c <rcl_validate_topic_name+0x48>
 801b81a:	6037      	str	r7, [r6, #0]
 801b81c:	2000      	movs	r0, #0
 801b81e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b822:	2301      	movs	r3, #1
 801b824:	602b      	str	r3, [r5, #0]
 801b826:	b10e      	cbz	r6, 801b82c <rcl_validate_topic_name+0x48>
 801b828:	2300      	movs	r3, #0
 801b82a:	6033      	str	r3, [r6, #0]
 801b82c:	2000      	movs	r0, #0
 801b82e:	e7f6      	b.n	801b81e <rcl_validate_topic_name+0x3a>
 801b830:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 801b834:	469a      	mov	sl, r3
 801b836:	469e      	mov	lr, r3
 801b838:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 801b83c:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 801b840:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 801b844:	d85b      	bhi.n	801b8fe <rcl_validate_topic_name+0x11a>
 801b846:	e8df f00c 	tbb	[pc, ip]
 801b84a:	4463      	.short	0x4463
 801b84c:	44444444 	.word	0x44444444
 801b850:	44444444 	.word	0x44444444
 801b854:	5a5a5a44 	.word	0x5a5a5a44
 801b858:	5a5a5a5a 	.word	0x5a5a5a5a
 801b85c:	44444444 	.word	0x44444444
 801b860:	44444444 	.word	0x44444444
 801b864:	44444444 	.word	0x44444444
 801b868:	44444444 	.word	0x44444444
 801b86c:	44444444 	.word	0x44444444
 801b870:	44444444 	.word	0x44444444
 801b874:	5a5a4444 	.word	0x5a5a4444
 801b878:	5a2e5a5a 	.word	0x5a2e5a5a
 801b87c:	44444444 	.word	0x44444444
 801b880:	44444444 	.word	0x44444444
 801b884:	44444444 	.word	0x44444444
 801b888:	44444444 	.word	0x44444444
 801b88c:	44444444 	.word	0x44444444
 801b890:	44444444 	.word	0x44444444
 801b894:	5a284444 	.word	0x5a284444
 801b898:	6b73      	.short	0x6b73
 801b89a:	f1ba 0f00 	cmp.w	sl, #0
 801b89e:	d13a      	bne.n	801b916 <rcl_validate_topic_name+0x132>
 801b8a0:	4673      	mov	r3, lr
 801b8a2:	f04f 0a01 	mov.w	sl, #1
 801b8a6:	f10e 0e01 	add.w	lr, lr, #1
 801b8aa:	4570      	cmp	r0, lr
 801b8ac:	d1c4      	bne.n	801b838 <rcl_validate_topic_name+0x54>
 801b8ae:	f1ba 0f00 	cmp.w	sl, #0
 801b8b2:	d048      	beq.n	801b946 <rcl_validate_topic_name+0x162>
 801b8b4:	2205      	movs	r2, #5
 801b8b6:	602a      	str	r2, [r5, #0]
 801b8b8:	2e00      	cmp	r6, #0
 801b8ba:	d0b7      	beq.n	801b82c <rcl_validate_topic_name+0x48>
 801b8bc:	6033      	str	r3, [r6, #0]
 801b8be:	e7b5      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b8c0:	200b      	movs	r0, #11
 801b8c2:	4770      	bx	lr
 801b8c4:	2304      	movs	r3, #4
 801b8c6:	602b      	str	r3, [r5, #0]
 801b8c8:	2e00      	cmp	r6, #0
 801b8ca:	d1ad      	bne.n	801b828 <rcl_validate_topic_name+0x44>
 801b8cc:	e7ae      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b8ce:	200b      	movs	r0, #11
 801b8d0:	e7a5      	b.n	801b81e <rcl_validate_topic_name+0x3a>
 801b8d2:	f812 c009 	ldrb.w	ip, [r2, r9]
 801b8d6:	f01c 0f04 	tst.w	ip, #4
 801b8da:	d0e4      	beq.n	801b8a6 <rcl_validate_topic_name+0xc2>
 801b8dc:	f1ba 0f00 	cmp.w	sl, #0
 801b8e0:	d0e1      	beq.n	801b8a6 <rcl_validate_topic_name+0xc2>
 801b8e2:	f1be 0f00 	cmp.w	lr, #0
 801b8e6:	d0de      	beq.n	801b8a6 <rcl_validate_topic_name+0xc2>
 801b8e8:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 801b8ec:	4563      	cmp	r3, ip
 801b8ee:	d1da      	bne.n	801b8a6 <rcl_validate_topic_name+0xc2>
 801b8f0:	2309      	movs	r3, #9
 801b8f2:	602b      	str	r3, [r5, #0]
 801b8f4:	2e00      	cmp	r6, #0
 801b8f6:	d099      	beq.n	801b82c <rcl_validate_topic_name+0x48>
 801b8f8:	f8c6 e000 	str.w	lr, [r6]
 801b8fc:	e796      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b8fe:	f1ba 0f00 	cmp.w	sl, #0
 801b902:	bf0c      	ite	eq
 801b904:	2303      	moveq	r3, #3
 801b906:	2308      	movne	r3, #8
 801b908:	602b      	str	r3, [r5, #0]
 801b90a:	2e00      	cmp	r6, #0
 801b90c:	d1f4      	bne.n	801b8f8 <rcl_validate_topic_name+0x114>
 801b90e:	e78d      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b910:	f1ba 0f00 	cmp.w	sl, #0
 801b914:	d0c7      	beq.n	801b8a6 <rcl_validate_topic_name+0xc2>
 801b916:	2308      	movs	r3, #8
 801b918:	602b      	str	r3, [r5, #0]
 801b91a:	2e00      	cmp	r6, #0
 801b91c:	d1ec      	bne.n	801b8f8 <rcl_validate_topic_name+0x114>
 801b91e:	e785      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b920:	f1be 0f00 	cmp.w	lr, #0
 801b924:	d0bf      	beq.n	801b8a6 <rcl_validate_topic_name+0xc2>
 801b926:	2306      	movs	r3, #6
 801b928:	602b      	str	r3, [r5, #0]
 801b92a:	2e00      	cmp	r6, #0
 801b92c:	d1e4      	bne.n	801b8f8 <rcl_validate_topic_name+0x114>
 801b92e:	e77d      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b930:	f1ba 0f00 	cmp.w	sl, #0
 801b934:	d104      	bne.n	801b940 <rcl_validate_topic_name+0x15c>
 801b936:	2305      	movs	r3, #5
 801b938:	602b      	str	r3, [r5, #0]
 801b93a:	2e00      	cmp	r6, #0
 801b93c:	d1dc      	bne.n	801b8f8 <rcl_validate_topic_name+0x114>
 801b93e:	e775      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b940:	f04f 0a00 	mov.w	sl, #0
 801b944:	e7af      	b.n	801b8a6 <rcl_validate_topic_name+0xc2>
 801b946:	297e      	cmp	r1, #126	@ 0x7e
 801b948:	d01d      	beq.n	801b986 <rcl_validate_topic_name+0x1a2>
 801b94a:	2101      	movs	r1, #1
 801b94c:	e006      	b.n	801b95c <rcl_validate_topic_name+0x178>
 801b94e:	458e      	cmp	lr, r1
 801b950:	f104 0401 	add.w	r4, r4, #1
 801b954:	f101 0301 	add.w	r3, r1, #1
 801b958:	d912      	bls.n	801b980 <rcl_validate_topic_name+0x19c>
 801b95a:	4619      	mov	r1, r3
 801b95c:	4557      	cmp	r7, sl
 801b95e:	f10a 0a01 	add.w	sl, sl, #1
 801b962:	d0f4      	beq.n	801b94e <rcl_validate_topic_name+0x16a>
 801b964:	7823      	ldrb	r3, [r4, #0]
 801b966:	2b2f      	cmp	r3, #47	@ 0x2f
 801b968:	d1f1      	bne.n	801b94e <rcl_validate_topic_name+0x16a>
 801b96a:	7863      	ldrb	r3, [r4, #1]
 801b96c:	5cd3      	ldrb	r3, [r2, r3]
 801b96e:	075b      	lsls	r3, r3, #29
 801b970:	d5ed      	bpl.n	801b94e <rcl_validate_topic_name+0x16a>
 801b972:	2304      	movs	r3, #4
 801b974:	602b      	str	r3, [r5, #0]
 801b976:	2e00      	cmp	r6, #0
 801b978:	f43f af58 	beq.w	801b82c <rcl_validate_topic_name+0x48>
 801b97c:	6031      	str	r1, [r6, #0]
 801b97e:	e755      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b980:	2300      	movs	r3, #0
 801b982:	602b      	str	r3, [r5, #0]
 801b984:	e752      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b986:	4653      	mov	r3, sl
 801b988:	2101      	movs	r1, #1
 801b98a:	e00a      	b.n	801b9a2 <rcl_validate_topic_name+0x1be>
 801b98c:	2b01      	cmp	r3, #1
 801b98e:	d012      	beq.n	801b9b6 <rcl_validate_topic_name+0x1d2>
 801b990:	458e      	cmp	lr, r1
 801b992:	f103 0301 	add.w	r3, r3, #1
 801b996:	f104 0401 	add.w	r4, r4, #1
 801b99a:	f101 0001 	add.w	r0, r1, #1
 801b99e:	d9ef      	bls.n	801b980 <rcl_validate_topic_name+0x19c>
 801b9a0:	4601      	mov	r1, r0
 801b9a2:	429f      	cmp	r7, r3
 801b9a4:	d0f4      	beq.n	801b990 <rcl_validate_topic_name+0x1ac>
 801b9a6:	7820      	ldrb	r0, [r4, #0]
 801b9a8:	282f      	cmp	r0, #47	@ 0x2f
 801b9aa:	d1ef      	bne.n	801b98c <rcl_validate_topic_name+0x1a8>
 801b9ac:	7860      	ldrb	r0, [r4, #1]
 801b9ae:	5c10      	ldrb	r0, [r2, r0]
 801b9b0:	0740      	lsls	r0, r0, #29
 801b9b2:	d5ed      	bpl.n	801b990 <rcl_validate_topic_name+0x1ac>
 801b9b4:	e7dd      	b.n	801b972 <rcl_validate_topic_name+0x18e>
 801b9b6:	2207      	movs	r2, #7
 801b9b8:	602a      	str	r2, [r5, #0]
 801b9ba:	2e00      	cmp	r6, #0
 801b9bc:	f47f af7e 	bne.w	801b8bc <rcl_validate_topic_name+0xd8>
 801b9c0:	e734      	b.n	801b82c <rcl_validate_topic_name+0x48>
 801b9c2:	bf00      	nop
 801b9c4:	08020bdf 	.word	0x08020bdf

0801b9c8 <rcutils_split>:
 801b9c8:	b082      	sub	sp, #8
 801b9ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b9ce:	b08b      	sub	sp, #44	@ 0x2c
 801b9d0:	ac14      	add	r4, sp, #80	@ 0x50
 801b9d2:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 801b9d4:	e884 000c 	stmia.w	r4, {r2, r3}
 801b9d8:	2f00      	cmp	r7, #0
 801b9da:	f000 8091 	beq.w	801bb00 <rcutils_split+0x138>
 801b9de:	4606      	mov	r6, r0
 801b9e0:	2800      	cmp	r0, #0
 801b9e2:	d072      	beq.n	801baca <rcutils_split+0x102>
 801b9e4:	7804      	ldrb	r4, [r0, #0]
 801b9e6:	2c00      	cmp	r4, #0
 801b9e8:	d06f      	beq.n	801baca <rcutils_split+0x102>
 801b9ea:	460d      	mov	r5, r1
 801b9ec:	f7e4 fc58 	bl	80002a0 <strlen>
 801b9f0:	1833      	adds	r3, r6, r0
 801b9f2:	1b64      	subs	r4, r4, r5
 801b9f4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801b9f8:	4681      	mov	r9, r0
 801b9fa:	fab4 f484 	clz	r4, r4
 801b9fe:	0964      	lsrs	r4, r4, #5
 801ba00:	42ab      	cmp	r3, r5
 801ba02:	bf08      	it	eq
 801ba04:	f1a9 0901 	subeq.w	r9, r9, #1
 801ba08:	454c      	cmp	r4, r9
 801ba0a:	d26a      	bcs.n	801bae2 <rcutils_split+0x11a>
 801ba0c:	1933      	adds	r3, r6, r4
 801ba0e:	eb06 0009 	add.w	r0, r6, r9
 801ba12:	2101      	movs	r1, #1
 801ba14:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ba18:	42aa      	cmp	r2, r5
 801ba1a:	bf08      	it	eq
 801ba1c:	3101      	addeq	r1, #1
 801ba1e:	4283      	cmp	r3, r0
 801ba20:	d1f8      	bne.n	801ba14 <rcutils_split+0x4c>
 801ba22:	aa14      	add	r2, sp, #80	@ 0x50
 801ba24:	4638      	mov	r0, r7
 801ba26:	f000 f88f 	bl	801bb48 <rcutils_string_array_init>
 801ba2a:	2800      	cmp	r0, #0
 801ba2c:	d141      	bne.n	801bab2 <rcutils_split+0xea>
 801ba2e:	687a      	ldr	r2, [r7, #4]
 801ba30:	4680      	mov	r8, r0
 801ba32:	46a2      	mov	sl, r4
 801ba34:	e002      	b.n	801ba3c <rcutils_split+0x74>
 801ba36:	3401      	adds	r4, #1
 801ba38:	454c      	cmp	r4, r9
 801ba3a:	d222      	bcs.n	801ba82 <rcutils_split+0xba>
 801ba3c:	5d33      	ldrb	r3, [r6, r4]
 801ba3e:	42ab      	cmp	r3, r5
 801ba40:	d1f9      	bne.n	801ba36 <rcutils_split+0x6e>
 801ba42:	4554      	cmp	r4, sl
 801ba44:	eba4 0b0a 	sub.w	fp, r4, sl
 801ba48:	d038      	beq.n	801babc <rcutils_split+0xf4>
 801ba4a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801ba4c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ba4e:	9201      	str	r2, [sp, #4]
 801ba50:	f10b 0002 	add.w	r0, fp, #2
 801ba54:	4798      	blx	r3
 801ba56:	9a01      	ldr	r2, [sp, #4]
 801ba58:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801ba5c:	687a      	ldr	r2, [r7, #4]
 801ba5e:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 801ba62:	eb06 030a 	add.w	r3, r6, sl
 801ba66:	f10b 0101 	add.w	r1, fp, #1
 801ba6a:	2800      	cmp	r0, #0
 801ba6c:	d04e      	beq.n	801bb0c <rcutils_split+0x144>
 801ba6e:	4a2d      	ldr	r2, [pc, #180]	@ (801bb24 <rcutils_split+0x15c>)
 801ba70:	f000 fefa 	bl	801c868 <sniprintf>
 801ba74:	687a      	ldr	r2, [r7, #4]
 801ba76:	f108 0801 	add.w	r8, r8, #1
 801ba7a:	3401      	adds	r4, #1
 801ba7c:	454c      	cmp	r4, r9
 801ba7e:	46a2      	mov	sl, r4
 801ba80:	d3dc      	bcc.n	801ba3c <rcutils_split+0x74>
 801ba82:	4554      	cmp	r4, sl
 801ba84:	d035      	beq.n	801baf2 <rcutils_split+0x12a>
 801ba86:	eba4 040a 	sub.w	r4, r4, sl
 801ba8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801ba8c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ba8e:	9201      	str	r2, [sp, #4]
 801ba90:	1ca0      	adds	r0, r4, #2
 801ba92:	4798      	blx	r3
 801ba94:	9a01      	ldr	r2, [sp, #4]
 801ba96:	687b      	ldr	r3, [r7, #4]
 801ba98:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801ba9c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801baa0:	2800      	cmp	r0, #0
 801baa2:	d035      	beq.n	801bb10 <rcutils_split+0x148>
 801baa4:	4a1f      	ldr	r2, [pc, #124]	@ (801bb24 <rcutils_split+0x15c>)
 801baa6:	eb06 030a 	add.w	r3, r6, sl
 801baaa:	1c61      	adds	r1, r4, #1
 801baac:	f000 fedc 	bl	801c868 <sniprintf>
 801bab0:	2000      	movs	r0, #0
 801bab2:	b00b      	add	sp, #44	@ 0x2c
 801bab4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bab8:	b002      	add	sp, #8
 801baba:	4770      	bx	lr
 801babc:	683b      	ldr	r3, [r7, #0]
 801babe:	3b01      	subs	r3, #1
 801bac0:	2100      	movs	r1, #0
 801bac2:	603b      	str	r3, [r7, #0]
 801bac4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801bac8:	e7d7      	b.n	801ba7a <rcutils_split+0xb2>
 801baca:	a802      	add	r0, sp, #8
 801bacc:	ac02      	add	r4, sp, #8
 801bace:	f000 f82b 	bl	801bb28 <rcutils_get_zero_initialized_string_array>
 801bad2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bad4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801bad6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801bada:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 801bade:	2000      	movs	r0, #0
 801bae0:	e7e7      	b.n	801bab2 <rcutils_split+0xea>
 801bae2:	aa14      	add	r2, sp, #80	@ 0x50
 801bae4:	2101      	movs	r1, #1
 801bae6:	4638      	mov	r0, r7
 801bae8:	f000 f82e 	bl	801bb48 <rcutils_string_array_init>
 801baec:	2800      	cmp	r0, #0
 801baee:	d1e0      	bne.n	801bab2 <rcutils_split+0xea>
 801baf0:	687a      	ldr	r2, [r7, #4]
 801baf2:	683b      	ldr	r3, [r7, #0]
 801baf4:	3b01      	subs	r3, #1
 801baf6:	2100      	movs	r1, #0
 801baf8:	603b      	str	r3, [r7, #0]
 801bafa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801bafe:	e7ee      	b.n	801bade <rcutils_split+0x116>
 801bb00:	200b      	movs	r0, #11
 801bb02:	b00b      	add	sp, #44	@ 0x2c
 801bb04:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb08:	b002      	add	sp, #8
 801bb0a:	4770      	bx	lr
 801bb0c:	f8c7 8000 	str.w	r8, [r7]
 801bb10:	4638      	mov	r0, r7
 801bb12:	f000 f83b 	bl	801bb8c <rcutils_string_array_fini>
 801bb16:	b908      	cbnz	r0, 801bb1c <rcutils_split+0x154>
 801bb18:	200a      	movs	r0, #10
 801bb1a:	e7ca      	b.n	801bab2 <rcutils_split+0xea>
 801bb1c:	f7f3 fcc0 	bl	800f4a0 <rcutils_reset_error>
 801bb20:	e7fa      	b.n	801bb18 <rcutils_split+0x150>
 801bb22:	bf00      	nop
 801bb24:	0801f650 	.word	0x0801f650

0801bb28 <rcutils_get_zero_initialized_string_array>:
 801bb28:	b510      	push	{r4, lr}
 801bb2a:	4c06      	ldr	r4, [pc, #24]	@ (801bb44 <rcutils_get_zero_initialized_string_array+0x1c>)
 801bb2c:	4686      	mov	lr, r0
 801bb2e:	4684      	mov	ip, r0
 801bb30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bb32:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bb36:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801bb3a:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 801bb3e:	4670      	mov	r0, lr
 801bb40:	bd10      	pop	{r4, pc}
 801bb42:	bf00      	nop
 801bb44:	08020ac4 	.word	0x08020ac4

0801bb48 <rcutils_string_array_init>:
 801bb48:	b1da      	cbz	r2, 801bb82 <rcutils_string_array_init+0x3a>
 801bb4a:	b570      	push	{r4, r5, r6, lr}
 801bb4c:	4605      	mov	r5, r0
 801bb4e:	b1d0      	cbz	r0, 801bb86 <rcutils_string_array_init+0x3e>
 801bb50:	460e      	mov	r6, r1
 801bb52:	4614      	mov	r4, r2
 801bb54:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 801bb58:	6001      	str	r1, [r0, #0]
 801bb5a:	2104      	movs	r1, #4
 801bb5c:	4630      	mov	r0, r6
 801bb5e:	4798      	blx	r3
 801bb60:	6068      	str	r0, [r5, #4]
 801bb62:	b150      	cbz	r0, 801bb7a <rcutils_string_array_init+0x32>
 801bb64:	46a4      	mov	ip, r4
 801bb66:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801bb6a:	f105 0408 	add.w	r4, r5, #8
 801bb6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801bb70:	f8dc 3000 	ldr.w	r3, [ip]
 801bb74:	6023      	str	r3, [r4, #0]
 801bb76:	2000      	movs	r0, #0
 801bb78:	bd70      	pop	{r4, r5, r6, pc}
 801bb7a:	2e00      	cmp	r6, #0
 801bb7c:	d0f2      	beq.n	801bb64 <rcutils_string_array_init+0x1c>
 801bb7e:	200a      	movs	r0, #10
 801bb80:	bd70      	pop	{r4, r5, r6, pc}
 801bb82:	200b      	movs	r0, #11
 801bb84:	4770      	bx	lr
 801bb86:	200b      	movs	r0, #11
 801bb88:	bd70      	pop	{r4, r5, r6, pc}
 801bb8a:	bf00      	nop

0801bb8c <rcutils_string_array_fini>:
 801bb8c:	b310      	cbz	r0, 801bbd4 <rcutils_string_array_fini+0x48>
 801bb8e:	6843      	ldr	r3, [r0, #4]
 801bb90:	b570      	push	{r4, r5, r6, lr}
 801bb92:	4604      	mov	r4, r0
 801bb94:	b1d3      	cbz	r3, 801bbcc <rcutils_string_array_fini+0x40>
 801bb96:	3008      	adds	r0, #8
 801bb98:	f7f3 fc56 	bl	800f448 <rcutils_allocator_is_valid>
 801bb9c:	b1c0      	cbz	r0, 801bbd0 <rcutils_string_array_fini+0x44>
 801bb9e:	e9d4 3000 	ldrd	r3, r0, [r4]
 801bba2:	b16b      	cbz	r3, 801bbc0 <rcutils_string_array_fini+0x34>
 801bba4:	2500      	movs	r5, #0
 801bba6:	462e      	mov	r6, r5
 801bba8:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 801bbac:	68e3      	ldr	r3, [r4, #12]
 801bbae:	69a1      	ldr	r1, [r4, #24]
 801bbb0:	4798      	blx	r3
 801bbb2:	e9d4 3000 	ldrd	r3, r0, [r4]
 801bbb6:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 801bbba:	3501      	adds	r5, #1
 801bbbc:	42ab      	cmp	r3, r5
 801bbbe:	d8f3      	bhi.n	801bba8 <rcutils_string_array_fini+0x1c>
 801bbc0:	68e3      	ldr	r3, [r4, #12]
 801bbc2:	69a1      	ldr	r1, [r4, #24]
 801bbc4:	4798      	blx	r3
 801bbc6:	2300      	movs	r3, #0
 801bbc8:	e9c4 3300 	strd	r3, r3, [r4]
 801bbcc:	2000      	movs	r0, #0
 801bbce:	bd70      	pop	{r4, r5, r6, pc}
 801bbd0:	200b      	movs	r0, #11
 801bbd2:	bd70      	pop	{r4, r5, r6, pc}
 801bbd4:	200b      	movs	r0, #11
 801bbd6:	4770      	bx	lr

0801bbd8 <rmw_discovery_options_init>:
 801bbd8:	b328      	cbz	r0, 801bc26 <rmw_discovery_options_init+0x4e>
 801bbda:	b570      	push	{r4, r5, r6, lr}
 801bbdc:	4604      	mov	r4, r0
 801bbde:	4610      	mov	r0, r2
 801bbe0:	460e      	mov	r6, r1
 801bbe2:	4615      	mov	r5, r2
 801bbe4:	f7f3 fc30 	bl	800f448 <rcutils_allocator_is_valid>
 801bbe8:	b1d8      	cbz	r0, 801bc22 <rmw_discovery_options_init+0x4a>
 801bbea:	68a3      	ldr	r3, [r4, #8]
 801bbec:	b9cb      	cbnz	r3, 801bc22 <rmw_discovery_options_init+0x4a>
 801bbee:	6863      	ldr	r3, [r4, #4]
 801bbf0:	b9bb      	cbnz	r3, 801bc22 <rmw_discovery_options_init+0x4a>
 801bbf2:	7823      	ldrb	r3, [r4, #0]
 801bbf4:	b90b      	cbnz	r3, 801bbfa <rmw_discovery_options_init+0x22>
 801bbf6:	2302      	movs	r3, #2
 801bbf8:	7023      	strb	r3, [r4, #0]
 801bbfa:	b186      	cbz	r6, 801bc1e <rmw_discovery_options_init+0x46>
 801bbfc:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 801bc00:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801bc04:	4630      	mov	r0, r6
 801bc06:	4798      	blx	r3
 801bc08:	6060      	str	r0, [r4, #4]
 801bc0a:	b170      	cbz	r0, 801bc2a <rmw_discovery_options_init+0x52>
 801bc0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801bc0e:	f104 0c0c 	add.w	ip, r4, #12
 801bc12:	60a6      	str	r6, [r4, #8]
 801bc14:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bc18:	682b      	ldr	r3, [r5, #0]
 801bc1a:	f8cc 3000 	str.w	r3, [ip]
 801bc1e:	2000      	movs	r0, #0
 801bc20:	bd70      	pop	{r4, r5, r6, pc}
 801bc22:	200b      	movs	r0, #11
 801bc24:	bd70      	pop	{r4, r5, r6, pc}
 801bc26:	200b      	movs	r0, #11
 801bc28:	4770      	bx	lr
 801bc2a:	200a      	movs	r0, #10
 801bc2c:	bd70      	pop	{r4, r5, r6, pc}
 801bc2e:	bf00      	nop

0801bc30 <rmw_enclave_options_copy>:
 801bc30:	b1e0      	cbz	r0, 801bc6c <rmw_enclave_options_copy+0x3c>
 801bc32:	b570      	push	{r4, r5, r6, lr}
 801bc34:	4616      	mov	r6, r2
 801bc36:	b082      	sub	sp, #8
 801bc38:	b1aa      	cbz	r2, 801bc66 <rmw_enclave_options_copy+0x36>
 801bc3a:	4605      	mov	r5, r0
 801bc3c:	4608      	mov	r0, r1
 801bc3e:	460c      	mov	r4, r1
 801bc40:	f7f3 fc02 	bl	800f448 <rcutils_allocator_is_valid>
 801bc44:	b178      	cbz	r0, 801bc66 <rmw_enclave_options_copy+0x36>
 801bc46:	f104 030c 	add.w	r3, r4, #12
 801bc4a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801bc4e:	e88d 0003 	stmia.w	sp, {r0, r1}
 801bc52:	4628      	mov	r0, r5
 801bc54:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801bc58:	f7fb fb46 	bl	80172e8 <rcutils_strdup>
 801bc5c:	b140      	cbz	r0, 801bc70 <rmw_enclave_options_copy+0x40>
 801bc5e:	6030      	str	r0, [r6, #0]
 801bc60:	2000      	movs	r0, #0
 801bc62:	b002      	add	sp, #8
 801bc64:	bd70      	pop	{r4, r5, r6, pc}
 801bc66:	200b      	movs	r0, #11
 801bc68:	b002      	add	sp, #8
 801bc6a:	bd70      	pop	{r4, r5, r6, pc}
 801bc6c:	200b      	movs	r0, #11
 801bc6e:	4770      	bx	lr
 801bc70:	200a      	movs	r0, #10
 801bc72:	e7f6      	b.n	801bc62 <rmw_enclave_options_copy+0x32>

0801bc74 <rmw_enclave_options_fini>:
 801bc74:	b170      	cbz	r0, 801bc94 <rmw_enclave_options_fini+0x20>
 801bc76:	b538      	push	{r3, r4, r5, lr}
 801bc78:	4605      	mov	r5, r0
 801bc7a:	4608      	mov	r0, r1
 801bc7c:	460c      	mov	r4, r1
 801bc7e:	f7f3 fbe3 	bl	800f448 <rcutils_allocator_is_valid>
 801bc82:	b128      	cbz	r0, 801bc90 <rmw_enclave_options_fini+0x1c>
 801bc84:	4628      	mov	r0, r5
 801bc86:	6863      	ldr	r3, [r4, #4]
 801bc88:	6921      	ldr	r1, [r4, #16]
 801bc8a:	4798      	blx	r3
 801bc8c:	2000      	movs	r0, #0
 801bc8e:	bd38      	pop	{r3, r4, r5, pc}
 801bc90:	200b      	movs	r0, #11
 801bc92:	bd38      	pop	{r3, r4, r5, pc}
 801bc94:	200b      	movs	r0, #11
 801bc96:	4770      	bx	lr

0801bc98 <rmw_get_default_security_options>:
 801bc98:	2200      	movs	r2, #0
 801bc9a:	7002      	strb	r2, [r0, #0]
 801bc9c:	6042      	str	r2, [r0, #4]
 801bc9e:	4770      	bx	lr

0801bca0 <on_status>:
 801bca0:	b082      	sub	sp, #8
 801bca2:	b002      	add	sp, #8
 801bca4:	4770      	bx	lr
 801bca6:	bf00      	nop

0801bca8 <on_topic>:
 801bca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcac:	4a22      	ldr	r2, [pc, #136]	@ (801bd38 <on_topic+0x90>)
 801bcae:	b094      	sub	sp, #80	@ 0x50
 801bcb0:	6812      	ldr	r2, [r2, #0]
 801bcb2:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 801bcb4:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801bcb8:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 801bcbc:	b3c2      	cbz	r2, 801bd30 <on_topic+0x88>
 801bcbe:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 801bcc2:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 801bcc6:	e001      	b.n	801bccc <on_topic+0x24>
 801bcc8:	6852      	ldr	r2, [r2, #4]
 801bcca:	b38a      	cbz	r2, 801bd30 <on_topic+0x88>
 801bccc:	6894      	ldr	r4, [r2, #8]
 801bcce:	8aa3      	ldrh	r3, [r4, #20]
 801bcd0:	428b      	cmp	r3, r1
 801bcd2:	d1f9      	bne.n	801bcc8 <on_topic+0x20>
 801bcd4:	7da3      	ldrb	r3, [r4, #22]
 801bcd6:	4283      	cmp	r3, r0
 801bcd8:	d1f6      	bne.n	801bcc8 <on_topic+0x20>
 801bcda:	2248      	movs	r2, #72	@ 0x48
 801bcdc:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801bce0:	4668      	mov	r0, sp
 801bce2:	f001 f86e 	bl	801cdc2 <memcpy>
 801bce6:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 801bcea:	cb0c      	ldmia	r3, {r2, r3}
 801bcec:	4620      	mov	r0, r4
 801bcee:	f7f4 f803 	bl	800fcf8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801bcf2:	4607      	mov	r7, r0
 801bcf4:	b1e0      	cbz	r0, 801bd30 <on_topic+0x88>
 801bcf6:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801bcfa:	4632      	mov	r2, r6
 801bcfc:	4628      	mov	r0, r5
 801bcfe:	f108 0110 	add.w	r1, r8, #16
 801bd02:	f7f5 f869 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 801bd06:	b930      	cbnz	r0, 801bd16 <on_topic+0x6e>
 801bd08:	480c      	ldr	r0, [pc, #48]	@ (801bd3c <on_topic+0x94>)
 801bd0a:	4639      	mov	r1, r7
 801bd0c:	b014      	add	sp, #80	@ 0x50
 801bd0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bd12:	f7fb be73 	b.w	80179fc <put_memory>
 801bd16:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 801bd1a:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 801bd1e:	f7f3 fde9 	bl	800f8f4 <rmw_uros_epoch_nanos>
 801bd22:	2305      	movs	r3, #5
 801bd24:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 801bd28:	e942 0102 	strd	r0, r1, [r2, #-8]
 801bd2c:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 801bd30:	b014      	add	sp, #80	@ 0x50
 801bd32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd36:	bf00      	nop
 801bd38:	2000f0f8 	.word	0x2000f0f8
 801bd3c:	2000e948 	.word	0x2000e948

0801bd40 <on_request>:
 801bd40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd44:	4823      	ldr	r0, [pc, #140]	@ (801bdd4 <on_request+0x94>)
 801bd46:	b094      	sub	sp, #80	@ 0x50
 801bd48:	6800      	ldr	r0, [r0, #0]
 801bd4a:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801bd4c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801bd50:	9113      	str	r1, [sp, #76]	@ 0x4c
 801bd52:	2800      	cmp	r0, #0
 801bd54:	d03b      	beq.n	801bdce <on_request+0x8e>
 801bd56:	461d      	mov	r5, r3
 801bd58:	e001      	b.n	801bd5e <on_request+0x1e>
 801bd5a:	6840      	ldr	r0, [r0, #4]
 801bd5c:	b3b8      	cbz	r0, 801bdce <on_request+0x8e>
 801bd5e:	6884      	ldr	r4, [r0, #8]
 801bd60:	8b21      	ldrh	r1, [r4, #24]
 801bd62:	4291      	cmp	r1, r2
 801bd64:	d1f9      	bne.n	801bd5a <on_request+0x1a>
 801bd66:	2248      	movs	r2, #72	@ 0x48
 801bd68:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801bd6c:	4668      	mov	r0, sp
 801bd6e:	f001 f828 	bl	801cdc2 <memcpy>
 801bd72:	f104 0320 	add.w	r3, r4, #32
 801bd76:	cb0c      	ldmia	r3, {r2, r3}
 801bd78:	4620      	mov	r0, r4
 801bd7a:	f7f3 ffbd 	bl	800fcf8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801bd7e:	4680      	mov	r8, r0
 801bd80:	b328      	cbz	r0, 801bdce <on_request+0x8e>
 801bd82:	4638      	mov	r0, r7
 801bd84:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801bd88:	4632      	mov	r2, r6
 801bd8a:	f107 0110 	add.w	r1, r7, #16
 801bd8e:	f7f5 f823 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 801bd92:	b930      	cbnz	r0, 801bda2 <on_request+0x62>
 801bd94:	4810      	ldr	r0, [pc, #64]	@ (801bdd8 <on_request+0x98>)
 801bd96:	4641      	mov	r1, r8
 801bd98:	b014      	add	sp, #80	@ 0x50
 801bd9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bd9e:	f7fb be2d 	b.w	80179fc <put_memory>
 801bda2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801bda4:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 801bda8:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801bdac:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801bdb0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bdb4:	e895 0003 	ldmia.w	r5, {r0, r1}
 801bdb8:	e88c 0003 	stmia.w	ip, {r0, r1}
 801bdbc:	f7f3 fd9a 	bl	800f8f4 <rmw_uros_epoch_nanos>
 801bdc0:	2303      	movs	r3, #3
 801bdc2:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801bdc6:	e942 0102 	strd	r0, r1, [r2, #-8]
 801bdca:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801bdce:	b014      	add	sp, #80	@ 0x50
 801bdd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bdd4:	2000ecb0 	.word	0x2000ecb0
 801bdd8:	2000e948 	.word	0x2000e948

0801bddc <on_reply>:
 801bddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bde0:	4821      	ldr	r0, [pc, #132]	@ (801be68 <on_reply+0x8c>)
 801bde2:	b094      	sub	sp, #80	@ 0x50
 801bde4:	6800      	ldr	r0, [r0, #0]
 801bde6:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801bde8:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801bdec:	9113      	str	r1, [sp, #76]	@ 0x4c
 801bdee:	b3b8      	cbz	r0, 801be60 <on_reply+0x84>
 801bdf0:	461d      	mov	r5, r3
 801bdf2:	e001      	b.n	801bdf8 <on_reply+0x1c>
 801bdf4:	6840      	ldr	r0, [r0, #4]
 801bdf6:	b398      	cbz	r0, 801be60 <on_reply+0x84>
 801bdf8:	6884      	ldr	r4, [r0, #8]
 801bdfa:	8b21      	ldrh	r1, [r4, #24]
 801bdfc:	4291      	cmp	r1, r2
 801bdfe:	d1f9      	bne.n	801bdf4 <on_reply+0x18>
 801be00:	2248      	movs	r2, #72	@ 0x48
 801be02:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801be06:	4668      	mov	r0, sp
 801be08:	f000 ffdb 	bl	801cdc2 <memcpy>
 801be0c:	f104 0320 	add.w	r3, r4, #32
 801be10:	cb0c      	ldmia	r3, {r2, r3}
 801be12:	4620      	mov	r0, r4
 801be14:	f7f3 ff70 	bl	800fcf8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801be18:	4680      	mov	r8, r0
 801be1a:	b308      	cbz	r0, 801be60 <on_reply+0x84>
 801be1c:	4638      	mov	r0, r7
 801be1e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801be22:	4632      	mov	r2, r6
 801be24:	f107 0110 	add.w	r1, r7, #16
 801be28:	f7f4 ffd6 	bl	8010dd8 <ucdr_deserialize_array_uint8_t>
 801be2c:	b930      	cbnz	r0, 801be3c <on_reply+0x60>
 801be2e:	480f      	ldr	r0, [pc, #60]	@ (801be6c <on_reply+0x90>)
 801be30:	4641      	mov	r1, r8
 801be32:	b014      	add	sp, #80	@ 0x50
 801be34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801be38:	f7fb bde0 	b.w	80179fc <put_memory>
 801be3c:	2200      	movs	r2, #0
 801be3e:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 801be42:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801be46:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801be4a:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 801be4e:	f7f3 fd51 	bl	800f8f4 <rmw_uros_epoch_nanos>
 801be52:	2304      	movs	r3, #4
 801be54:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801be58:	e942 0102 	strd	r0, r1, [r2, #-8]
 801be5c:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801be60:	b014      	add	sp, #80	@ 0x50
 801be62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be66:	bf00      	nop
 801be68:	2000ebd8 	.word	0x2000ebd8
 801be6c:	2000e948 	.word	0x2000e948

0801be70 <rmw_create_guard_condition>:
 801be70:	b538      	push	{r3, r4, r5, lr}
 801be72:	4605      	mov	r5, r0
 801be74:	4807      	ldr	r0, [pc, #28]	@ (801be94 <rmw_create_guard_condition+0x24>)
 801be76:	f7fb fdb1 	bl	80179dc <get_memory>
 801be7a:	b148      	cbz	r0, 801be90 <rmw_create_guard_condition+0x20>
 801be7c:	6884      	ldr	r4, [r0, #8]
 801be7e:	2300      	movs	r3, #0
 801be80:	7423      	strb	r3, [r4, #16]
 801be82:	61e5      	str	r5, [r4, #28]
 801be84:	f7fb fe30 	bl	8017ae8 <rmw_get_implementation_identifier>
 801be88:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801be8c:	f104 0014 	add.w	r0, r4, #20
 801be90:	bd38      	pop	{r3, r4, r5, pc}
 801be92:	bf00      	nop
 801be94:	2000c724 	.word	0x2000c724

0801be98 <rmw_destroy_guard_condition>:
 801be98:	b508      	push	{r3, lr}
 801be9a:	4b08      	ldr	r3, [pc, #32]	@ (801bebc <rmw_destroy_guard_condition+0x24>)
 801be9c:	6819      	ldr	r1, [r3, #0]
 801be9e:	b911      	cbnz	r1, 801bea6 <rmw_destroy_guard_condition+0xe>
 801bea0:	e00a      	b.n	801beb8 <rmw_destroy_guard_condition+0x20>
 801bea2:	6849      	ldr	r1, [r1, #4]
 801bea4:	b141      	cbz	r1, 801beb8 <rmw_destroy_guard_condition+0x20>
 801bea6:	688b      	ldr	r3, [r1, #8]
 801bea8:	3314      	adds	r3, #20
 801beaa:	4298      	cmp	r0, r3
 801beac:	d1f9      	bne.n	801bea2 <rmw_destroy_guard_condition+0xa>
 801beae:	4803      	ldr	r0, [pc, #12]	@ (801bebc <rmw_destroy_guard_condition+0x24>)
 801beb0:	f7fb fda4 	bl	80179fc <put_memory>
 801beb4:	2000      	movs	r0, #0
 801beb6:	bd08      	pop	{r3, pc}
 801beb8:	2001      	movs	r0, #1
 801beba:	bd08      	pop	{r3, pc}
 801bebc:	2000c724 	.word	0x2000c724

0801bec0 <rmw_trigger_guard_condition>:
 801bec0:	b160      	cbz	r0, 801bedc <rmw_trigger_guard_condition+0x1c>
 801bec2:	b510      	push	{r4, lr}
 801bec4:	4604      	mov	r4, r0
 801bec6:	6800      	ldr	r0, [r0, #0]
 801bec8:	f7f4 f89a 	bl	8010000 <is_uxrce_rmw_identifier_valid>
 801becc:	b908      	cbnz	r0, 801bed2 <rmw_trigger_guard_condition+0x12>
 801bece:	2001      	movs	r0, #1
 801bed0:	bd10      	pop	{r4, pc}
 801bed2:	6863      	ldr	r3, [r4, #4]
 801bed4:	2201      	movs	r2, #1
 801bed6:	741a      	strb	r2, [r3, #16]
 801bed8:	2000      	movs	r0, #0
 801beda:	bd10      	pop	{r4, pc}
 801bedc:	2001      	movs	r0, #1
 801bede:	4770      	bx	lr

0801bee0 <geometry_msgs__msg__Pose__init>:
 801bee0:	b1d8      	cbz	r0, 801bf1a <geometry_msgs__msg__Pose__init+0x3a>
 801bee2:	b538      	push	{r3, r4, r5, lr}
 801bee4:	4604      	mov	r4, r0
 801bee6:	f000 f8df 	bl	801c0a8 <geometry_msgs__msg__Point__init>
 801beea:	b130      	cbz	r0, 801befa <geometry_msgs__msg__Pose__init+0x1a>
 801beec:	f104 0518 	add.w	r5, r4, #24
 801bef0:	4628      	mov	r0, r5
 801bef2:	f000 f821 	bl	801bf38 <geometry_msgs__msg__Quaternion__init>
 801bef6:	b148      	cbz	r0, 801bf0c <geometry_msgs__msg__Pose__init+0x2c>
 801bef8:	bd38      	pop	{r3, r4, r5, pc}
 801befa:	4620      	mov	r0, r4
 801befc:	f000 f8d8 	bl	801c0b0 <geometry_msgs__msg__Point__fini>
 801bf00:	f104 0018 	add.w	r0, r4, #24
 801bf04:	f000 f82c 	bl	801bf60 <geometry_msgs__msg__Quaternion__fini>
 801bf08:	2000      	movs	r0, #0
 801bf0a:	bd38      	pop	{r3, r4, r5, pc}
 801bf0c:	4620      	mov	r0, r4
 801bf0e:	f000 f8cf 	bl	801c0b0 <geometry_msgs__msg__Point__fini>
 801bf12:	4628      	mov	r0, r5
 801bf14:	f000 f824 	bl	801bf60 <geometry_msgs__msg__Quaternion__fini>
 801bf18:	e7f6      	b.n	801bf08 <geometry_msgs__msg__Pose__init+0x28>
 801bf1a:	2000      	movs	r0, #0
 801bf1c:	4770      	bx	lr
 801bf1e:	bf00      	nop

0801bf20 <geometry_msgs__msg__Pose__fini>:
 801bf20:	b148      	cbz	r0, 801bf36 <geometry_msgs__msg__Pose__fini+0x16>
 801bf22:	b510      	push	{r4, lr}
 801bf24:	4604      	mov	r4, r0
 801bf26:	f000 f8c3 	bl	801c0b0 <geometry_msgs__msg__Point__fini>
 801bf2a:	f104 0018 	add.w	r0, r4, #24
 801bf2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bf32:	f000 b815 	b.w	801bf60 <geometry_msgs__msg__Quaternion__fini>
 801bf36:	4770      	bx	lr

0801bf38 <geometry_msgs__msg__Quaternion__init>:
 801bf38:	b160      	cbz	r0, 801bf54 <geometry_msgs__msg__Quaternion__init+0x1c>
 801bf3a:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 801bf58 <geometry_msgs__msg__Quaternion__init+0x20>
 801bf3e:	2200      	movs	r2, #0
 801bf40:	2300      	movs	r3, #0
 801bf42:	e9c0 2300 	strd	r2, r3, [r0]
 801bf46:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801bf4a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801bf4e:	ed80 7b06 	vstr	d7, [r0, #24]
 801bf52:	2001      	movs	r0, #1
 801bf54:	4770      	bx	lr
 801bf56:	bf00      	nop
 801bf58:	00000000 	.word	0x00000000
 801bf5c:	3ff00000 	.word	0x3ff00000

0801bf60 <geometry_msgs__msg__Quaternion__fini>:
 801bf60:	4770      	bx	lr
 801bf62:	bf00      	nop

0801bf64 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 801bf64:	f000 b8a0 	b.w	801c0a8 <geometry_msgs__msg__Point__init>

0801bf68 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 801bf68:	f000 b8a2 	b.w	801c0b0 <geometry_msgs__msg__Point__fini>

0801bf6c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801bf6c:	4b04      	ldr	r3, [pc, #16]	@ (801bf80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801bf6e:	681a      	ldr	r2, [r3, #0]
 801bf70:	b10a      	cbz	r2, 801bf76 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 801bf72:	4803      	ldr	r0, [pc, #12]	@ (801bf80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801bf74:	4770      	bx	lr
 801bf76:	4a03      	ldr	r2, [pc, #12]	@ (801bf84 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 801bf78:	4801      	ldr	r0, [pc, #4]	@ (801bf80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801bf7a:	6812      	ldr	r2, [r2, #0]
 801bf7c:	601a      	str	r2, [r3, #0]
 801bf7e:	4770      	bx	lr
 801bf80:	20002dbc 	.word	0x20002dbc
 801bf84:	20000408 	.word	0x20000408

0801bf88 <get_serialized_size_geometry_msgs__msg__Point>:
 801bf88:	b1b8      	cbz	r0, 801bfba <get_serialized_size_geometry_msgs__msg__Point+0x32>
 801bf8a:	b570      	push	{r4, r5, r6, lr}
 801bf8c:	460d      	mov	r5, r1
 801bf8e:	4628      	mov	r0, r5
 801bf90:	2108      	movs	r1, #8
 801bf92:	f7f2 f895 	bl	800e0c0 <ucdr_alignment>
 801bf96:	2108      	movs	r1, #8
 801bf98:	186e      	adds	r6, r5, r1
 801bf9a:	4406      	add	r6, r0
 801bf9c:	4630      	mov	r0, r6
 801bf9e:	f7f2 f88f 	bl	800e0c0 <ucdr_alignment>
 801bfa2:	f100 0408 	add.w	r4, r0, #8
 801bfa6:	4434      	add	r4, r6
 801bfa8:	2108      	movs	r1, #8
 801bfaa:	4620      	mov	r0, r4
 801bfac:	f7f2 f888 	bl	800e0c0 <ucdr_alignment>
 801bfb0:	f1c5 0508 	rsb	r5, r5, #8
 801bfb4:	4405      	add	r5, r0
 801bfb6:	1928      	adds	r0, r5, r4
 801bfb8:	bd70      	pop	{r4, r5, r6, pc}
 801bfba:	4770      	bx	lr

0801bfbc <_Point__cdr_deserialize>:
 801bfbc:	b538      	push	{r3, r4, r5, lr}
 801bfbe:	460c      	mov	r4, r1
 801bfc0:	b171      	cbz	r1, 801bfe0 <_Point__cdr_deserialize+0x24>
 801bfc2:	4605      	mov	r5, r0
 801bfc4:	f7f1 fe9e 	bl	800dd04 <ucdr_deserialize_double>
 801bfc8:	f104 0108 	add.w	r1, r4, #8
 801bfcc:	4628      	mov	r0, r5
 801bfce:	f7f1 fe99 	bl	800dd04 <ucdr_deserialize_double>
 801bfd2:	f104 0110 	add.w	r1, r4, #16
 801bfd6:	4628      	mov	r0, r5
 801bfd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bfdc:	f7f1 be92 	b.w	800dd04 <ucdr_deserialize_double>
 801bfe0:	4608      	mov	r0, r1
 801bfe2:	bd38      	pop	{r3, r4, r5, pc}

0801bfe4 <_Point__cdr_serialize>:
 801bfe4:	b198      	cbz	r0, 801c00e <_Point__cdr_serialize+0x2a>
 801bfe6:	b538      	push	{r3, r4, r5, lr}
 801bfe8:	ed90 0b00 	vldr	d0, [r0]
 801bfec:	460d      	mov	r5, r1
 801bfee:	4604      	mov	r4, r0
 801bff0:	4608      	mov	r0, r1
 801bff2:	f7f1 fcf7 	bl	800d9e4 <ucdr_serialize_double>
 801bff6:	ed94 0b02 	vldr	d0, [r4, #8]
 801bffa:	4628      	mov	r0, r5
 801bffc:	f7f1 fcf2 	bl	800d9e4 <ucdr_serialize_double>
 801c000:	ed94 0b04 	vldr	d0, [r4, #16]
 801c004:	4628      	mov	r0, r5
 801c006:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c00a:	f7f1 bceb 	b.w	800d9e4 <ucdr_serialize_double>
 801c00e:	4770      	bx	lr

0801c010 <_Point__get_serialized_size>:
 801c010:	b1a0      	cbz	r0, 801c03c <_Point__get_serialized_size+0x2c>
 801c012:	b538      	push	{r3, r4, r5, lr}
 801c014:	2108      	movs	r1, #8
 801c016:	2000      	movs	r0, #0
 801c018:	f7f2 f852 	bl	800e0c0 <ucdr_alignment>
 801c01c:	f100 0508 	add.w	r5, r0, #8
 801c020:	2108      	movs	r1, #8
 801c022:	4628      	mov	r0, r5
 801c024:	f7f2 f84c 	bl	800e0c0 <ucdr_alignment>
 801c028:	f100 0408 	add.w	r4, r0, #8
 801c02c:	442c      	add	r4, r5
 801c02e:	2108      	movs	r1, #8
 801c030:	4620      	mov	r0, r4
 801c032:	f7f2 f845 	bl	800e0c0 <ucdr_alignment>
 801c036:	3008      	adds	r0, #8
 801c038:	4420      	add	r0, r4
 801c03a:	bd38      	pop	{r3, r4, r5, pc}
 801c03c:	4770      	bx	lr
 801c03e:	bf00      	nop

0801c040 <_Point__max_serialized_size>:
 801c040:	b538      	push	{r3, r4, r5, lr}
 801c042:	2108      	movs	r1, #8
 801c044:	2000      	movs	r0, #0
 801c046:	f7f2 f83b 	bl	800e0c0 <ucdr_alignment>
 801c04a:	f100 0508 	add.w	r5, r0, #8
 801c04e:	2108      	movs	r1, #8
 801c050:	4628      	mov	r0, r5
 801c052:	f7f2 f835 	bl	800e0c0 <ucdr_alignment>
 801c056:	f100 0408 	add.w	r4, r0, #8
 801c05a:	442c      	add	r4, r5
 801c05c:	2108      	movs	r1, #8
 801c05e:	4620      	mov	r0, r4
 801c060:	f7f2 f82e 	bl	800e0c0 <ucdr_alignment>
 801c064:	3008      	adds	r0, #8
 801c066:	4420      	add	r0, r4
 801c068:	bd38      	pop	{r3, r4, r5, pc}
 801c06a:	bf00      	nop

0801c06c <max_serialized_size_geometry_msgs__msg__Point>:
 801c06c:	b570      	push	{r4, r5, r6, lr}
 801c06e:	2301      	movs	r3, #1
 801c070:	460c      	mov	r4, r1
 801c072:	7003      	strb	r3, [r0, #0]
 801c074:	2108      	movs	r1, #8
 801c076:	4620      	mov	r0, r4
 801c078:	f7f2 f822 	bl	800e0c0 <ucdr_alignment>
 801c07c:	2108      	movs	r1, #8
 801c07e:	1863      	adds	r3, r4, r1
 801c080:	18c6      	adds	r6, r0, r3
 801c082:	4630      	mov	r0, r6
 801c084:	f7f2 f81c 	bl	800e0c0 <ucdr_alignment>
 801c088:	f100 0508 	add.w	r5, r0, #8
 801c08c:	4435      	add	r5, r6
 801c08e:	2108      	movs	r1, #8
 801c090:	4628      	mov	r0, r5
 801c092:	f7f2 f815 	bl	800e0c0 <ucdr_alignment>
 801c096:	f1c4 0408 	rsb	r4, r4, #8
 801c09a:	4420      	add	r0, r4
 801c09c:	4428      	add	r0, r5
 801c09e:	bd70      	pop	{r4, r5, r6, pc}

0801c0a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801c0a0:	4800      	ldr	r0, [pc, #0]	@ (801c0a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 801c0a2:	4770      	bx	lr
 801c0a4:	20002e88 	.word	0x20002e88

0801c0a8 <geometry_msgs__msg__Point__init>:
 801c0a8:	3800      	subs	r0, #0
 801c0aa:	bf18      	it	ne
 801c0ac:	2001      	movne	r0, #1
 801c0ae:	4770      	bx	lr

0801c0b0 <geometry_msgs__msg__Point__fini>:
 801c0b0:	4770      	bx	lr
 801c0b2:	bf00      	nop

0801c0b4 <calloc>:
 801c0b4:	4b02      	ldr	r3, [pc, #8]	@ (801c0c0 <calloc+0xc>)
 801c0b6:	460a      	mov	r2, r1
 801c0b8:	4601      	mov	r1, r0
 801c0ba:	6818      	ldr	r0, [r3, #0]
 801c0bc:	f000 b802 	b.w	801c0c4 <_calloc_r>
 801c0c0:	20002ec8 	.word	0x20002ec8

0801c0c4 <_calloc_r>:
 801c0c4:	b570      	push	{r4, r5, r6, lr}
 801c0c6:	fba1 5402 	umull	r5, r4, r1, r2
 801c0ca:	b934      	cbnz	r4, 801c0da <_calloc_r+0x16>
 801c0cc:	4629      	mov	r1, r5
 801c0ce:	f000 f899 	bl	801c204 <_malloc_r>
 801c0d2:	4606      	mov	r6, r0
 801c0d4:	b928      	cbnz	r0, 801c0e2 <_calloc_r+0x1e>
 801c0d6:	4630      	mov	r0, r6
 801c0d8:	bd70      	pop	{r4, r5, r6, pc}
 801c0da:	220c      	movs	r2, #12
 801c0dc:	6002      	str	r2, [r0, #0]
 801c0de:	2600      	movs	r6, #0
 801c0e0:	e7f9      	b.n	801c0d6 <_calloc_r+0x12>
 801c0e2:	462a      	mov	r2, r5
 801c0e4:	4621      	mov	r1, r4
 801c0e6:	f000 fd33 	bl	801cb50 <memset>
 801c0ea:	e7f4      	b.n	801c0d6 <_calloc_r+0x12>

0801c0ec <exit>:
 801c0ec:	b508      	push	{r3, lr}
 801c0ee:	4b06      	ldr	r3, [pc, #24]	@ (801c108 <exit+0x1c>)
 801c0f0:	4604      	mov	r4, r0
 801c0f2:	b113      	cbz	r3, 801c0fa <exit+0xe>
 801c0f4:	2100      	movs	r1, #0
 801c0f6:	f3af 8000 	nop.w
 801c0fa:	4b04      	ldr	r3, [pc, #16]	@ (801c10c <exit+0x20>)
 801c0fc:	681b      	ldr	r3, [r3, #0]
 801c0fe:	b103      	cbz	r3, 801c102 <exit+0x16>
 801c100:	4798      	blx	r3
 801c102:	4620      	mov	r0, r4
 801c104:	f7e6 f8c4 	bl	8002290 <_exit>
 801c108:	00000000 	.word	0x00000000
 801c10c:	20011894 	.word	0x20011894

0801c110 <getenv>:
 801c110:	b507      	push	{r0, r1, r2, lr}
 801c112:	4b04      	ldr	r3, [pc, #16]	@ (801c124 <getenv+0x14>)
 801c114:	4601      	mov	r1, r0
 801c116:	aa01      	add	r2, sp, #4
 801c118:	6818      	ldr	r0, [r3, #0]
 801c11a:	f000 f805 	bl	801c128 <_findenv_r>
 801c11e:	b003      	add	sp, #12
 801c120:	f85d fb04 	ldr.w	pc, [sp], #4
 801c124:	20002ec8 	.word	0x20002ec8

0801c128 <_findenv_r>:
 801c128:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c12c:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 801c19c <_findenv_r+0x74>
 801c130:	4606      	mov	r6, r0
 801c132:	4689      	mov	r9, r1
 801c134:	4617      	mov	r7, r2
 801c136:	f000 fe71 	bl	801ce1c <__env_lock>
 801c13a:	f8da 4000 	ldr.w	r4, [sl]
 801c13e:	b134      	cbz	r4, 801c14e <_findenv_r+0x26>
 801c140:	464b      	mov	r3, r9
 801c142:	4698      	mov	r8, r3
 801c144:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c148:	b13a      	cbz	r2, 801c15a <_findenv_r+0x32>
 801c14a:	2a3d      	cmp	r2, #61	@ 0x3d
 801c14c:	d1f9      	bne.n	801c142 <_findenv_r+0x1a>
 801c14e:	4630      	mov	r0, r6
 801c150:	f000 fe6a 	bl	801ce28 <__env_unlock>
 801c154:	2000      	movs	r0, #0
 801c156:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c15a:	eba8 0809 	sub.w	r8, r8, r9
 801c15e:	46a3      	mov	fp, r4
 801c160:	f854 0b04 	ldr.w	r0, [r4], #4
 801c164:	2800      	cmp	r0, #0
 801c166:	d0f2      	beq.n	801c14e <_findenv_r+0x26>
 801c168:	4642      	mov	r2, r8
 801c16a:	4649      	mov	r1, r9
 801c16c:	f000 fd05 	bl	801cb7a <strncmp>
 801c170:	2800      	cmp	r0, #0
 801c172:	d1f4      	bne.n	801c15e <_findenv_r+0x36>
 801c174:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801c178:	eb03 0508 	add.w	r5, r3, r8
 801c17c:	f813 3008 	ldrb.w	r3, [r3, r8]
 801c180:	2b3d      	cmp	r3, #61	@ 0x3d
 801c182:	d1ec      	bne.n	801c15e <_findenv_r+0x36>
 801c184:	f8da 3000 	ldr.w	r3, [sl]
 801c188:	ebab 0303 	sub.w	r3, fp, r3
 801c18c:	109b      	asrs	r3, r3, #2
 801c18e:	4630      	mov	r0, r6
 801c190:	603b      	str	r3, [r7, #0]
 801c192:	f000 fe49 	bl	801ce28 <__env_unlock>
 801c196:	1c68      	adds	r0, r5, #1
 801c198:	e7dd      	b.n	801c156 <_findenv_r+0x2e>
 801c19a:	bf00      	nop
 801c19c:	20000008 	.word	0x20000008

0801c1a0 <malloc>:
 801c1a0:	4b02      	ldr	r3, [pc, #8]	@ (801c1ac <malloc+0xc>)
 801c1a2:	4601      	mov	r1, r0
 801c1a4:	6818      	ldr	r0, [r3, #0]
 801c1a6:	f000 b82d 	b.w	801c204 <_malloc_r>
 801c1aa:	bf00      	nop
 801c1ac:	20002ec8 	.word	0x20002ec8

0801c1b0 <free>:
 801c1b0:	4b02      	ldr	r3, [pc, #8]	@ (801c1bc <free+0xc>)
 801c1b2:	4601      	mov	r1, r0
 801c1b4:	6818      	ldr	r0, [r3, #0]
 801c1b6:	f000 be3d 	b.w	801ce34 <_free_r>
 801c1ba:	bf00      	nop
 801c1bc:	20002ec8 	.word	0x20002ec8

0801c1c0 <sbrk_aligned>:
 801c1c0:	b570      	push	{r4, r5, r6, lr}
 801c1c2:	4e0f      	ldr	r6, [pc, #60]	@ (801c200 <sbrk_aligned+0x40>)
 801c1c4:	460c      	mov	r4, r1
 801c1c6:	6831      	ldr	r1, [r6, #0]
 801c1c8:	4605      	mov	r5, r0
 801c1ca:	b911      	cbnz	r1, 801c1d2 <sbrk_aligned+0x12>
 801c1cc:	f000 fda2 	bl	801cd14 <_sbrk_r>
 801c1d0:	6030      	str	r0, [r6, #0]
 801c1d2:	4621      	mov	r1, r4
 801c1d4:	4628      	mov	r0, r5
 801c1d6:	f000 fd9d 	bl	801cd14 <_sbrk_r>
 801c1da:	1c43      	adds	r3, r0, #1
 801c1dc:	d103      	bne.n	801c1e6 <sbrk_aligned+0x26>
 801c1de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801c1e2:	4620      	mov	r0, r4
 801c1e4:	bd70      	pop	{r4, r5, r6, pc}
 801c1e6:	1cc4      	adds	r4, r0, #3
 801c1e8:	f024 0403 	bic.w	r4, r4, #3
 801c1ec:	42a0      	cmp	r0, r4
 801c1ee:	d0f8      	beq.n	801c1e2 <sbrk_aligned+0x22>
 801c1f0:	1a21      	subs	r1, r4, r0
 801c1f2:	4628      	mov	r0, r5
 801c1f4:	f000 fd8e 	bl	801cd14 <_sbrk_r>
 801c1f8:	3001      	adds	r0, #1
 801c1fa:	d1f2      	bne.n	801c1e2 <sbrk_aligned+0x22>
 801c1fc:	e7ef      	b.n	801c1de <sbrk_aligned+0x1e>
 801c1fe:	bf00      	nop
 801c200:	20011754 	.word	0x20011754

0801c204 <_malloc_r>:
 801c204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c208:	1ccd      	adds	r5, r1, #3
 801c20a:	f025 0503 	bic.w	r5, r5, #3
 801c20e:	3508      	adds	r5, #8
 801c210:	2d0c      	cmp	r5, #12
 801c212:	bf38      	it	cc
 801c214:	250c      	movcc	r5, #12
 801c216:	2d00      	cmp	r5, #0
 801c218:	4606      	mov	r6, r0
 801c21a:	db01      	blt.n	801c220 <_malloc_r+0x1c>
 801c21c:	42a9      	cmp	r1, r5
 801c21e:	d904      	bls.n	801c22a <_malloc_r+0x26>
 801c220:	230c      	movs	r3, #12
 801c222:	6033      	str	r3, [r6, #0]
 801c224:	2000      	movs	r0, #0
 801c226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c22a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801c300 <_malloc_r+0xfc>
 801c22e:	f000 f869 	bl	801c304 <__malloc_lock>
 801c232:	f8d8 3000 	ldr.w	r3, [r8]
 801c236:	461c      	mov	r4, r3
 801c238:	bb44      	cbnz	r4, 801c28c <_malloc_r+0x88>
 801c23a:	4629      	mov	r1, r5
 801c23c:	4630      	mov	r0, r6
 801c23e:	f7ff ffbf 	bl	801c1c0 <sbrk_aligned>
 801c242:	1c43      	adds	r3, r0, #1
 801c244:	4604      	mov	r4, r0
 801c246:	d158      	bne.n	801c2fa <_malloc_r+0xf6>
 801c248:	f8d8 4000 	ldr.w	r4, [r8]
 801c24c:	4627      	mov	r7, r4
 801c24e:	2f00      	cmp	r7, #0
 801c250:	d143      	bne.n	801c2da <_malloc_r+0xd6>
 801c252:	2c00      	cmp	r4, #0
 801c254:	d04b      	beq.n	801c2ee <_malloc_r+0xea>
 801c256:	6823      	ldr	r3, [r4, #0]
 801c258:	4639      	mov	r1, r7
 801c25a:	4630      	mov	r0, r6
 801c25c:	eb04 0903 	add.w	r9, r4, r3
 801c260:	f000 fd58 	bl	801cd14 <_sbrk_r>
 801c264:	4581      	cmp	r9, r0
 801c266:	d142      	bne.n	801c2ee <_malloc_r+0xea>
 801c268:	6821      	ldr	r1, [r4, #0]
 801c26a:	1a6d      	subs	r5, r5, r1
 801c26c:	4629      	mov	r1, r5
 801c26e:	4630      	mov	r0, r6
 801c270:	f7ff ffa6 	bl	801c1c0 <sbrk_aligned>
 801c274:	3001      	adds	r0, #1
 801c276:	d03a      	beq.n	801c2ee <_malloc_r+0xea>
 801c278:	6823      	ldr	r3, [r4, #0]
 801c27a:	442b      	add	r3, r5
 801c27c:	6023      	str	r3, [r4, #0]
 801c27e:	f8d8 3000 	ldr.w	r3, [r8]
 801c282:	685a      	ldr	r2, [r3, #4]
 801c284:	bb62      	cbnz	r2, 801c2e0 <_malloc_r+0xdc>
 801c286:	f8c8 7000 	str.w	r7, [r8]
 801c28a:	e00f      	b.n	801c2ac <_malloc_r+0xa8>
 801c28c:	6822      	ldr	r2, [r4, #0]
 801c28e:	1b52      	subs	r2, r2, r5
 801c290:	d420      	bmi.n	801c2d4 <_malloc_r+0xd0>
 801c292:	2a0b      	cmp	r2, #11
 801c294:	d917      	bls.n	801c2c6 <_malloc_r+0xc2>
 801c296:	1961      	adds	r1, r4, r5
 801c298:	42a3      	cmp	r3, r4
 801c29a:	6025      	str	r5, [r4, #0]
 801c29c:	bf18      	it	ne
 801c29e:	6059      	strne	r1, [r3, #4]
 801c2a0:	6863      	ldr	r3, [r4, #4]
 801c2a2:	bf08      	it	eq
 801c2a4:	f8c8 1000 	streq.w	r1, [r8]
 801c2a8:	5162      	str	r2, [r4, r5]
 801c2aa:	604b      	str	r3, [r1, #4]
 801c2ac:	4630      	mov	r0, r6
 801c2ae:	f000 f82f 	bl	801c310 <__malloc_unlock>
 801c2b2:	f104 000b 	add.w	r0, r4, #11
 801c2b6:	1d23      	adds	r3, r4, #4
 801c2b8:	f020 0007 	bic.w	r0, r0, #7
 801c2bc:	1ac2      	subs	r2, r0, r3
 801c2be:	bf1c      	itt	ne
 801c2c0:	1a1b      	subne	r3, r3, r0
 801c2c2:	50a3      	strne	r3, [r4, r2]
 801c2c4:	e7af      	b.n	801c226 <_malloc_r+0x22>
 801c2c6:	6862      	ldr	r2, [r4, #4]
 801c2c8:	42a3      	cmp	r3, r4
 801c2ca:	bf0c      	ite	eq
 801c2cc:	f8c8 2000 	streq.w	r2, [r8]
 801c2d0:	605a      	strne	r2, [r3, #4]
 801c2d2:	e7eb      	b.n	801c2ac <_malloc_r+0xa8>
 801c2d4:	4623      	mov	r3, r4
 801c2d6:	6864      	ldr	r4, [r4, #4]
 801c2d8:	e7ae      	b.n	801c238 <_malloc_r+0x34>
 801c2da:	463c      	mov	r4, r7
 801c2dc:	687f      	ldr	r7, [r7, #4]
 801c2de:	e7b6      	b.n	801c24e <_malloc_r+0x4a>
 801c2e0:	461a      	mov	r2, r3
 801c2e2:	685b      	ldr	r3, [r3, #4]
 801c2e4:	42a3      	cmp	r3, r4
 801c2e6:	d1fb      	bne.n	801c2e0 <_malloc_r+0xdc>
 801c2e8:	2300      	movs	r3, #0
 801c2ea:	6053      	str	r3, [r2, #4]
 801c2ec:	e7de      	b.n	801c2ac <_malloc_r+0xa8>
 801c2ee:	230c      	movs	r3, #12
 801c2f0:	6033      	str	r3, [r6, #0]
 801c2f2:	4630      	mov	r0, r6
 801c2f4:	f000 f80c 	bl	801c310 <__malloc_unlock>
 801c2f8:	e794      	b.n	801c224 <_malloc_r+0x20>
 801c2fa:	6005      	str	r5, [r0, #0]
 801c2fc:	e7d6      	b.n	801c2ac <_malloc_r+0xa8>
 801c2fe:	bf00      	nop
 801c300:	20011758 	.word	0x20011758

0801c304 <__malloc_lock>:
 801c304:	4801      	ldr	r0, [pc, #4]	@ (801c30c <__malloc_lock+0x8>)
 801c306:	f000 bd52 	b.w	801cdae <__retarget_lock_acquire_recursive>
 801c30a:	bf00      	nop
 801c30c:	2001189d 	.word	0x2001189d

0801c310 <__malloc_unlock>:
 801c310:	4801      	ldr	r0, [pc, #4]	@ (801c318 <__malloc_unlock+0x8>)
 801c312:	f000 bd4d 	b.w	801cdb0 <__retarget_lock_release_recursive>
 801c316:	bf00      	nop
 801c318:	2001189d 	.word	0x2001189d

0801c31c <srand>:
 801c31c:	b538      	push	{r3, r4, r5, lr}
 801c31e:	4b10      	ldr	r3, [pc, #64]	@ (801c360 <srand+0x44>)
 801c320:	681d      	ldr	r5, [r3, #0]
 801c322:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c324:	4604      	mov	r4, r0
 801c326:	b9b3      	cbnz	r3, 801c356 <srand+0x3a>
 801c328:	2018      	movs	r0, #24
 801c32a:	f7ff ff39 	bl	801c1a0 <malloc>
 801c32e:	4602      	mov	r2, r0
 801c330:	6328      	str	r0, [r5, #48]	@ 0x30
 801c332:	b920      	cbnz	r0, 801c33e <srand+0x22>
 801c334:	4b0b      	ldr	r3, [pc, #44]	@ (801c364 <srand+0x48>)
 801c336:	480c      	ldr	r0, [pc, #48]	@ (801c368 <srand+0x4c>)
 801c338:	2146      	movs	r1, #70	@ 0x46
 801c33a:	f000 fd51 	bl	801cde0 <__assert_func>
 801c33e:	490b      	ldr	r1, [pc, #44]	@ (801c36c <srand+0x50>)
 801c340:	4b0b      	ldr	r3, [pc, #44]	@ (801c370 <srand+0x54>)
 801c342:	e9c0 1300 	strd	r1, r3, [r0]
 801c346:	4b0b      	ldr	r3, [pc, #44]	@ (801c374 <srand+0x58>)
 801c348:	6083      	str	r3, [r0, #8]
 801c34a:	230b      	movs	r3, #11
 801c34c:	8183      	strh	r3, [r0, #12]
 801c34e:	2100      	movs	r1, #0
 801c350:	2001      	movs	r0, #1
 801c352:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801c356:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c358:	2200      	movs	r2, #0
 801c35a:	611c      	str	r4, [r3, #16]
 801c35c:	615a      	str	r2, [r3, #20]
 801c35e:	bd38      	pop	{r3, r4, r5, pc}
 801c360:	20002ec8 	.word	0x20002ec8
 801c364:	08020b00 	.word	0x08020b00
 801c368:	08020b17 	.word	0x08020b17
 801c36c:	abcd330e 	.word	0xabcd330e
 801c370:	e66d1234 	.word	0xe66d1234
 801c374:	0005deec 	.word	0x0005deec

0801c378 <rand>:
 801c378:	4b16      	ldr	r3, [pc, #88]	@ (801c3d4 <rand+0x5c>)
 801c37a:	b510      	push	{r4, lr}
 801c37c:	681c      	ldr	r4, [r3, #0]
 801c37e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c380:	b9b3      	cbnz	r3, 801c3b0 <rand+0x38>
 801c382:	2018      	movs	r0, #24
 801c384:	f7ff ff0c 	bl	801c1a0 <malloc>
 801c388:	4602      	mov	r2, r0
 801c38a:	6320      	str	r0, [r4, #48]	@ 0x30
 801c38c:	b920      	cbnz	r0, 801c398 <rand+0x20>
 801c38e:	4b12      	ldr	r3, [pc, #72]	@ (801c3d8 <rand+0x60>)
 801c390:	4812      	ldr	r0, [pc, #72]	@ (801c3dc <rand+0x64>)
 801c392:	2152      	movs	r1, #82	@ 0x52
 801c394:	f000 fd24 	bl	801cde0 <__assert_func>
 801c398:	4911      	ldr	r1, [pc, #68]	@ (801c3e0 <rand+0x68>)
 801c39a:	4b12      	ldr	r3, [pc, #72]	@ (801c3e4 <rand+0x6c>)
 801c39c:	e9c0 1300 	strd	r1, r3, [r0]
 801c3a0:	4b11      	ldr	r3, [pc, #68]	@ (801c3e8 <rand+0x70>)
 801c3a2:	6083      	str	r3, [r0, #8]
 801c3a4:	230b      	movs	r3, #11
 801c3a6:	8183      	strh	r3, [r0, #12]
 801c3a8:	2100      	movs	r1, #0
 801c3aa:	2001      	movs	r0, #1
 801c3ac:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801c3b0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801c3b2:	480e      	ldr	r0, [pc, #56]	@ (801c3ec <rand+0x74>)
 801c3b4:	690b      	ldr	r3, [r1, #16]
 801c3b6:	694c      	ldr	r4, [r1, #20]
 801c3b8:	4a0d      	ldr	r2, [pc, #52]	@ (801c3f0 <rand+0x78>)
 801c3ba:	4358      	muls	r0, r3
 801c3bc:	fb02 0004 	mla	r0, r2, r4, r0
 801c3c0:	fba3 3202 	umull	r3, r2, r3, r2
 801c3c4:	3301      	adds	r3, #1
 801c3c6:	eb40 0002 	adc.w	r0, r0, r2
 801c3ca:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801c3ce:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801c3d2:	bd10      	pop	{r4, pc}
 801c3d4:	20002ec8 	.word	0x20002ec8
 801c3d8:	08020b00 	.word	0x08020b00
 801c3dc:	08020b17 	.word	0x08020b17
 801c3e0:	abcd330e 	.word	0xabcd330e
 801c3e4:	e66d1234 	.word	0xe66d1234
 801c3e8:	0005deec 	.word	0x0005deec
 801c3ec:	5851f42d 	.word	0x5851f42d
 801c3f0:	4c957f2d 	.word	0x4c957f2d

0801c3f4 <realloc>:
 801c3f4:	4b02      	ldr	r3, [pc, #8]	@ (801c400 <realloc+0xc>)
 801c3f6:	460a      	mov	r2, r1
 801c3f8:	4601      	mov	r1, r0
 801c3fa:	6818      	ldr	r0, [r3, #0]
 801c3fc:	f000 b802 	b.w	801c404 <_realloc_r>
 801c400:	20002ec8 	.word	0x20002ec8

0801c404 <_realloc_r>:
 801c404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c408:	4607      	mov	r7, r0
 801c40a:	4614      	mov	r4, r2
 801c40c:	460d      	mov	r5, r1
 801c40e:	b921      	cbnz	r1, 801c41a <_realloc_r+0x16>
 801c410:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c414:	4611      	mov	r1, r2
 801c416:	f7ff bef5 	b.w	801c204 <_malloc_r>
 801c41a:	b92a      	cbnz	r2, 801c428 <_realloc_r+0x24>
 801c41c:	f000 fd0a 	bl	801ce34 <_free_r>
 801c420:	4625      	mov	r5, r4
 801c422:	4628      	mov	r0, r5
 801c424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c428:	f000 fd4e 	bl	801cec8 <_malloc_usable_size_r>
 801c42c:	4284      	cmp	r4, r0
 801c42e:	4606      	mov	r6, r0
 801c430:	d802      	bhi.n	801c438 <_realloc_r+0x34>
 801c432:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801c436:	d8f4      	bhi.n	801c422 <_realloc_r+0x1e>
 801c438:	4621      	mov	r1, r4
 801c43a:	4638      	mov	r0, r7
 801c43c:	f7ff fee2 	bl	801c204 <_malloc_r>
 801c440:	4680      	mov	r8, r0
 801c442:	b908      	cbnz	r0, 801c448 <_realloc_r+0x44>
 801c444:	4645      	mov	r5, r8
 801c446:	e7ec      	b.n	801c422 <_realloc_r+0x1e>
 801c448:	42b4      	cmp	r4, r6
 801c44a:	4622      	mov	r2, r4
 801c44c:	4629      	mov	r1, r5
 801c44e:	bf28      	it	cs
 801c450:	4632      	movcs	r2, r6
 801c452:	f000 fcb6 	bl	801cdc2 <memcpy>
 801c456:	4629      	mov	r1, r5
 801c458:	4638      	mov	r0, r7
 801c45a:	f000 fceb 	bl	801ce34 <_free_r>
 801c45e:	e7f1      	b.n	801c444 <_realloc_r+0x40>

0801c460 <_strtoul_l.isra.0>:
 801c460:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c464:	4e34      	ldr	r6, [pc, #208]	@ (801c538 <_strtoul_l.isra.0+0xd8>)
 801c466:	4686      	mov	lr, r0
 801c468:	460d      	mov	r5, r1
 801c46a:	4628      	mov	r0, r5
 801c46c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c470:	5d37      	ldrb	r7, [r6, r4]
 801c472:	f017 0708 	ands.w	r7, r7, #8
 801c476:	d1f8      	bne.n	801c46a <_strtoul_l.isra.0+0xa>
 801c478:	2c2d      	cmp	r4, #45	@ 0x2d
 801c47a:	d110      	bne.n	801c49e <_strtoul_l.isra.0+0x3e>
 801c47c:	782c      	ldrb	r4, [r5, #0]
 801c47e:	2701      	movs	r7, #1
 801c480:	1c85      	adds	r5, r0, #2
 801c482:	f033 0010 	bics.w	r0, r3, #16
 801c486:	d115      	bne.n	801c4b4 <_strtoul_l.isra.0+0x54>
 801c488:	2c30      	cmp	r4, #48	@ 0x30
 801c48a:	d10d      	bne.n	801c4a8 <_strtoul_l.isra.0+0x48>
 801c48c:	7828      	ldrb	r0, [r5, #0]
 801c48e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801c492:	2858      	cmp	r0, #88	@ 0x58
 801c494:	d108      	bne.n	801c4a8 <_strtoul_l.isra.0+0x48>
 801c496:	786c      	ldrb	r4, [r5, #1]
 801c498:	3502      	adds	r5, #2
 801c49a:	2310      	movs	r3, #16
 801c49c:	e00a      	b.n	801c4b4 <_strtoul_l.isra.0+0x54>
 801c49e:	2c2b      	cmp	r4, #43	@ 0x2b
 801c4a0:	bf04      	itt	eq
 801c4a2:	782c      	ldrbeq	r4, [r5, #0]
 801c4a4:	1c85      	addeq	r5, r0, #2
 801c4a6:	e7ec      	b.n	801c482 <_strtoul_l.isra.0+0x22>
 801c4a8:	2b00      	cmp	r3, #0
 801c4aa:	d1f6      	bne.n	801c49a <_strtoul_l.isra.0+0x3a>
 801c4ac:	2c30      	cmp	r4, #48	@ 0x30
 801c4ae:	bf14      	ite	ne
 801c4b0:	230a      	movne	r3, #10
 801c4b2:	2308      	moveq	r3, #8
 801c4b4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801c4b8:	2600      	movs	r6, #0
 801c4ba:	fbb8 f8f3 	udiv	r8, r8, r3
 801c4be:	fb03 f908 	mul.w	r9, r3, r8
 801c4c2:	ea6f 0909 	mvn.w	r9, r9
 801c4c6:	4630      	mov	r0, r6
 801c4c8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801c4cc:	f1bc 0f09 	cmp.w	ip, #9
 801c4d0:	d810      	bhi.n	801c4f4 <_strtoul_l.isra.0+0x94>
 801c4d2:	4664      	mov	r4, ip
 801c4d4:	42a3      	cmp	r3, r4
 801c4d6:	dd1e      	ble.n	801c516 <_strtoul_l.isra.0+0xb6>
 801c4d8:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 801c4dc:	d007      	beq.n	801c4ee <_strtoul_l.isra.0+0x8e>
 801c4de:	4580      	cmp	r8, r0
 801c4e0:	d316      	bcc.n	801c510 <_strtoul_l.isra.0+0xb0>
 801c4e2:	d101      	bne.n	801c4e8 <_strtoul_l.isra.0+0x88>
 801c4e4:	45a1      	cmp	r9, r4
 801c4e6:	db13      	blt.n	801c510 <_strtoul_l.isra.0+0xb0>
 801c4e8:	fb00 4003 	mla	r0, r0, r3, r4
 801c4ec:	2601      	movs	r6, #1
 801c4ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c4f2:	e7e9      	b.n	801c4c8 <_strtoul_l.isra.0+0x68>
 801c4f4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801c4f8:	f1bc 0f19 	cmp.w	ip, #25
 801c4fc:	d801      	bhi.n	801c502 <_strtoul_l.isra.0+0xa2>
 801c4fe:	3c37      	subs	r4, #55	@ 0x37
 801c500:	e7e8      	b.n	801c4d4 <_strtoul_l.isra.0+0x74>
 801c502:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801c506:	f1bc 0f19 	cmp.w	ip, #25
 801c50a:	d804      	bhi.n	801c516 <_strtoul_l.isra.0+0xb6>
 801c50c:	3c57      	subs	r4, #87	@ 0x57
 801c50e:	e7e1      	b.n	801c4d4 <_strtoul_l.isra.0+0x74>
 801c510:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801c514:	e7eb      	b.n	801c4ee <_strtoul_l.isra.0+0x8e>
 801c516:	1c73      	adds	r3, r6, #1
 801c518:	d106      	bne.n	801c528 <_strtoul_l.isra.0+0xc8>
 801c51a:	2322      	movs	r3, #34	@ 0x22
 801c51c:	f8ce 3000 	str.w	r3, [lr]
 801c520:	4630      	mov	r0, r6
 801c522:	b932      	cbnz	r2, 801c532 <_strtoul_l.isra.0+0xd2>
 801c524:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c528:	b107      	cbz	r7, 801c52c <_strtoul_l.isra.0+0xcc>
 801c52a:	4240      	negs	r0, r0
 801c52c:	2a00      	cmp	r2, #0
 801c52e:	d0f9      	beq.n	801c524 <_strtoul_l.isra.0+0xc4>
 801c530:	b106      	cbz	r6, 801c534 <_strtoul_l.isra.0+0xd4>
 801c532:	1e69      	subs	r1, r5, #1
 801c534:	6011      	str	r1, [r2, #0]
 801c536:	e7f5      	b.n	801c524 <_strtoul_l.isra.0+0xc4>
 801c538:	08020bdf 	.word	0x08020bdf

0801c53c <strtoul>:
 801c53c:	4613      	mov	r3, r2
 801c53e:	460a      	mov	r2, r1
 801c540:	4601      	mov	r1, r0
 801c542:	4802      	ldr	r0, [pc, #8]	@ (801c54c <strtoul+0x10>)
 801c544:	6800      	ldr	r0, [r0, #0]
 801c546:	f7ff bf8b 	b.w	801c460 <_strtoul_l.isra.0>
 801c54a:	bf00      	nop
 801c54c:	20002ec8 	.word	0x20002ec8

0801c550 <std>:
 801c550:	2300      	movs	r3, #0
 801c552:	b510      	push	{r4, lr}
 801c554:	4604      	mov	r4, r0
 801c556:	e9c0 3300 	strd	r3, r3, [r0]
 801c55a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801c55e:	6083      	str	r3, [r0, #8]
 801c560:	8181      	strh	r1, [r0, #12]
 801c562:	6643      	str	r3, [r0, #100]	@ 0x64
 801c564:	81c2      	strh	r2, [r0, #14]
 801c566:	6183      	str	r3, [r0, #24]
 801c568:	4619      	mov	r1, r3
 801c56a:	2208      	movs	r2, #8
 801c56c:	305c      	adds	r0, #92	@ 0x5c
 801c56e:	f000 faef 	bl	801cb50 <memset>
 801c572:	4b0d      	ldr	r3, [pc, #52]	@ (801c5a8 <std+0x58>)
 801c574:	6263      	str	r3, [r4, #36]	@ 0x24
 801c576:	4b0d      	ldr	r3, [pc, #52]	@ (801c5ac <std+0x5c>)
 801c578:	62a3      	str	r3, [r4, #40]	@ 0x28
 801c57a:	4b0d      	ldr	r3, [pc, #52]	@ (801c5b0 <std+0x60>)
 801c57c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801c57e:	4b0d      	ldr	r3, [pc, #52]	@ (801c5b4 <std+0x64>)
 801c580:	6323      	str	r3, [r4, #48]	@ 0x30
 801c582:	4b0d      	ldr	r3, [pc, #52]	@ (801c5b8 <std+0x68>)
 801c584:	6224      	str	r4, [r4, #32]
 801c586:	429c      	cmp	r4, r3
 801c588:	d006      	beq.n	801c598 <std+0x48>
 801c58a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801c58e:	4294      	cmp	r4, r2
 801c590:	d002      	beq.n	801c598 <std+0x48>
 801c592:	33d0      	adds	r3, #208	@ 0xd0
 801c594:	429c      	cmp	r4, r3
 801c596:	d105      	bne.n	801c5a4 <std+0x54>
 801c598:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801c59c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c5a0:	f000 bc04 	b.w	801cdac <__retarget_lock_init_recursive>
 801c5a4:	bd10      	pop	{r4, pc}
 801c5a6:	bf00      	nop
 801c5a8:	0801c8d5 	.word	0x0801c8d5
 801c5ac:	0801c8f7 	.word	0x0801c8f7
 801c5b0:	0801c92f 	.word	0x0801c92f
 801c5b4:	0801c953 	.word	0x0801c953
 801c5b8:	2001175c 	.word	0x2001175c

0801c5bc <stdio_exit_handler>:
 801c5bc:	4a02      	ldr	r2, [pc, #8]	@ (801c5c8 <stdio_exit_handler+0xc>)
 801c5be:	4903      	ldr	r1, [pc, #12]	@ (801c5cc <stdio_exit_handler+0x10>)
 801c5c0:	4803      	ldr	r0, [pc, #12]	@ (801c5d0 <stdio_exit_handler+0x14>)
 801c5c2:	f000 b869 	b.w	801c698 <_fwalk_sglue>
 801c5c6:	bf00      	nop
 801c5c8:	20002ebc 	.word	0x20002ebc
 801c5cc:	0801d82d 	.word	0x0801d82d
 801c5d0:	20002ecc 	.word	0x20002ecc

0801c5d4 <cleanup_stdio>:
 801c5d4:	6841      	ldr	r1, [r0, #4]
 801c5d6:	4b0c      	ldr	r3, [pc, #48]	@ (801c608 <cleanup_stdio+0x34>)
 801c5d8:	4299      	cmp	r1, r3
 801c5da:	b510      	push	{r4, lr}
 801c5dc:	4604      	mov	r4, r0
 801c5de:	d001      	beq.n	801c5e4 <cleanup_stdio+0x10>
 801c5e0:	f001 f924 	bl	801d82c <_fflush_r>
 801c5e4:	68a1      	ldr	r1, [r4, #8]
 801c5e6:	4b09      	ldr	r3, [pc, #36]	@ (801c60c <cleanup_stdio+0x38>)
 801c5e8:	4299      	cmp	r1, r3
 801c5ea:	d002      	beq.n	801c5f2 <cleanup_stdio+0x1e>
 801c5ec:	4620      	mov	r0, r4
 801c5ee:	f001 f91d 	bl	801d82c <_fflush_r>
 801c5f2:	68e1      	ldr	r1, [r4, #12]
 801c5f4:	4b06      	ldr	r3, [pc, #24]	@ (801c610 <cleanup_stdio+0x3c>)
 801c5f6:	4299      	cmp	r1, r3
 801c5f8:	d004      	beq.n	801c604 <cleanup_stdio+0x30>
 801c5fa:	4620      	mov	r0, r4
 801c5fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c600:	f001 b914 	b.w	801d82c <_fflush_r>
 801c604:	bd10      	pop	{r4, pc}
 801c606:	bf00      	nop
 801c608:	2001175c 	.word	0x2001175c
 801c60c:	200117c4 	.word	0x200117c4
 801c610:	2001182c 	.word	0x2001182c

0801c614 <global_stdio_init.part.0>:
 801c614:	b510      	push	{r4, lr}
 801c616:	4b0b      	ldr	r3, [pc, #44]	@ (801c644 <global_stdio_init.part.0+0x30>)
 801c618:	4c0b      	ldr	r4, [pc, #44]	@ (801c648 <global_stdio_init.part.0+0x34>)
 801c61a:	4a0c      	ldr	r2, [pc, #48]	@ (801c64c <global_stdio_init.part.0+0x38>)
 801c61c:	601a      	str	r2, [r3, #0]
 801c61e:	4620      	mov	r0, r4
 801c620:	2200      	movs	r2, #0
 801c622:	2104      	movs	r1, #4
 801c624:	f7ff ff94 	bl	801c550 <std>
 801c628:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801c62c:	2201      	movs	r2, #1
 801c62e:	2109      	movs	r1, #9
 801c630:	f7ff ff8e 	bl	801c550 <std>
 801c634:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801c638:	2202      	movs	r2, #2
 801c63a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c63e:	2112      	movs	r1, #18
 801c640:	f7ff bf86 	b.w	801c550 <std>
 801c644:	20011894 	.word	0x20011894
 801c648:	2001175c 	.word	0x2001175c
 801c64c:	0801c5bd 	.word	0x0801c5bd

0801c650 <__sfp_lock_acquire>:
 801c650:	4801      	ldr	r0, [pc, #4]	@ (801c658 <__sfp_lock_acquire+0x8>)
 801c652:	f000 bbac 	b.w	801cdae <__retarget_lock_acquire_recursive>
 801c656:	bf00      	nop
 801c658:	2001189e 	.word	0x2001189e

0801c65c <__sfp_lock_release>:
 801c65c:	4801      	ldr	r0, [pc, #4]	@ (801c664 <__sfp_lock_release+0x8>)
 801c65e:	f000 bba7 	b.w	801cdb0 <__retarget_lock_release_recursive>
 801c662:	bf00      	nop
 801c664:	2001189e 	.word	0x2001189e

0801c668 <__sinit>:
 801c668:	b510      	push	{r4, lr}
 801c66a:	4604      	mov	r4, r0
 801c66c:	f7ff fff0 	bl	801c650 <__sfp_lock_acquire>
 801c670:	6a23      	ldr	r3, [r4, #32]
 801c672:	b11b      	cbz	r3, 801c67c <__sinit+0x14>
 801c674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c678:	f7ff bff0 	b.w	801c65c <__sfp_lock_release>
 801c67c:	4b04      	ldr	r3, [pc, #16]	@ (801c690 <__sinit+0x28>)
 801c67e:	6223      	str	r3, [r4, #32]
 801c680:	4b04      	ldr	r3, [pc, #16]	@ (801c694 <__sinit+0x2c>)
 801c682:	681b      	ldr	r3, [r3, #0]
 801c684:	2b00      	cmp	r3, #0
 801c686:	d1f5      	bne.n	801c674 <__sinit+0xc>
 801c688:	f7ff ffc4 	bl	801c614 <global_stdio_init.part.0>
 801c68c:	e7f2      	b.n	801c674 <__sinit+0xc>
 801c68e:	bf00      	nop
 801c690:	0801c5d5 	.word	0x0801c5d5
 801c694:	20011894 	.word	0x20011894

0801c698 <_fwalk_sglue>:
 801c698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c69c:	4607      	mov	r7, r0
 801c69e:	4688      	mov	r8, r1
 801c6a0:	4614      	mov	r4, r2
 801c6a2:	2600      	movs	r6, #0
 801c6a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801c6a8:	f1b9 0901 	subs.w	r9, r9, #1
 801c6ac:	d505      	bpl.n	801c6ba <_fwalk_sglue+0x22>
 801c6ae:	6824      	ldr	r4, [r4, #0]
 801c6b0:	2c00      	cmp	r4, #0
 801c6b2:	d1f7      	bne.n	801c6a4 <_fwalk_sglue+0xc>
 801c6b4:	4630      	mov	r0, r6
 801c6b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c6ba:	89ab      	ldrh	r3, [r5, #12]
 801c6bc:	2b01      	cmp	r3, #1
 801c6be:	d907      	bls.n	801c6d0 <_fwalk_sglue+0x38>
 801c6c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c6c4:	3301      	adds	r3, #1
 801c6c6:	d003      	beq.n	801c6d0 <_fwalk_sglue+0x38>
 801c6c8:	4629      	mov	r1, r5
 801c6ca:	4638      	mov	r0, r7
 801c6cc:	47c0      	blx	r8
 801c6ce:	4306      	orrs	r6, r0
 801c6d0:	3568      	adds	r5, #104	@ 0x68
 801c6d2:	e7e9      	b.n	801c6a8 <_fwalk_sglue+0x10>

0801c6d4 <_fwrite_r>:
 801c6d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c6d8:	9c08      	ldr	r4, [sp, #32]
 801c6da:	468a      	mov	sl, r1
 801c6dc:	4690      	mov	r8, r2
 801c6de:	fb02 f903 	mul.w	r9, r2, r3
 801c6e2:	4606      	mov	r6, r0
 801c6e4:	b118      	cbz	r0, 801c6ee <_fwrite_r+0x1a>
 801c6e6:	6a03      	ldr	r3, [r0, #32]
 801c6e8:	b90b      	cbnz	r3, 801c6ee <_fwrite_r+0x1a>
 801c6ea:	f7ff ffbd 	bl	801c668 <__sinit>
 801c6ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c6f0:	07dd      	lsls	r5, r3, #31
 801c6f2:	d405      	bmi.n	801c700 <_fwrite_r+0x2c>
 801c6f4:	89a3      	ldrh	r3, [r4, #12]
 801c6f6:	0598      	lsls	r0, r3, #22
 801c6f8:	d402      	bmi.n	801c700 <_fwrite_r+0x2c>
 801c6fa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c6fc:	f000 fb57 	bl	801cdae <__retarget_lock_acquire_recursive>
 801c700:	89a3      	ldrh	r3, [r4, #12]
 801c702:	0719      	lsls	r1, r3, #28
 801c704:	d516      	bpl.n	801c734 <_fwrite_r+0x60>
 801c706:	6923      	ldr	r3, [r4, #16]
 801c708:	b1a3      	cbz	r3, 801c734 <_fwrite_r+0x60>
 801c70a:	2500      	movs	r5, #0
 801c70c:	454d      	cmp	r5, r9
 801c70e:	d01f      	beq.n	801c750 <_fwrite_r+0x7c>
 801c710:	68a7      	ldr	r7, [r4, #8]
 801c712:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801c716:	3f01      	subs	r7, #1
 801c718:	2f00      	cmp	r7, #0
 801c71a:	60a7      	str	r7, [r4, #8]
 801c71c:	da04      	bge.n	801c728 <_fwrite_r+0x54>
 801c71e:	69a3      	ldr	r3, [r4, #24]
 801c720:	429f      	cmp	r7, r3
 801c722:	db0f      	blt.n	801c744 <_fwrite_r+0x70>
 801c724:	290a      	cmp	r1, #10
 801c726:	d00d      	beq.n	801c744 <_fwrite_r+0x70>
 801c728:	6823      	ldr	r3, [r4, #0]
 801c72a:	1c5a      	adds	r2, r3, #1
 801c72c:	6022      	str	r2, [r4, #0]
 801c72e:	7019      	strb	r1, [r3, #0]
 801c730:	3501      	adds	r5, #1
 801c732:	e7eb      	b.n	801c70c <_fwrite_r+0x38>
 801c734:	4621      	mov	r1, r4
 801c736:	4630      	mov	r0, r6
 801c738:	f000 f98a 	bl	801ca50 <__swsetup_r>
 801c73c:	2800      	cmp	r0, #0
 801c73e:	d0e4      	beq.n	801c70a <_fwrite_r+0x36>
 801c740:	2500      	movs	r5, #0
 801c742:	e005      	b.n	801c750 <_fwrite_r+0x7c>
 801c744:	4622      	mov	r2, r4
 801c746:	4630      	mov	r0, r6
 801c748:	f000 f944 	bl	801c9d4 <__swbuf_r>
 801c74c:	3001      	adds	r0, #1
 801c74e:	d1ef      	bne.n	801c730 <_fwrite_r+0x5c>
 801c750:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c752:	07da      	lsls	r2, r3, #31
 801c754:	d405      	bmi.n	801c762 <_fwrite_r+0x8e>
 801c756:	89a3      	ldrh	r3, [r4, #12]
 801c758:	059b      	lsls	r3, r3, #22
 801c75a:	d402      	bmi.n	801c762 <_fwrite_r+0x8e>
 801c75c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c75e:	f000 fb27 	bl	801cdb0 <__retarget_lock_release_recursive>
 801c762:	fbb5 f0f8 	udiv	r0, r5, r8
 801c766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801c76c <fwrite>:
 801c76c:	b507      	push	{r0, r1, r2, lr}
 801c76e:	9300      	str	r3, [sp, #0]
 801c770:	4613      	mov	r3, r2
 801c772:	460a      	mov	r2, r1
 801c774:	4601      	mov	r1, r0
 801c776:	4803      	ldr	r0, [pc, #12]	@ (801c784 <fwrite+0x18>)
 801c778:	6800      	ldr	r0, [r0, #0]
 801c77a:	f7ff ffab 	bl	801c6d4 <_fwrite_r>
 801c77e:	b003      	add	sp, #12
 801c780:	f85d fb04 	ldr.w	pc, [sp], #4
 801c784:	20002ec8 	.word	0x20002ec8

0801c788 <iprintf>:
 801c788:	b40f      	push	{r0, r1, r2, r3}
 801c78a:	b507      	push	{r0, r1, r2, lr}
 801c78c:	4906      	ldr	r1, [pc, #24]	@ (801c7a8 <iprintf+0x20>)
 801c78e:	ab04      	add	r3, sp, #16
 801c790:	6808      	ldr	r0, [r1, #0]
 801c792:	f853 2b04 	ldr.w	r2, [r3], #4
 801c796:	6881      	ldr	r1, [r0, #8]
 801c798:	9301      	str	r3, [sp, #4]
 801c79a:	f000 fd1f 	bl	801d1dc <_vfiprintf_r>
 801c79e:	b003      	add	sp, #12
 801c7a0:	f85d eb04 	ldr.w	lr, [sp], #4
 801c7a4:	b004      	add	sp, #16
 801c7a6:	4770      	bx	lr
 801c7a8:	20002ec8 	.word	0x20002ec8

0801c7ac <_puts_r>:
 801c7ac:	6a03      	ldr	r3, [r0, #32]
 801c7ae:	b570      	push	{r4, r5, r6, lr}
 801c7b0:	6884      	ldr	r4, [r0, #8]
 801c7b2:	4605      	mov	r5, r0
 801c7b4:	460e      	mov	r6, r1
 801c7b6:	b90b      	cbnz	r3, 801c7bc <_puts_r+0x10>
 801c7b8:	f7ff ff56 	bl	801c668 <__sinit>
 801c7bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c7be:	07db      	lsls	r3, r3, #31
 801c7c0:	d405      	bmi.n	801c7ce <_puts_r+0x22>
 801c7c2:	89a3      	ldrh	r3, [r4, #12]
 801c7c4:	0598      	lsls	r0, r3, #22
 801c7c6:	d402      	bmi.n	801c7ce <_puts_r+0x22>
 801c7c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c7ca:	f000 faf0 	bl	801cdae <__retarget_lock_acquire_recursive>
 801c7ce:	89a3      	ldrh	r3, [r4, #12]
 801c7d0:	0719      	lsls	r1, r3, #28
 801c7d2:	d502      	bpl.n	801c7da <_puts_r+0x2e>
 801c7d4:	6923      	ldr	r3, [r4, #16]
 801c7d6:	2b00      	cmp	r3, #0
 801c7d8:	d135      	bne.n	801c846 <_puts_r+0x9a>
 801c7da:	4621      	mov	r1, r4
 801c7dc:	4628      	mov	r0, r5
 801c7de:	f000 f937 	bl	801ca50 <__swsetup_r>
 801c7e2:	b380      	cbz	r0, 801c846 <_puts_r+0x9a>
 801c7e4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801c7e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c7ea:	07da      	lsls	r2, r3, #31
 801c7ec:	d405      	bmi.n	801c7fa <_puts_r+0x4e>
 801c7ee:	89a3      	ldrh	r3, [r4, #12]
 801c7f0:	059b      	lsls	r3, r3, #22
 801c7f2:	d402      	bmi.n	801c7fa <_puts_r+0x4e>
 801c7f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c7f6:	f000 fadb 	bl	801cdb0 <__retarget_lock_release_recursive>
 801c7fa:	4628      	mov	r0, r5
 801c7fc:	bd70      	pop	{r4, r5, r6, pc}
 801c7fe:	2b00      	cmp	r3, #0
 801c800:	da04      	bge.n	801c80c <_puts_r+0x60>
 801c802:	69a2      	ldr	r2, [r4, #24]
 801c804:	429a      	cmp	r2, r3
 801c806:	dc17      	bgt.n	801c838 <_puts_r+0x8c>
 801c808:	290a      	cmp	r1, #10
 801c80a:	d015      	beq.n	801c838 <_puts_r+0x8c>
 801c80c:	6823      	ldr	r3, [r4, #0]
 801c80e:	1c5a      	adds	r2, r3, #1
 801c810:	6022      	str	r2, [r4, #0]
 801c812:	7019      	strb	r1, [r3, #0]
 801c814:	68a3      	ldr	r3, [r4, #8]
 801c816:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801c81a:	3b01      	subs	r3, #1
 801c81c:	60a3      	str	r3, [r4, #8]
 801c81e:	2900      	cmp	r1, #0
 801c820:	d1ed      	bne.n	801c7fe <_puts_r+0x52>
 801c822:	2b00      	cmp	r3, #0
 801c824:	da11      	bge.n	801c84a <_puts_r+0x9e>
 801c826:	4622      	mov	r2, r4
 801c828:	210a      	movs	r1, #10
 801c82a:	4628      	mov	r0, r5
 801c82c:	f000 f8d2 	bl	801c9d4 <__swbuf_r>
 801c830:	3001      	adds	r0, #1
 801c832:	d0d7      	beq.n	801c7e4 <_puts_r+0x38>
 801c834:	250a      	movs	r5, #10
 801c836:	e7d7      	b.n	801c7e8 <_puts_r+0x3c>
 801c838:	4622      	mov	r2, r4
 801c83a:	4628      	mov	r0, r5
 801c83c:	f000 f8ca 	bl	801c9d4 <__swbuf_r>
 801c840:	3001      	adds	r0, #1
 801c842:	d1e7      	bne.n	801c814 <_puts_r+0x68>
 801c844:	e7ce      	b.n	801c7e4 <_puts_r+0x38>
 801c846:	3e01      	subs	r6, #1
 801c848:	e7e4      	b.n	801c814 <_puts_r+0x68>
 801c84a:	6823      	ldr	r3, [r4, #0]
 801c84c:	1c5a      	adds	r2, r3, #1
 801c84e:	6022      	str	r2, [r4, #0]
 801c850:	220a      	movs	r2, #10
 801c852:	701a      	strb	r2, [r3, #0]
 801c854:	e7ee      	b.n	801c834 <_puts_r+0x88>
	...

0801c858 <puts>:
 801c858:	4b02      	ldr	r3, [pc, #8]	@ (801c864 <puts+0xc>)
 801c85a:	4601      	mov	r1, r0
 801c85c:	6818      	ldr	r0, [r3, #0]
 801c85e:	f7ff bfa5 	b.w	801c7ac <_puts_r>
 801c862:	bf00      	nop
 801c864:	20002ec8 	.word	0x20002ec8

0801c868 <sniprintf>:
 801c868:	b40c      	push	{r2, r3}
 801c86a:	b530      	push	{r4, r5, lr}
 801c86c:	4b18      	ldr	r3, [pc, #96]	@ (801c8d0 <sniprintf+0x68>)
 801c86e:	1e0c      	subs	r4, r1, #0
 801c870:	681d      	ldr	r5, [r3, #0]
 801c872:	b09d      	sub	sp, #116	@ 0x74
 801c874:	da08      	bge.n	801c888 <sniprintf+0x20>
 801c876:	238b      	movs	r3, #139	@ 0x8b
 801c878:	602b      	str	r3, [r5, #0]
 801c87a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c87e:	b01d      	add	sp, #116	@ 0x74
 801c880:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c884:	b002      	add	sp, #8
 801c886:	4770      	bx	lr
 801c888:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c88c:	f8ad 3014 	strh.w	r3, [sp, #20]
 801c890:	f04f 0300 	mov.w	r3, #0
 801c894:	931b      	str	r3, [sp, #108]	@ 0x6c
 801c896:	bf14      	ite	ne
 801c898:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c89c:	4623      	moveq	r3, r4
 801c89e:	9304      	str	r3, [sp, #16]
 801c8a0:	9307      	str	r3, [sp, #28]
 801c8a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c8a6:	9002      	str	r0, [sp, #8]
 801c8a8:	9006      	str	r0, [sp, #24]
 801c8aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 801c8ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801c8b0:	ab21      	add	r3, sp, #132	@ 0x84
 801c8b2:	a902      	add	r1, sp, #8
 801c8b4:	4628      	mov	r0, r5
 801c8b6:	9301      	str	r3, [sp, #4]
 801c8b8:	f000 fb6a 	bl	801cf90 <_svfiprintf_r>
 801c8bc:	1c43      	adds	r3, r0, #1
 801c8be:	bfbc      	itt	lt
 801c8c0:	238b      	movlt	r3, #139	@ 0x8b
 801c8c2:	602b      	strlt	r3, [r5, #0]
 801c8c4:	2c00      	cmp	r4, #0
 801c8c6:	d0da      	beq.n	801c87e <sniprintf+0x16>
 801c8c8:	9b02      	ldr	r3, [sp, #8]
 801c8ca:	2200      	movs	r2, #0
 801c8cc:	701a      	strb	r2, [r3, #0]
 801c8ce:	e7d6      	b.n	801c87e <sniprintf+0x16>
 801c8d0:	20002ec8 	.word	0x20002ec8

0801c8d4 <__sread>:
 801c8d4:	b510      	push	{r4, lr}
 801c8d6:	460c      	mov	r4, r1
 801c8d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c8dc:	f000 fa08 	bl	801ccf0 <_read_r>
 801c8e0:	2800      	cmp	r0, #0
 801c8e2:	bfab      	itete	ge
 801c8e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c8e6:	89a3      	ldrhlt	r3, [r4, #12]
 801c8e8:	181b      	addge	r3, r3, r0
 801c8ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c8ee:	bfac      	ite	ge
 801c8f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c8f2:	81a3      	strhlt	r3, [r4, #12]
 801c8f4:	bd10      	pop	{r4, pc}

0801c8f6 <__swrite>:
 801c8f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c8fa:	461f      	mov	r7, r3
 801c8fc:	898b      	ldrh	r3, [r1, #12]
 801c8fe:	05db      	lsls	r3, r3, #23
 801c900:	4605      	mov	r5, r0
 801c902:	460c      	mov	r4, r1
 801c904:	4616      	mov	r6, r2
 801c906:	d505      	bpl.n	801c914 <__swrite+0x1e>
 801c908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c90c:	2302      	movs	r3, #2
 801c90e:	2200      	movs	r2, #0
 801c910:	f000 f9dc 	bl	801cccc <_lseek_r>
 801c914:	89a3      	ldrh	r3, [r4, #12]
 801c916:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c91a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c91e:	81a3      	strh	r3, [r4, #12]
 801c920:	4632      	mov	r2, r6
 801c922:	463b      	mov	r3, r7
 801c924:	4628      	mov	r0, r5
 801c926:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c92a:	f000 ba03 	b.w	801cd34 <_write_r>

0801c92e <__sseek>:
 801c92e:	b510      	push	{r4, lr}
 801c930:	460c      	mov	r4, r1
 801c932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c936:	f000 f9c9 	bl	801cccc <_lseek_r>
 801c93a:	1c43      	adds	r3, r0, #1
 801c93c:	89a3      	ldrh	r3, [r4, #12]
 801c93e:	bf15      	itete	ne
 801c940:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c942:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801c946:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801c94a:	81a3      	strheq	r3, [r4, #12]
 801c94c:	bf18      	it	ne
 801c94e:	81a3      	strhne	r3, [r4, #12]
 801c950:	bd10      	pop	{r4, pc}

0801c952 <__sclose>:
 801c952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c956:	f000 b94b 	b.w	801cbf0 <_close_r>

0801c95a <_vsniprintf_r>:
 801c95a:	b530      	push	{r4, r5, lr}
 801c95c:	4614      	mov	r4, r2
 801c95e:	2c00      	cmp	r4, #0
 801c960:	b09b      	sub	sp, #108	@ 0x6c
 801c962:	4605      	mov	r5, r0
 801c964:	461a      	mov	r2, r3
 801c966:	da05      	bge.n	801c974 <_vsniprintf_r+0x1a>
 801c968:	238b      	movs	r3, #139	@ 0x8b
 801c96a:	6003      	str	r3, [r0, #0]
 801c96c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c970:	b01b      	add	sp, #108	@ 0x6c
 801c972:	bd30      	pop	{r4, r5, pc}
 801c974:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c978:	f8ad 300c 	strh.w	r3, [sp, #12]
 801c97c:	f04f 0300 	mov.w	r3, #0
 801c980:	9319      	str	r3, [sp, #100]	@ 0x64
 801c982:	bf14      	ite	ne
 801c984:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c988:	4623      	moveq	r3, r4
 801c98a:	9302      	str	r3, [sp, #8]
 801c98c:	9305      	str	r3, [sp, #20]
 801c98e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c992:	9100      	str	r1, [sp, #0]
 801c994:	9104      	str	r1, [sp, #16]
 801c996:	f8ad 300e 	strh.w	r3, [sp, #14]
 801c99a:	4669      	mov	r1, sp
 801c99c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801c99e:	f000 faf7 	bl	801cf90 <_svfiprintf_r>
 801c9a2:	1c43      	adds	r3, r0, #1
 801c9a4:	bfbc      	itt	lt
 801c9a6:	238b      	movlt	r3, #139	@ 0x8b
 801c9a8:	602b      	strlt	r3, [r5, #0]
 801c9aa:	2c00      	cmp	r4, #0
 801c9ac:	d0e0      	beq.n	801c970 <_vsniprintf_r+0x16>
 801c9ae:	9b00      	ldr	r3, [sp, #0]
 801c9b0:	2200      	movs	r2, #0
 801c9b2:	701a      	strb	r2, [r3, #0]
 801c9b4:	e7dc      	b.n	801c970 <_vsniprintf_r+0x16>
	...

0801c9b8 <vsniprintf>:
 801c9b8:	b507      	push	{r0, r1, r2, lr}
 801c9ba:	9300      	str	r3, [sp, #0]
 801c9bc:	4613      	mov	r3, r2
 801c9be:	460a      	mov	r2, r1
 801c9c0:	4601      	mov	r1, r0
 801c9c2:	4803      	ldr	r0, [pc, #12]	@ (801c9d0 <vsniprintf+0x18>)
 801c9c4:	6800      	ldr	r0, [r0, #0]
 801c9c6:	f7ff ffc8 	bl	801c95a <_vsniprintf_r>
 801c9ca:	b003      	add	sp, #12
 801c9cc:	f85d fb04 	ldr.w	pc, [sp], #4
 801c9d0:	20002ec8 	.word	0x20002ec8

0801c9d4 <__swbuf_r>:
 801c9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c9d6:	460e      	mov	r6, r1
 801c9d8:	4614      	mov	r4, r2
 801c9da:	4605      	mov	r5, r0
 801c9dc:	b118      	cbz	r0, 801c9e6 <__swbuf_r+0x12>
 801c9de:	6a03      	ldr	r3, [r0, #32]
 801c9e0:	b90b      	cbnz	r3, 801c9e6 <__swbuf_r+0x12>
 801c9e2:	f7ff fe41 	bl	801c668 <__sinit>
 801c9e6:	69a3      	ldr	r3, [r4, #24]
 801c9e8:	60a3      	str	r3, [r4, #8]
 801c9ea:	89a3      	ldrh	r3, [r4, #12]
 801c9ec:	071a      	lsls	r2, r3, #28
 801c9ee:	d501      	bpl.n	801c9f4 <__swbuf_r+0x20>
 801c9f0:	6923      	ldr	r3, [r4, #16]
 801c9f2:	b943      	cbnz	r3, 801ca06 <__swbuf_r+0x32>
 801c9f4:	4621      	mov	r1, r4
 801c9f6:	4628      	mov	r0, r5
 801c9f8:	f000 f82a 	bl	801ca50 <__swsetup_r>
 801c9fc:	b118      	cbz	r0, 801ca06 <__swbuf_r+0x32>
 801c9fe:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801ca02:	4638      	mov	r0, r7
 801ca04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ca06:	6823      	ldr	r3, [r4, #0]
 801ca08:	6922      	ldr	r2, [r4, #16]
 801ca0a:	1a98      	subs	r0, r3, r2
 801ca0c:	6963      	ldr	r3, [r4, #20]
 801ca0e:	b2f6      	uxtb	r6, r6
 801ca10:	4283      	cmp	r3, r0
 801ca12:	4637      	mov	r7, r6
 801ca14:	dc05      	bgt.n	801ca22 <__swbuf_r+0x4e>
 801ca16:	4621      	mov	r1, r4
 801ca18:	4628      	mov	r0, r5
 801ca1a:	f000 ff07 	bl	801d82c <_fflush_r>
 801ca1e:	2800      	cmp	r0, #0
 801ca20:	d1ed      	bne.n	801c9fe <__swbuf_r+0x2a>
 801ca22:	68a3      	ldr	r3, [r4, #8]
 801ca24:	3b01      	subs	r3, #1
 801ca26:	60a3      	str	r3, [r4, #8]
 801ca28:	6823      	ldr	r3, [r4, #0]
 801ca2a:	1c5a      	adds	r2, r3, #1
 801ca2c:	6022      	str	r2, [r4, #0]
 801ca2e:	701e      	strb	r6, [r3, #0]
 801ca30:	6962      	ldr	r2, [r4, #20]
 801ca32:	1c43      	adds	r3, r0, #1
 801ca34:	429a      	cmp	r2, r3
 801ca36:	d004      	beq.n	801ca42 <__swbuf_r+0x6e>
 801ca38:	89a3      	ldrh	r3, [r4, #12]
 801ca3a:	07db      	lsls	r3, r3, #31
 801ca3c:	d5e1      	bpl.n	801ca02 <__swbuf_r+0x2e>
 801ca3e:	2e0a      	cmp	r6, #10
 801ca40:	d1df      	bne.n	801ca02 <__swbuf_r+0x2e>
 801ca42:	4621      	mov	r1, r4
 801ca44:	4628      	mov	r0, r5
 801ca46:	f000 fef1 	bl	801d82c <_fflush_r>
 801ca4a:	2800      	cmp	r0, #0
 801ca4c:	d0d9      	beq.n	801ca02 <__swbuf_r+0x2e>
 801ca4e:	e7d6      	b.n	801c9fe <__swbuf_r+0x2a>

0801ca50 <__swsetup_r>:
 801ca50:	b538      	push	{r3, r4, r5, lr}
 801ca52:	4b29      	ldr	r3, [pc, #164]	@ (801caf8 <__swsetup_r+0xa8>)
 801ca54:	4605      	mov	r5, r0
 801ca56:	6818      	ldr	r0, [r3, #0]
 801ca58:	460c      	mov	r4, r1
 801ca5a:	b118      	cbz	r0, 801ca64 <__swsetup_r+0x14>
 801ca5c:	6a03      	ldr	r3, [r0, #32]
 801ca5e:	b90b      	cbnz	r3, 801ca64 <__swsetup_r+0x14>
 801ca60:	f7ff fe02 	bl	801c668 <__sinit>
 801ca64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ca68:	0719      	lsls	r1, r3, #28
 801ca6a:	d422      	bmi.n	801cab2 <__swsetup_r+0x62>
 801ca6c:	06da      	lsls	r2, r3, #27
 801ca6e:	d407      	bmi.n	801ca80 <__swsetup_r+0x30>
 801ca70:	2209      	movs	r2, #9
 801ca72:	602a      	str	r2, [r5, #0]
 801ca74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ca78:	81a3      	strh	r3, [r4, #12]
 801ca7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ca7e:	e033      	b.n	801cae8 <__swsetup_r+0x98>
 801ca80:	0758      	lsls	r0, r3, #29
 801ca82:	d512      	bpl.n	801caaa <__swsetup_r+0x5a>
 801ca84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ca86:	b141      	cbz	r1, 801ca9a <__swsetup_r+0x4a>
 801ca88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ca8c:	4299      	cmp	r1, r3
 801ca8e:	d002      	beq.n	801ca96 <__swsetup_r+0x46>
 801ca90:	4628      	mov	r0, r5
 801ca92:	f000 f9cf 	bl	801ce34 <_free_r>
 801ca96:	2300      	movs	r3, #0
 801ca98:	6363      	str	r3, [r4, #52]	@ 0x34
 801ca9a:	89a3      	ldrh	r3, [r4, #12]
 801ca9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801caa0:	81a3      	strh	r3, [r4, #12]
 801caa2:	2300      	movs	r3, #0
 801caa4:	6063      	str	r3, [r4, #4]
 801caa6:	6923      	ldr	r3, [r4, #16]
 801caa8:	6023      	str	r3, [r4, #0]
 801caaa:	89a3      	ldrh	r3, [r4, #12]
 801caac:	f043 0308 	orr.w	r3, r3, #8
 801cab0:	81a3      	strh	r3, [r4, #12]
 801cab2:	6923      	ldr	r3, [r4, #16]
 801cab4:	b94b      	cbnz	r3, 801caca <__swsetup_r+0x7a>
 801cab6:	89a3      	ldrh	r3, [r4, #12]
 801cab8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801cabc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cac0:	d003      	beq.n	801caca <__swsetup_r+0x7a>
 801cac2:	4621      	mov	r1, r4
 801cac4:	4628      	mov	r0, r5
 801cac6:	f000 ff11 	bl	801d8ec <__smakebuf_r>
 801caca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cace:	f013 0201 	ands.w	r2, r3, #1
 801cad2:	d00a      	beq.n	801caea <__swsetup_r+0x9a>
 801cad4:	2200      	movs	r2, #0
 801cad6:	60a2      	str	r2, [r4, #8]
 801cad8:	6962      	ldr	r2, [r4, #20]
 801cada:	4252      	negs	r2, r2
 801cadc:	61a2      	str	r2, [r4, #24]
 801cade:	6922      	ldr	r2, [r4, #16]
 801cae0:	b942      	cbnz	r2, 801caf4 <__swsetup_r+0xa4>
 801cae2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801cae6:	d1c5      	bne.n	801ca74 <__swsetup_r+0x24>
 801cae8:	bd38      	pop	{r3, r4, r5, pc}
 801caea:	0799      	lsls	r1, r3, #30
 801caec:	bf58      	it	pl
 801caee:	6962      	ldrpl	r2, [r4, #20]
 801caf0:	60a2      	str	r2, [r4, #8]
 801caf2:	e7f4      	b.n	801cade <__swsetup_r+0x8e>
 801caf4:	2000      	movs	r0, #0
 801caf6:	e7f7      	b.n	801cae8 <__swsetup_r+0x98>
 801caf8:	20002ec8 	.word	0x20002ec8

0801cafc <memcmp>:
 801cafc:	b510      	push	{r4, lr}
 801cafe:	3901      	subs	r1, #1
 801cb00:	4402      	add	r2, r0
 801cb02:	4290      	cmp	r0, r2
 801cb04:	d101      	bne.n	801cb0a <memcmp+0xe>
 801cb06:	2000      	movs	r0, #0
 801cb08:	e005      	b.n	801cb16 <memcmp+0x1a>
 801cb0a:	7803      	ldrb	r3, [r0, #0]
 801cb0c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801cb10:	42a3      	cmp	r3, r4
 801cb12:	d001      	beq.n	801cb18 <memcmp+0x1c>
 801cb14:	1b18      	subs	r0, r3, r4
 801cb16:	bd10      	pop	{r4, pc}
 801cb18:	3001      	adds	r0, #1
 801cb1a:	e7f2      	b.n	801cb02 <memcmp+0x6>

0801cb1c <memmove>:
 801cb1c:	4288      	cmp	r0, r1
 801cb1e:	b510      	push	{r4, lr}
 801cb20:	eb01 0402 	add.w	r4, r1, r2
 801cb24:	d902      	bls.n	801cb2c <memmove+0x10>
 801cb26:	4284      	cmp	r4, r0
 801cb28:	4623      	mov	r3, r4
 801cb2a:	d807      	bhi.n	801cb3c <memmove+0x20>
 801cb2c:	1e43      	subs	r3, r0, #1
 801cb2e:	42a1      	cmp	r1, r4
 801cb30:	d008      	beq.n	801cb44 <memmove+0x28>
 801cb32:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cb36:	f803 2f01 	strb.w	r2, [r3, #1]!
 801cb3a:	e7f8      	b.n	801cb2e <memmove+0x12>
 801cb3c:	4402      	add	r2, r0
 801cb3e:	4601      	mov	r1, r0
 801cb40:	428a      	cmp	r2, r1
 801cb42:	d100      	bne.n	801cb46 <memmove+0x2a>
 801cb44:	bd10      	pop	{r4, pc}
 801cb46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801cb4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801cb4e:	e7f7      	b.n	801cb40 <memmove+0x24>

0801cb50 <memset>:
 801cb50:	4402      	add	r2, r0
 801cb52:	4603      	mov	r3, r0
 801cb54:	4293      	cmp	r3, r2
 801cb56:	d100      	bne.n	801cb5a <memset+0xa>
 801cb58:	4770      	bx	lr
 801cb5a:	f803 1b01 	strb.w	r1, [r3], #1
 801cb5e:	e7f9      	b.n	801cb54 <memset+0x4>

0801cb60 <strchr>:
 801cb60:	b2c9      	uxtb	r1, r1
 801cb62:	4603      	mov	r3, r0
 801cb64:	4618      	mov	r0, r3
 801cb66:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cb6a:	b112      	cbz	r2, 801cb72 <strchr+0x12>
 801cb6c:	428a      	cmp	r2, r1
 801cb6e:	d1f9      	bne.n	801cb64 <strchr+0x4>
 801cb70:	4770      	bx	lr
 801cb72:	2900      	cmp	r1, #0
 801cb74:	bf18      	it	ne
 801cb76:	2000      	movne	r0, #0
 801cb78:	4770      	bx	lr

0801cb7a <strncmp>:
 801cb7a:	b510      	push	{r4, lr}
 801cb7c:	b16a      	cbz	r2, 801cb9a <strncmp+0x20>
 801cb7e:	3901      	subs	r1, #1
 801cb80:	1884      	adds	r4, r0, r2
 801cb82:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cb86:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801cb8a:	429a      	cmp	r2, r3
 801cb8c:	d103      	bne.n	801cb96 <strncmp+0x1c>
 801cb8e:	42a0      	cmp	r0, r4
 801cb90:	d001      	beq.n	801cb96 <strncmp+0x1c>
 801cb92:	2a00      	cmp	r2, #0
 801cb94:	d1f5      	bne.n	801cb82 <strncmp+0x8>
 801cb96:	1ad0      	subs	r0, r2, r3
 801cb98:	bd10      	pop	{r4, pc}
 801cb9a:	4610      	mov	r0, r2
 801cb9c:	e7fc      	b.n	801cb98 <strncmp+0x1e>

0801cb9e <strncpy>:
 801cb9e:	b510      	push	{r4, lr}
 801cba0:	3901      	subs	r1, #1
 801cba2:	4603      	mov	r3, r0
 801cba4:	b132      	cbz	r2, 801cbb4 <strncpy+0x16>
 801cba6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801cbaa:	f803 4b01 	strb.w	r4, [r3], #1
 801cbae:	3a01      	subs	r2, #1
 801cbb0:	2c00      	cmp	r4, #0
 801cbb2:	d1f7      	bne.n	801cba4 <strncpy+0x6>
 801cbb4:	441a      	add	r2, r3
 801cbb6:	2100      	movs	r1, #0
 801cbb8:	4293      	cmp	r3, r2
 801cbba:	d100      	bne.n	801cbbe <strncpy+0x20>
 801cbbc:	bd10      	pop	{r4, pc}
 801cbbe:	f803 1b01 	strb.w	r1, [r3], #1
 801cbc2:	e7f9      	b.n	801cbb8 <strncpy+0x1a>

0801cbc4 <strstr>:
 801cbc4:	780a      	ldrb	r2, [r1, #0]
 801cbc6:	b570      	push	{r4, r5, r6, lr}
 801cbc8:	b96a      	cbnz	r2, 801cbe6 <strstr+0x22>
 801cbca:	bd70      	pop	{r4, r5, r6, pc}
 801cbcc:	429a      	cmp	r2, r3
 801cbce:	d109      	bne.n	801cbe4 <strstr+0x20>
 801cbd0:	460c      	mov	r4, r1
 801cbd2:	4605      	mov	r5, r0
 801cbd4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801cbd8:	2b00      	cmp	r3, #0
 801cbda:	d0f6      	beq.n	801cbca <strstr+0x6>
 801cbdc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801cbe0:	429e      	cmp	r6, r3
 801cbe2:	d0f7      	beq.n	801cbd4 <strstr+0x10>
 801cbe4:	3001      	adds	r0, #1
 801cbe6:	7803      	ldrb	r3, [r0, #0]
 801cbe8:	2b00      	cmp	r3, #0
 801cbea:	d1ef      	bne.n	801cbcc <strstr+0x8>
 801cbec:	4618      	mov	r0, r3
 801cbee:	e7ec      	b.n	801cbca <strstr+0x6>

0801cbf0 <_close_r>:
 801cbf0:	b538      	push	{r3, r4, r5, lr}
 801cbf2:	4d06      	ldr	r5, [pc, #24]	@ (801cc0c <_close_r+0x1c>)
 801cbf4:	2300      	movs	r3, #0
 801cbf6:	4604      	mov	r4, r0
 801cbf8:	4608      	mov	r0, r1
 801cbfa:	602b      	str	r3, [r5, #0]
 801cbfc:	f7e5 fb8c 	bl	8002318 <_close>
 801cc00:	1c43      	adds	r3, r0, #1
 801cc02:	d102      	bne.n	801cc0a <_close_r+0x1a>
 801cc04:	682b      	ldr	r3, [r5, #0]
 801cc06:	b103      	cbz	r3, 801cc0a <_close_r+0x1a>
 801cc08:	6023      	str	r3, [r4, #0]
 801cc0a:	bd38      	pop	{r3, r4, r5, pc}
 801cc0c:	20011898 	.word	0x20011898

0801cc10 <_reclaim_reent>:
 801cc10:	4b2d      	ldr	r3, [pc, #180]	@ (801ccc8 <_reclaim_reent+0xb8>)
 801cc12:	681b      	ldr	r3, [r3, #0]
 801cc14:	4283      	cmp	r3, r0
 801cc16:	b570      	push	{r4, r5, r6, lr}
 801cc18:	4604      	mov	r4, r0
 801cc1a:	d053      	beq.n	801ccc4 <_reclaim_reent+0xb4>
 801cc1c:	69c3      	ldr	r3, [r0, #28]
 801cc1e:	b31b      	cbz	r3, 801cc68 <_reclaim_reent+0x58>
 801cc20:	68db      	ldr	r3, [r3, #12]
 801cc22:	b163      	cbz	r3, 801cc3e <_reclaim_reent+0x2e>
 801cc24:	2500      	movs	r5, #0
 801cc26:	69e3      	ldr	r3, [r4, #28]
 801cc28:	68db      	ldr	r3, [r3, #12]
 801cc2a:	5959      	ldr	r1, [r3, r5]
 801cc2c:	b9b1      	cbnz	r1, 801cc5c <_reclaim_reent+0x4c>
 801cc2e:	3504      	adds	r5, #4
 801cc30:	2d80      	cmp	r5, #128	@ 0x80
 801cc32:	d1f8      	bne.n	801cc26 <_reclaim_reent+0x16>
 801cc34:	69e3      	ldr	r3, [r4, #28]
 801cc36:	4620      	mov	r0, r4
 801cc38:	68d9      	ldr	r1, [r3, #12]
 801cc3a:	f000 f8fb 	bl	801ce34 <_free_r>
 801cc3e:	69e3      	ldr	r3, [r4, #28]
 801cc40:	6819      	ldr	r1, [r3, #0]
 801cc42:	b111      	cbz	r1, 801cc4a <_reclaim_reent+0x3a>
 801cc44:	4620      	mov	r0, r4
 801cc46:	f000 f8f5 	bl	801ce34 <_free_r>
 801cc4a:	69e3      	ldr	r3, [r4, #28]
 801cc4c:	689d      	ldr	r5, [r3, #8]
 801cc4e:	b15d      	cbz	r5, 801cc68 <_reclaim_reent+0x58>
 801cc50:	4629      	mov	r1, r5
 801cc52:	4620      	mov	r0, r4
 801cc54:	682d      	ldr	r5, [r5, #0]
 801cc56:	f000 f8ed 	bl	801ce34 <_free_r>
 801cc5a:	e7f8      	b.n	801cc4e <_reclaim_reent+0x3e>
 801cc5c:	680e      	ldr	r6, [r1, #0]
 801cc5e:	4620      	mov	r0, r4
 801cc60:	f000 f8e8 	bl	801ce34 <_free_r>
 801cc64:	4631      	mov	r1, r6
 801cc66:	e7e1      	b.n	801cc2c <_reclaim_reent+0x1c>
 801cc68:	6961      	ldr	r1, [r4, #20]
 801cc6a:	b111      	cbz	r1, 801cc72 <_reclaim_reent+0x62>
 801cc6c:	4620      	mov	r0, r4
 801cc6e:	f000 f8e1 	bl	801ce34 <_free_r>
 801cc72:	69e1      	ldr	r1, [r4, #28]
 801cc74:	b111      	cbz	r1, 801cc7c <_reclaim_reent+0x6c>
 801cc76:	4620      	mov	r0, r4
 801cc78:	f000 f8dc 	bl	801ce34 <_free_r>
 801cc7c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801cc7e:	b111      	cbz	r1, 801cc86 <_reclaim_reent+0x76>
 801cc80:	4620      	mov	r0, r4
 801cc82:	f000 f8d7 	bl	801ce34 <_free_r>
 801cc86:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801cc88:	b111      	cbz	r1, 801cc90 <_reclaim_reent+0x80>
 801cc8a:	4620      	mov	r0, r4
 801cc8c:	f000 f8d2 	bl	801ce34 <_free_r>
 801cc90:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801cc92:	b111      	cbz	r1, 801cc9a <_reclaim_reent+0x8a>
 801cc94:	4620      	mov	r0, r4
 801cc96:	f000 f8cd 	bl	801ce34 <_free_r>
 801cc9a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801cc9c:	b111      	cbz	r1, 801cca4 <_reclaim_reent+0x94>
 801cc9e:	4620      	mov	r0, r4
 801cca0:	f000 f8c8 	bl	801ce34 <_free_r>
 801cca4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801cca6:	b111      	cbz	r1, 801ccae <_reclaim_reent+0x9e>
 801cca8:	4620      	mov	r0, r4
 801ccaa:	f000 f8c3 	bl	801ce34 <_free_r>
 801ccae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801ccb0:	b111      	cbz	r1, 801ccb8 <_reclaim_reent+0xa8>
 801ccb2:	4620      	mov	r0, r4
 801ccb4:	f000 f8be 	bl	801ce34 <_free_r>
 801ccb8:	6a23      	ldr	r3, [r4, #32]
 801ccba:	b11b      	cbz	r3, 801ccc4 <_reclaim_reent+0xb4>
 801ccbc:	4620      	mov	r0, r4
 801ccbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801ccc2:	4718      	bx	r3
 801ccc4:	bd70      	pop	{r4, r5, r6, pc}
 801ccc6:	bf00      	nop
 801ccc8:	20002ec8 	.word	0x20002ec8

0801cccc <_lseek_r>:
 801cccc:	b538      	push	{r3, r4, r5, lr}
 801ccce:	4d07      	ldr	r5, [pc, #28]	@ (801ccec <_lseek_r+0x20>)
 801ccd0:	4604      	mov	r4, r0
 801ccd2:	4608      	mov	r0, r1
 801ccd4:	4611      	mov	r1, r2
 801ccd6:	2200      	movs	r2, #0
 801ccd8:	602a      	str	r2, [r5, #0]
 801ccda:	461a      	mov	r2, r3
 801ccdc:	f7e5 fb43 	bl	8002366 <_lseek>
 801cce0:	1c43      	adds	r3, r0, #1
 801cce2:	d102      	bne.n	801ccea <_lseek_r+0x1e>
 801cce4:	682b      	ldr	r3, [r5, #0]
 801cce6:	b103      	cbz	r3, 801ccea <_lseek_r+0x1e>
 801cce8:	6023      	str	r3, [r4, #0]
 801ccea:	bd38      	pop	{r3, r4, r5, pc}
 801ccec:	20011898 	.word	0x20011898

0801ccf0 <_read_r>:
 801ccf0:	b538      	push	{r3, r4, r5, lr}
 801ccf2:	4d07      	ldr	r5, [pc, #28]	@ (801cd10 <_read_r+0x20>)
 801ccf4:	4604      	mov	r4, r0
 801ccf6:	4608      	mov	r0, r1
 801ccf8:	4611      	mov	r1, r2
 801ccfa:	2200      	movs	r2, #0
 801ccfc:	602a      	str	r2, [r5, #0]
 801ccfe:	461a      	mov	r2, r3
 801cd00:	f7e5 fad1 	bl	80022a6 <_read>
 801cd04:	1c43      	adds	r3, r0, #1
 801cd06:	d102      	bne.n	801cd0e <_read_r+0x1e>
 801cd08:	682b      	ldr	r3, [r5, #0]
 801cd0a:	b103      	cbz	r3, 801cd0e <_read_r+0x1e>
 801cd0c:	6023      	str	r3, [r4, #0]
 801cd0e:	bd38      	pop	{r3, r4, r5, pc}
 801cd10:	20011898 	.word	0x20011898

0801cd14 <_sbrk_r>:
 801cd14:	b538      	push	{r3, r4, r5, lr}
 801cd16:	4d06      	ldr	r5, [pc, #24]	@ (801cd30 <_sbrk_r+0x1c>)
 801cd18:	2300      	movs	r3, #0
 801cd1a:	4604      	mov	r4, r0
 801cd1c:	4608      	mov	r0, r1
 801cd1e:	602b      	str	r3, [r5, #0]
 801cd20:	f7e5 fb2e 	bl	8002380 <_sbrk>
 801cd24:	1c43      	adds	r3, r0, #1
 801cd26:	d102      	bne.n	801cd2e <_sbrk_r+0x1a>
 801cd28:	682b      	ldr	r3, [r5, #0]
 801cd2a:	b103      	cbz	r3, 801cd2e <_sbrk_r+0x1a>
 801cd2c:	6023      	str	r3, [r4, #0]
 801cd2e:	bd38      	pop	{r3, r4, r5, pc}
 801cd30:	20011898 	.word	0x20011898

0801cd34 <_write_r>:
 801cd34:	b538      	push	{r3, r4, r5, lr}
 801cd36:	4d07      	ldr	r5, [pc, #28]	@ (801cd54 <_write_r+0x20>)
 801cd38:	4604      	mov	r4, r0
 801cd3a:	4608      	mov	r0, r1
 801cd3c:	4611      	mov	r1, r2
 801cd3e:	2200      	movs	r2, #0
 801cd40:	602a      	str	r2, [r5, #0]
 801cd42:	461a      	mov	r2, r3
 801cd44:	f7e5 facc 	bl	80022e0 <_write>
 801cd48:	1c43      	adds	r3, r0, #1
 801cd4a:	d102      	bne.n	801cd52 <_write_r+0x1e>
 801cd4c:	682b      	ldr	r3, [r5, #0]
 801cd4e:	b103      	cbz	r3, 801cd52 <_write_r+0x1e>
 801cd50:	6023      	str	r3, [r4, #0]
 801cd52:	bd38      	pop	{r3, r4, r5, pc}
 801cd54:	20011898 	.word	0x20011898

0801cd58 <__errno>:
 801cd58:	4b01      	ldr	r3, [pc, #4]	@ (801cd60 <__errno+0x8>)
 801cd5a:	6818      	ldr	r0, [r3, #0]
 801cd5c:	4770      	bx	lr
 801cd5e:	bf00      	nop
 801cd60:	20002ec8 	.word	0x20002ec8

0801cd64 <__libc_init_array>:
 801cd64:	b570      	push	{r4, r5, r6, lr}
 801cd66:	4d0d      	ldr	r5, [pc, #52]	@ (801cd9c <__libc_init_array+0x38>)
 801cd68:	4c0d      	ldr	r4, [pc, #52]	@ (801cda0 <__libc_init_array+0x3c>)
 801cd6a:	1b64      	subs	r4, r4, r5
 801cd6c:	10a4      	asrs	r4, r4, #2
 801cd6e:	2600      	movs	r6, #0
 801cd70:	42a6      	cmp	r6, r4
 801cd72:	d109      	bne.n	801cd88 <__libc_init_array+0x24>
 801cd74:	4d0b      	ldr	r5, [pc, #44]	@ (801cda4 <__libc_init_array+0x40>)
 801cd76:	4c0c      	ldr	r4, [pc, #48]	@ (801cda8 <__libc_init_array+0x44>)
 801cd78:	f002 fa42 	bl	801f200 <_init>
 801cd7c:	1b64      	subs	r4, r4, r5
 801cd7e:	10a4      	asrs	r4, r4, #2
 801cd80:	2600      	movs	r6, #0
 801cd82:	42a6      	cmp	r6, r4
 801cd84:	d105      	bne.n	801cd92 <__libc_init_array+0x2e>
 801cd86:	bd70      	pop	{r4, r5, r6, pc}
 801cd88:	f855 3b04 	ldr.w	r3, [r5], #4
 801cd8c:	4798      	blx	r3
 801cd8e:	3601      	adds	r6, #1
 801cd90:	e7ee      	b.n	801cd70 <__libc_init_array+0xc>
 801cd92:	f855 3b04 	ldr.w	r3, [r5], #4
 801cd96:	4798      	blx	r3
 801cd98:	3601      	adds	r6, #1
 801cd9a:	e7f2      	b.n	801cd82 <__libc_init_array+0x1e>
 801cd9c:	08020f40 	.word	0x08020f40
 801cda0:	08020f40 	.word	0x08020f40
 801cda4:	08020f40 	.word	0x08020f40
 801cda8:	08020f50 	.word	0x08020f50

0801cdac <__retarget_lock_init_recursive>:
 801cdac:	4770      	bx	lr

0801cdae <__retarget_lock_acquire_recursive>:
 801cdae:	4770      	bx	lr

0801cdb0 <__retarget_lock_release_recursive>:
 801cdb0:	4770      	bx	lr

0801cdb2 <strcpy>:
 801cdb2:	4603      	mov	r3, r0
 801cdb4:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cdb8:	f803 2b01 	strb.w	r2, [r3], #1
 801cdbc:	2a00      	cmp	r2, #0
 801cdbe:	d1f9      	bne.n	801cdb4 <strcpy+0x2>
 801cdc0:	4770      	bx	lr

0801cdc2 <memcpy>:
 801cdc2:	440a      	add	r2, r1
 801cdc4:	4291      	cmp	r1, r2
 801cdc6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801cdca:	d100      	bne.n	801cdce <memcpy+0xc>
 801cdcc:	4770      	bx	lr
 801cdce:	b510      	push	{r4, lr}
 801cdd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801cdd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801cdd8:	4291      	cmp	r1, r2
 801cdda:	d1f9      	bne.n	801cdd0 <memcpy+0xe>
 801cddc:	bd10      	pop	{r4, pc}
	...

0801cde0 <__assert_func>:
 801cde0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801cde2:	4614      	mov	r4, r2
 801cde4:	461a      	mov	r2, r3
 801cde6:	4b09      	ldr	r3, [pc, #36]	@ (801ce0c <__assert_func+0x2c>)
 801cde8:	681b      	ldr	r3, [r3, #0]
 801cdea:	4605      	mov	r5, r0
 801cdec:	68d8      	ldr	r0, [r3, #12]
 801cdee:	b14c      	cbz	r4, 801ce04 <__assert_func+0x24>
 801cdf0:	4b07      	ldr	r3, [pc, #28]	@ (801ce10 <__assert_func+0x30>)
 801cdf2:	9100      	str	r1, [sp, #0]
 801cdf4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801cdf8:	4906      	ldr	r1, [pc, #24]	@ (801ce14 <__assert_func+0x34>)
 801cdfa:	462b      	mov	r3, r5
 801cdfc:	f000 fd3e 	bl	801d87c <fiprintf>
 801ce00:	f000 fdd2 	bl	801d9a8 <abort>
 801ce04:	4b04      	ldr	r3, [pc, #16]	@ (801ce18 <__assert_func+0x38>)
 801ce06:	461c      	mov	r4, r3
 801ce08:	e7f3      	b.n	801cdf2 <__assert_func+0x12>
 801ce0a:	bf00      	nop
 801ce0c:	20002ec8 	.word	0x20002ec8
 801ce10:	08020b6f 	.word	0x08020b6f
 801ce14:	08020b7c 	.word	0x08020b7c
 801ce18:	08020baa 	.word	0x08020baa

0801ce1c <__env_lock>:
 801ce1c:	4801      	ldr	r0, [pc, #4]	@ (801ce24 <__env_lock+0x8>)
 801ce1e:	f7ff bfc6 	b.w	801cdae <__retarget_lock_acquire_recursive>
 801ce22:	bf00      	nop
 801ce24:	2001189c 	.word	0x2001189c

0801ce28 <__env_unlock>:
 801ce28:	4801      	ldr	r0, [pc, #4]	@ (801ce30 <__env_unlock+0x8>)
 801ce2a:	f7ff bfc1 	b.w	801cdb0 <__retarget_lock_release_recursive>
 801ce2e:	bf00      	nop
 801ce30:	2001189c 	.word	0x2001189c

0801ce34 <_free_r>:
 801ce34:	b538      	push	{r3, r4, r5, lr}
 801ce36:	4605      	mov	r5, r0
 801ce38:	2900      	cmp	r1, #0
 801ce3a:	d041      	beq.n	801cec0 <_free_r+0x8c>
 801ce3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ce40:	1f0c      	subs	r4, r1, #4
 801ce42:	2b00      	cmp	r3, #0
 801ce44:	bfb8      	it	lt
 801ce46:	18e4      	addlt	r4, r4, r3
 801ce48:	f7ff fa5c 	bl	801c304 <__malloc_lock>
 801ce4c:	4a1d      	ldr	r2, [pc, #116]	@ (801cec4 <_free_r+0x90>)
 801ce4e:	6813      	ldr	r3, [r2, #0]
 801ce50:	b933      	cbnz	r3, 801ce60 <_free_r+0x2c>
 801ce52:	6063      	str	r3, [r4, #4]
 801ce54:	6014      	str	r4, [r2, #0]
 801ce56:	4628      	mov	r0, r5
 801ce58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ce5c:	f7ff ba58 	b.w	801c310 <__malloc_unlock>
 801ce60:	42a3      	cmp	r3, r4
 801ce62:	d908      	bls.n	801ce76 <_free_r+0x42>
 801ce64:	6820      	ldr	r0, [r4, #0]
 801ce66:	1821      	adds	r1, r4, r0
 801ce68:	428b      	cmp	r3, r1
 801ce6a:	bf01      	itttt	eq
 801ce6c:	6819      	ldreq	r1, [r3, #0]
 801ce6e:	685b      	ldreq	r3, [r3, #4]
 801ce70:	1809      	addeq	r1, r1, r0
 801ce72:	6021      	streq	r1, [r4, #0]
 801ce74:	e7ed      	b.n	801ce52 <_free_r+0x1e>
 801ce76:	461a      	mov	r2, r3
 801ce78:	685b      	ldr	r3, [r3, #4]
 801ce7a:	b10b      	cbz	r3, 801ce80 <_free_r+0x4c>
 801ce7c:	42a3      	cmp	r3, r4
 801ce7e:	d9fa      	bls.n	801ce76 <_free_r+0x42>
 801ce80:	6811      	ldr	r1, [r2, #0]
 801ce82:	1850      	adds	r0, r2, r1
 801ce84:	42a0      	cmp	r0, r4
 801ce86:	d10b      	bne.n	801cea0 <_free_r+0x6c>
 801ce88:	6820      	ldr	r0, [r4, #0]
 801ce8a:	4401      	add	r1, r0
 801ce8c:	1850      	adds	r0, r2, r1
 801ce8e:	4283      	cmp	r3, r0
 801ce90:	6011      	str	r1, [r2, #0]
 801ce92:	d1e0      	bne.n	801ce56 <_free_r+0x22>
 801ce94:	6818      	ldr	r0, [r3, #0]
 801ce96:	685b      	ldr	r3, [r3, #4]
 801ce98:	6053      	str	r3, [r2, #4]
 801ce9a:	4408      	add	r0, r1
 801ce9c:	6010      	str	r0, [r2, #0]
 801ce9e:	e7da      	b.n	801ce56 <_free_r+0x22>
 801cea0:	d902      	bls.n	801cea8 <_free_r+0x74>
 801cea2:	230c      	movs	r3, #12
 801cea4:	602b      	str	r3, [r5, #0]
 801cea6:	e7d6      	b.n	801ce56 <_free_r+0x22>
 801cea8:	6820      	ldr	r0, [r4, #0]
 801ceaa:	1821      	adds	r1, r4, r0
 801ceac:	428b      	cmp	r3, r1
 801ceae:	bf04      	itt	eq
 801ceb0:	6819      	ldreq	r1, [r3, #0]
 801ceb2:	685b      	ldreq	r3, [r3, #4]
 801ceb4:	6063      	str	r3, [r4, #4]
 801ceb6:	bf04      	itt	eq
 801ceb8:	1809      	addeq	r1, r1, r0
 801ceba:	6021      	streq	r1, [r4, #0]
 801cebc:	6054      	str	r4, [r2, #4]
 801cebe:	e7ca      	b.n	801ce56 <_free_r+0x22>
 801cec0:	bd38      	pop	{r3, r4, r5, pc}
 801cec2:	bf00      	nop
 801cec4:	20011758 	.word	0x20011758

0801cec8 <_malloc_usable_size_r>:
 801cec8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cecc:	1f18      	subs	r0, r3, #4
 801cece:	2b00      	cmp	r3, #0
 801ced0:	bfbc      	itt	lt
 801ced2:	580b      	ldrlt	r3, [r1, r0]
 801ced4:	18c0      	addlt	r0, r0, r3
 801ced6:	4770      	bx	lr

0801ced8 <__ssputs_r>:
 801ced8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cedc:	688e      	ldr	r6, [r1, #8]
 801cede:	461f      	mov	r7, r3
 801cee0:	42be      	cmp	r6, r7
 801cee2:	680b      	ldr	r3, [r1, #0]
 801cee4:	4682      	mov	sl, r0
 801cee6:	460c      	mov	r4, r1
 801cee8:	4690      	mov	r8, r2
 801ceea:	d82d      	bhi.n	801cf48 <__ssputs_r+0x70>
 801ceec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801cef0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801cef4:	d026      	beq.n	801cf44 <__ssputs_r+0x6c>
 801cef6:	6965      	ldr	r5, [r4, #20]
 801cef8:	6909      	ldr	r1, [r1, #16]
 801cefa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801cefe:	eba3 0901 	sub.w	r9, r3, r1
 801cf02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801cf06:	1c7b      	adds	r3, r7, #1
 801cf08:	444b      	add	r3, r9
 801cf0a:	106d      	asrs	r5, r5, #1
 801cf0c:	429d      	cmp	r5, r3
 801cf0e:	bf38      	it	cc
 801cf10:	461d      	movcc	r5, r3
 801cf12:	0553      	lsls	r3, r2, #21
 801cf14:	d527      	bpl.n	801cf66 <__ssputs_r+0x8e>
 801cf16:	4629      	mov	r1, r5
 801cf18:	f7ff f974 	bl	801c204 <_malloc_r>
 801cf1c:	4606      	mov	r6, r0
 801cf1e:	b360      	cbz	r0, 801cf7a <__ssputs_r+0xa2>
 801cf20:	6921      	ldr	r1, [r4, #16]
 801cf22:	464a      	mov	r2, r9
 801cf24:	f7ff ff4d 	bl	801cdc2 <memcpy>
 801cf28:	89a3      	ldrh	r3, [r4, #12]
 801cf2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801cf2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801cf32:	81a3      	strh	r3, [r4, #12]
 801cf34:	6126      	str	r6, [r4, #16]
 801cf36:	6165      	str	r5, [r4, #20]
 801cf38:	444e      	add	r6, r9
 801cf3a:	eba5 0509 	sub.w	r5, r5, r9
 801cf3e:	6026      	str	r6, [r4, #0]
 801cf40:	60a5      	str	r5, [r4, #8]
 801cf42:	463e      	mov	r6, r7
 801cf44:	42be      	cmp	r6, r7
 801cf46:	d900      	bls.n	801cf4a <__ssputs_r+0x72>
 801cf48:	463e      	mov	r6, r7
 801cf4a:	6820      	ldr	r0, [r4, #0]
 801cf4c:	4632      	mov	r2, r6
 801cf4e:	4641      	mov	r1, r8
 801cf50:	f7ff fde4 	bl	801cb1c <memmove>
 801cf54:	68a3      	ldr	r3, [r4, #8]
 801cf56:	1b9b      	subs	r3, r3, r6
 801cf58:	60a3      	str	r3, [r4, #8]
 801cf5a:	6823      	ldr	r3, [r4, #0]
 801cf5c:	4433      	add	r3, r6
 801cf5e:	6023      	str	r3, [r4, #0]
 801cf60:	2000      	movs	r0, #0
 801cf62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cf66:	462a      	mov	r2, r5
 801cf68:	f7ff fa4c 	bl	801c404 <_realloc_r>
 801cf6c:	4606      	mov	r6, r0
 801cf6e:	2800      	cmp	r0, #0
 801cf70:	d1e0      	bne.n	801cf34 <__ssputs_r+0x5c>
 801cf72:	6921      	ldr	r1, [r4, #16]
 801cf74:	4650      	mov	r0, sl
 801cf76:	f7ff ff5d 	bl	801ce34 <_free_r>
 801cf7a:	230c      	movs	r3, #12
 801cf7c:	f8ca 3000 	str.w	r3, [sl]
 801cf80:	89a3      	ldrh	r3, [r4, #12]
 801cf82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cf86:	81a3      	strh	r3, [r4, #12]
 801cf88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cf8c:	e7e9      	b.n	801cf62 <__ssputs_r+0x8a>
	...

0801cf90 <_svfiprintf_r>:
 801cf90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf94:	4698      	mov	r8, r3
 801cf96:	898b      	ldrh	r3, [r1, #12]
 801cf98:	061b      	lsls	r3, r3, #24
 801cf9a:	b09d      	sub	sp, #116	@ 0x74
 801cf9c:	4607      	mov	r7, r0
 801cf9e:	460d      	mov	r5, r1
 801cfa0:	4614      	mov	r4, r2
 801cfa2:	d510      	bpl.n	801cfc6 <_svfiprintf_r+0x36>
 801cfa4:	690b      	ldr	r3, [r1, #16]
 801cfa6:	b973      	cbnz	r3, 801cfc6 <_svfiprintf_r+0x36>
 801cfa8:	2140      	movs	r1, #64	@ 0x40
 801cfaa:	f7ff f92b 	bl	801c204 <_malloc_r>
 801cfae:	6028      	str	r0, [r5, #0]
 801cfb0:	6128      	str	r0, [r5, #16]
 801cfb2:	b930      	cbnz	r0, 801cfc2 <_svfiprintf_r+0x32>
 801cfb4:	230c      	movs	r3, #12
 801cfb6:	603b      	str	r3, [r7, #0]
 801cfb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cfbc:	b01d      	add	sp, #116	@ 0x74
 801cfbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cfc2:	2340      	movs	r3, #64	@ 0x40
 801cfc4:	616b      	str	r3, [r5, #20]
 801cfc6:	2300      	movs	r3, #0
 801cfc8:	9309      	str	r3, [sp, #36]	@ 0x24
 801cfca:	2320      	movs	r3, #32
 801cfcc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801cfd0:	f8cd 800c 	str.w	r8, [sp, #12]
 801cfd4:	2330      	movs	r3, #48	@ 0x30
 801cfd6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d174 <_svfiprintf_r+0x1e4>
 801cfda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801cfde:	f04f 0901 	mov.w	r9, #1
 801cfe2:	4623      	mov	r3, r4
 801cfe4:	469a      	mov	sl, r3
 801cfe6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cfea:	b10a      	cbz	r2, 801cff0 <_svfiprintf_r+0x60>
 801cfec:	2a25      	cmp	r2, #37	@ 0x25
 801cfee:	d1f9      	bne.n	801cfe4 <_svfiprintf_r+0x54>
 801cff0:	ebba 0b04 	subs.w	fp, sl, r4
 801cff4:	d00b      	beq.n	801d00e <_svfiprintf_r+0x7e>
 801cff6:	465b      	mov	r3, fp
 801cff8:	4622      	mov	r2, r4
 801cffa:	4629      	mov	r1, r5
 801cffc:	4638      	mov	r0, r7
 801cffe:	f7ff ff6b 	bl	801ced8 <__ssputs_r>
 801d002:	3001      	adds	r0, #1
 801d004:	f000 80a7 	beq.w	801d156 <_svfiprintf_r+0x1c6>
 801d008:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d00a:	445a      	add	r2, fp
 801d00c:	9209      	str	r2, [sp, #36]	@ 0x24
 801d00e:	f89a 3000 	ldrb.w	r3, [sl]
 801d012:	2b00      	cmp	r3, #0
 801d014:	f000 809f 	beq.w	801d156 <_svfiprintf_r+0x1c6>
 801d018:	2300      	movs	r3, #0
 801d01a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801d01e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d022:	f10a 0a01 	add.w	sl, sl, #1
 801d026:	9304      	str	r3, [sp, #16]
 801d028:	9307      	str	r3, [sp, #28]
 801d02a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d02e:	931a      	str	r3, [sp, #104]	@ 0x68
 801d030:	4654      	mov	r4, sl
 801d032:	2205      	movs	r2, #5
 801d034:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d038:	484e      	ldr	r0, [pc, #312]	@ (801d174 <_svfiprintf_r+0x1e4>)
 801d03a:	f7e3 f8e1 	bl	8000200 <memchr>
 801d03e:	9a04      	ldr	r2, [sp, #16]
 801d040:	b9d8      	cbnz	r0, 801d07a <_svfiprintf_r+0xea>
 801d042:	06d0      	lsls	r0, r2, #27
 801d044:	bf44      	itt	mi
 801d046:	2320      	movmi	r3, #32
 801d048:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d04c:	0711      	lsls	r1, r2, #28
 801d04e:	bf44      	itt	mi
 801d050:	232b      	movmi	r3, #43	@ 0x2b
 801d052:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d056:	f89a 3000 	ldrb.w	r3, [sl]
 801d05a:	2b2a      	cmp	r3, #42	@ 0x2a
 801d05c:	d015      	beq.n	801d08a <_svfiprintf_r+0xfa>
 801d05e:	9a07      	ldr	r2, [sp, #28]
 801d060:	4654      	mov	r4, sl
 801d062:	2000      	movs	r0, #0
 801d064:	f04f 0c0a 	mov.w	ip, #10
 801d068:	4621      	mov	r1, r4
 801d06a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d06e:	3b30      	subs	r3, #48	@ 0x30
 801d070:	2b09      	cmp	r3, #9
 801d072:	d94b      	bls.n	801d10c <_svfiprintf_r+0x17c>
 801d074:	b1b0      	cbz	r0, 801d0a4 <_svfiprintf_r+0x114>
 801d076:	9207      	str	r2, [sp, #28]
 801d078:	e014      	b.n	801d0a4 <_svfiprintf_r+0x114>
 801d07a:	eba0 0308 	sub.w	r3, r0, r8
 801d07e:	fa09 f303 	lsl.w	r3, r9, r3
 801d082:	4313      	orrs	r3, r2
 801d084:	9304      	str	r3, [sp, #16]
 801d086:	46a2      	mov	sl, r4
 801d088:	e7d2      	b.n	801d030 <_svfiprintf_r+0xa0>
 801d08a:	9b03      	ldr	r3, [sp, #12]
 801d08c:	1d19      	adds	r1, r3, #4
 801d08e:	681b      	ldr	r3, [r3, #0]
 801d090:	9103      	str	r1, [sp, #12]
 801d092:	2b00      	cmp	r3, #0
 801d094:	bfbb      	ittet	lt
 801d096:	425b      	neglt	r3, r3
 801d098:	f042 0202 	orrlt.w	r2, r2, #2
 801d09c:	9307      	strge	r3, [sp, #28]
 801d09e:	9307      	strlt	r3, [sp, #28]
 801d0a0:	bfb8      	it	lt
 801d0a2:	9204      	strlt	r2, [sp, #16]
 801d0a4:	7823      	ldrb	r3, [r4, #0]
 801d0a6:	2b2e      	cmp	r3, #46	@ 0x2e
 801d0a8:	d10a      	bne.n	801d0c0 <_svfiprintf_r+0x130>
 801d0aa:	7863      	ldrb	r3, [r4, #1]
 801d0ac:	2b2a      	cmp	r3, #42	@ 0x2a
 801d0ae:	d132      	bne.n	801d116 <_svfiprintf_r+0x186>
 801d0b0:	9b03      	ldr	r3, [sp, #12]
 801d0b2:	1d1a      	adds	r2, r3, #4
 801d0b4:	681b      	ldr	r3, [r3, #0]
 801d0b6:	9203      	str	r2, [sp, #12]
 801d0b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d0bc:	3402      	adds	r4, #2
 801d0be:	9305      	str	r3, [sp, #20]
 801d0c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d184 <_svfiprintf_r+0x1f4>
 801d0c4:	7821      	ldrb	r1, [r4, #0]
 801d0c6:	2203      	movs	r2, #3
 801d0c8:	4650      	mov	r0, sl
 801d0ca:	f7e3 f899 	bl	8000200 <memchr>
 801d0ce:	b138      	cbz	r0, 801d0e0 <_svfiprintf_r+0x150>
 801d0d0:	9b04      	ldr	r3, [sp, #16]
 801d0d2:	eba0 000a 	sub.w	r0, r0, sl
 801d0d6:	2240      	movs	r2, #64	@ 0x40
 801d0d8:	4082      	lsls	r2, r0
 801d0da:	4313      	orrs	r3, r2
 801d0dc:	3401      	adds	r4, #1
 801d0de:	9304      	str	r3, [sp, #16]
 801d0e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d0e4:	4824      	ldr	r0, [pc, #144]	@ (801d178 <_svfiprintf_r+0x1e8>)
 801d0e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d0ea:	2206      	movs	r2, #6
 801d0ec:	f7e3 f888 	bl	8000200 <memchr>
 801d0f0:	2800      	cmp	r0, #0
 801d0f2:	d036      	beq.n	801d162 <_svfiprintf_r+0x1d2>
 801d0f4:	4b21      	ldr	r3, [pc, #132]	@ (801d17c <_svfiprintf_r+0x1ec>)
 801d0f6:	bb1b      	cbnz	r3, 801d140 <_svfiprintf_r+0x1b0>
 801d0f8:	9b03      	ldr	r3, [sp, #12]
 801d0fa:	3307      	adds	r3, #7
 801d0fc:	f023 0307 	bic.w	r3, r3, #7
 801d100:	3308      	adds	r3, #8
 801d102:	9303      	str	r3, [sp, #12]
 801d104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d106:	4433      	add	r3, r6
 801d108:	9309      	str	r3, [sp, #36]	@ 0x24
 801d10a:	e76a      	b.n	801cfe2 <_svfiprintf_r+0x52>
 801d10c:	fb0c 3202 	mla	r2, ip, r2, r3
 801d110:	460c      	mov	r4, r1
 801d112:	2001      	movs	r0, #1
 801d114:	e7a8      	b.n	801d068 <_svfiprintf_r+0xd8>
 801d116:	2300      	movs	r3, #0
 801d118:	3401      	adds	r4, #1
 801d11a:	9305      	str	r3, [sp, #20]
 801d11c:	4619      	mov	r1, r3
 801d11e:	f04f 0c0a 	mov.w	ip, #10
 801d122:	4620      	mov	r0, r4
 801d124:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d128:	3a30      	subs	r2, #48	@ 0x30
 801d12a:	2a09      	cmp	r2, #9
 801d12c:	d903      	bls.n	801d136 <_svfiprintf_r+0x1a6>
 801d12e:	2b00      	cmp	r3, #0
 801d130:	d0c6      	beq.n	801d0c0 <_svfiprintf_r+0x130>
 801d132:	9105      	str	r1, [sp, #20]
 801d134:	e7c4      	b.n	801d0c0 <_svfiprintf_r+0x130>
 801d136:	fb0c 2101 	mla	r1, ip, r1, r2
 801d13a:	4604      	mov	r4, r0
 801d13c:	2301      	movs	r3, #1
 801d13e:	e7f0      	b.n	801d122 <_svfiprintf_r+0x192>
 801d140:	ab03      	add	r3, sp, #12
 801d142:	9300      	str	r3, [sp, #0]
 801d144:	462a      	mov	r2, r5
 801d146:	4b0e      	ldr	r3, [pc, #56]	@ (801d180 <_svfiprintf_r+0x1f0>)
 801d148:	a904      	add	r1, sp, #16
 801d14a:	4638      	mov	r0, r7
 801d14c:	f3af 8000 	nop.w
 801d150:	1c42      	adds	r2, r0, #1
 801d152:	4606      	mov	r6, r0
 801d154:	d1d6      	bne.n	801d104 <_svfiprintf_r+0x174>
 801d156:	89ab      	ldrh	r3, [r5, #12]
 801d158:	065b      	lsls	r3, r3, #25
 801d15a:	f53f af2d 	bmi.w	801cfb8 <_svfiprintf_r+0x28>
 801d15e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d160:	e72c      	b.n	801cfbc <_svfiprintf_r+0x2c>
 801d162:	ab03      	add	r3, sp, #12
 801d164:	9300      	str	r3, [sp, #0]
 801d166:	462a      	mov	r2, r5
 801d168:	4b05      	ldr	r3, [pc, #20]	@ (801d180 <_svfiprintf_r+0x1f0>)
 801d16a:	a904      	add	r1, sp, #16
 801d16c:	4638      	mov	r0, r7
 801d16e:	f000 f9bb 	bl	801d4e8 <_printf_i>
 801d172:	e7ed      	b.n	801d150 <_svfiprintf_r+0x1c0>
 801d174:	08020bab 	.word	0x08020bab
 801d178:	08020bb5 	.word	0x08020bb5
 801d17c:	00000000 	.word	0x00000000
 801d180:	0801ced9 	.word	0x0801ced9
 801d184:	08020bb1 	.word	0x08020bb1

0801d188 <__sfputc_r>:
 801d188:	6893      	ldr	r3, [r2, #8]
 801d18a:	3b01      	subs	r3, #1
 801d18c:	2b00      	cmp	r3, #0
 801d18e:	b410      	push	{r4}
 801d190:	6093      	str	r3, [r2, #8]
 801d192:	da08      	bge.n	801d1a6 <__sfputc_r+0x1e>
 801d194:	6994      	ldr	r4, [r2, #24]
 801d196:	42a3      	cmp	r3, r4
 801d198:	db01      	blt.n	801d19e <__sfputc_r+0x16>
 801d19a:	290a      	cmp	r1, #10
 801d19c:	d103      	bne.n	801d1a6 <__sfputc_r+0x1e>
 801d19e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d1a2:	f7ff bc17 	b.w	801c9d4 <__swbuf_r>
 801d1a6:	6813      	ldr	r3, [r2, #0]
 801d1a8:	1c58      	adds	r0, r3, #1
 801d1aa:	6010      	str	r0, [r2, #0]
 801d1ac:	7019      	strb	r1, [r3, #0]
 801d1ae:	4608      	mov	r0, r1
 801d1b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d1b4:	4770      	bx	lr

0801d1b6 <__sfputs_r>:
 801d1b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d1b8:	4606      	mov	r6, r0
 801d1ba:	460f      	mov	r7, r1
 801d1bc:	4614      	mov	r4, r2
 801d1be:	18d5      	adds	r5, r2, r3
 801d1c0:	42ac      	cmp	r4, r5
 801d1c2:	d101      	bne.n	801d1c8 <__sfputs_r+0x12>
 801d1c4:	2000      	movs	r0, #0
 801d1c6:	e007      	b.n	801d1d8 <__sfputs_r+0x22>
 801d1c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d1cc:	463a      	mov	r2, r7
 801d1ce:	4630      	mov	r0, r6
 801d1d0:	f7ff ffda 	bl	801d188 <__sfputc_r>
 801d1d4:	1c43      	adds	r3, r0, #1
 801d1d6:	d1f3      	bne.n	801d1c0 <__sfputs_r+0xa>
 801d1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d1dc <_vfiprintf_r>:
 801d1dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d1e0:	460d      	mov	r5, r1
 801d1e2:	b09d      	sub	sp, #116	@ 0x74
 801d1e4:	4614      	mov	r4, r2
 801d1e6:	4698      	mov	r8, r3
 801d1e8:	4606      	mov	r6, r0
 801d1ea:	b118      	cbz	r0, 801d1f4 <_vfiprintf_r+0x18>
 801d1ec:	6a03      	ldr	r3, [r0, #32]
 801d1ee:	b90b      	cbnz	r3, 801d1f4 <_vfiprintf_r+0x18>
 801d1f0:	f7ff fa3a 	bl	801c668 <__sinit>
 801d1f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d1f6:	07d9      	lsls	r1, r3, #31
 801d1f8:	d405      	bmi.n	801d206 <_vfiprintf_r+0x2a>
 801d1fa:	89ab      	ldrh	r3, [r5, #12]
 801d1fc:	059a      	lsls	r2, r3, #22
 801d1fe:	d402      	bmi.n	801d206 <_vfiprintf_r+0x2a>
 801d200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d202:	f7ff fdd4 	bl	801cdae <__retarget_lock_acquire_recursive>
 801d206:	89ab      	ldrh	r3, [r5, #12]
 801d208:	071b      	lsls	r3, r3, #28
 801d20a:	d501      	bpl.n	801d210 <_vfiprintf_r+0x34>
 801d20c:	692b      	ldr	r3, [r5, #16]
 801d20e:	b99b      	cbnz	r3, 801d238 <_vfiprintf_r+0x5c>
 801d210:	4629      	mov	r1, r5
 801d212:	4630      	mov	r0, r6
 801d214:	f7ff fc1c 	bl	801ca50 <__swsetup_r>
 801d218:	b170      	cbz	r0, 801d238 <_vfiprintf_r+0x5c>
 801d21a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d21c:	07dc      	lsls	r4, r3, #31
 801d21e:	d504      	bpl.n	801d22a <_vfiprintf_r+0x4e>
 801d220:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d224:	b01d      	add	sp, #116	@ 0x74
 801d226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d22a:	89ab      	ldrh	r3, [r5, #12]
 801d22c:	0598      	lsls	r0, r3, #22
 801d22e:	d4f7      	bmi.n	801d220 <_vfiprintf_r+0x44>
 801d230:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d232:	f7ff fdbd 	bl	801cdb0 <__retarget_lock_release_recursive>
 801d236:	e7f3      	b.n	801d220 <_vfiprintf_r+0x44>
 801d238:	2300      	movs	r3, #0
 801d23a:	9309      	str	r3, [sp, #36]	@ 0x24
 801d23c:	2320      	movs	r3, #32
 801d23e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d242:	f8cd 800c 	str.w	r8, [sp, #12]
 801d246:	2330      	movs	r3, #48	@ 0x30
 801d248:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801d3f8 <_vfiprintf_r+0x21c>
 801d24c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d250:	f04f 0901 	mov.w	r9, #1
 801d254:	4623      	mov	r3, r4
 801d256:	469a      	mov	sl, r3
 801d258:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d25c:	b10a      	cbz	r2, 801d262 <_vfiprintf_r+0x86>
 801d25e:	2a25      	cmp	r2, #37	@ 0x25
 801d260:	d1f9      	bne.n	801d256 <_vfiprintf_r+0x7a>
 801d262:	ebba 0b04 	subs.w	fp, sl, r4
 801d266:	d00b      	beq.n	801d280 <_vfiprintf_r+0xa4>
 801d268:	465b      	mov	r3, fp
 801d26a:	4622      	mov	r2, r4
 801d26c:	4629      	mov	r1, r5
 801d26e:	4630      	mov	r0, r6
 801d270:	f7ff ffa1 	bl	801d1b6 <__sfputs_r>
 801d274:	3001      	adds	r0, #1
 801d276:	f000 80a7 	beq.w	801d3c8 <_vfiprintf_r+0x1ec>
 801d27a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d27c:	445a      	add	r2, fp
 801d27e:	9209      	str	r2, [sp, #36]	@ 0x24
 801d280:	f89a 3000 	ldrb.w	r3, [sl]
 801d284:	2b00      	cmp	r3, #0
 801d286:	f000 809f 	beq.w	801d3c8 <_vfiprintf_r+0x1ec>
 801d28a:	2300      	movs	r3, #0
 801d28c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801d290:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d294:	f10a 0a01 	add.w	sl, sl, #1
 801d298:	9304      	str	r3, [sp, #16]
 801d29a:	9307      	str	r3, [sp, #28]
 801d29c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d2a0:	931a      	str	r3, [sp, #104]	@ 0x68
 801d2a2:	4654      	mov	r4, sl
 801d2a4:	2205      	movs	r2, #5
 801d2a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d2aa:	4853      	ldr	r0, [pc, #332]	@ (801d3f8 <_vfiprintf_r+0x21c>)
 801d2ac:	f7e2 ffa8 	bl	8000200 <memchr>
 801d2b0:	9a04      	ldr	r2, [sp, #16]
 801d2b2:	b9d8      	cbnz	r0, 801d2ec <_vfiprintf_r+0x110>
 801d2b4:	06d1      	lsls	r1, r2, #27
 801d2b6:	bf44      	itt	mi
 801d2b8:	2320      	movmi	r3, #32
 801d2ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d2be:	0713      	lsls	r3, r2, #28
 801d2c0:	bf44      	itt	mi
 801d2c2:	232b      	movmi	r3, #43	@ 0x2b
 801d2c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d2c8:	f89a 3000 	ldrb.w	r3, [sl]
 801d2cc:	2b2a      	cmp	r3, #42	@ 0x2a
 801d2ce:	d015      	beq.n	801d2fc <_vfiprintf_r+0x120>
 801d2d0:	9a07      	ldr	r2, [sp, #28]
 801d2d2:	4654      	mov	r4, sl
 801d2d4:	2000      	movs	r0, #0
 801d2d6:	f04f 0c0a 	mov.w	ip, #10
 801d2da:	4621      	mov	r1, r4
 801d2dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d2e0:	3b30      	subs	r3, #48	@ 0x30
 801d2e2:	2b09      	cmp	r3, #9
 801d2e4:	d94b      	bls.n	801d37e <_vfiprintf_r+0x1a2>
 801d2e6:	b1b0      	cbz	r0, 801d316 <_vfiprintf_r+0x13a>
 801d2e8:	9207      	str	r2, [sp, #28]
 801d2ea:	e014      	b.n	801d316 <_vfiprintf_r+0x13a>
 801d2ec:	eba0 0308 	sub.w	r3, r0, r8
 801d2f0:	fa09 f303 	lsl.w	r3, r9, r3
 801d2f4:	4313      	orrs	r3, r2
 801d2f6:	9304      	str	r3, [sp, #16]
 801d2f8:	46a2      	mov	sl, r4
 801d2fa:	e7d2      	b.n	801d2a2 <_vfiprintf_r+0xc6>
 801d2fc:	9b03      	ldr	r3, [sp, #12]
 801d2fe:	1d19      	adds	r1, r3, #4
 801d300:	681b      	ldr	r3, [r3, #0]
 801d302:	9103      	str	r1, [sp, #12]
 801d304:	2b00      	cmp	r3, #0
 801d306:	bfbb      	ittet	lt
 801d308:	425b      	neglt	r3, r3
 801d30a:	f042 0202 	orrlt.w	r2, r2, #2
 801d30e:	9307      	strge	r3, [sp, #28]
 801d310:	9307      	strlt	r3, [sp, #28]
 801d312:	bfb8      	it	lt
 801d314:	9204      	strlt	r2, [sp, #16]
 801d316:	7823      	ldrb	r3, [r4, #0]
 801d318:	2b2e      	cmp	r3, #46	@ 0x2e
 801d31a:	d10a      	bne.n	801d332 <_vfiprintf_r+0x156>
 801d31c:	7863      	ldrb	r3, [r4, #1]
 801d31e:	2b2a      	cmp	r3, #42	@ 0x2a
 801d320:	d132      	bne.n	801d388 <_vfiprintf_r+0x1ac>
 801d322:	9b03      	ldr	r3, [sp, #12]
 801d324:	1d1a      	adds	r2, r3, #4
 801d326:	681b      	ldr	r3, [r3, #0]
 801d328:	9203      	str	r2, [sp, #12]
 801d32a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d32e:	3402      	adds	r4, #2
 801d330:	9305      	str	r3, [sp, #20]
 801d332:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801d408 <_vfiprintf_r+0x22c>
 801d336:	7821      	ldrb	r1, [r4, #0]
 801d338:	2203      	movs	r2, #3
 801d33a:	4650      	mov	r0, sl
 801d33c:	f7e2 ff60 	bl	8000200 <memchr>
 801d340:	b138      	cbz	r0, 801d352 <_vfiprintf_r+0x176>
 801d342:	9b04      	ldr	r3, [sp, #16]
 801d344:	eba0 000a 	sub.w	r0, r0, sl
 801d348:	2240      	movs	r2, #64	@ 0x40
 801d34a:	4082      	lsls	r2, r0
 801d34c:	4313      	orrs	r3, r2
 801d34e:	3401      	adds	r4, #1
 801d350:	9304      	str	r3, [sp, #16]
 801d352:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d356:	4829      	ldr	r0, [pc, #164]	@ (801d3fc <_vfiprintf_r+0x220>)
 801d358:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d35c:	2206      	movs	r2, #6
 801d35e:	f7e2 ff4f 	bl	8000200 <memchr>
 801d362:	2800      	cmp	r0, #0
 801d364:	d03f      	beq.n	801d3e6 <_vfiprintf_r+0x20a>
 801d366:	4b26      	ldr	r3, [pc, #152]	@ (801d400 <_vfiprintf_r+0x224>)
 801d368:	bb1b      	cbnz	r3, 801d3b2 <_vfiprintf_r+0x1d6>
 801d36a:	9b03      	ldr	r3, [sp, #12]
 801d36c:	3307      	adds	r3, #7
 801d36e:	f023 0307 	bic.w	r3, r3, #7
 801d372:	3308      	adds	r3, #8
 801d374:	9303      	str	r3, [sp, #12]
 801d376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d378:	443b      	add	r3, r7
 801d37a:	9309      	str	r3, [sp, #36]	@ 0x24
 801d37c:	e76a      	b.n	801d254 <_vfiprintf_r+0x78>
 801d37e:	fb0c 3202 	mla	r2, ip, r2, r3
 801d382:	460c      	mov	r4, r1
 801d384:	2001      	movs	r0, #1
 801d386:	e7a8      	b.n	801d2da <_vfiprintf_r+0xfe>
 801d388:	2300      	movs	r3, #0
 801d38a:	3401      	adds	r4, #1
 801d38c:	9305      	str	r3, [sp, #20]
 801d38e:	4619      	mov	r1, r3
 801d390:	f04f 0c0a 	mov.w	ip, #10
 801d394:	4620      	mov	r0, r4
 801d396:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d39a:	3a30      	subs	r2, #48	@ 0x30
 801d39c:	2a09      	cmp	r2, #9
 801d39e:	d903      	bls.n	801d3a8 <_vfiprintf_r+0x1cc>
 801d3a0:	2b00      	cmp	r3, #0
 801d3a2:	d0c6      	beq.n	801d332 <_vfiprintf_r+0x156>
 801d3a4:	9105      	str	r1, [sp, #20]
 801d3a6:	e7c4      	b.n	801d332 <_vfiprintf_r+0x156>
 801d3a8:	fb0c 2101 	mla	r1, ip, r1, r2
 801d3ac:	4604      	mov	r4, r0
 801d3ae:	2301      	movs	r3, #1
 801d3b0:	e7f0      	b.n	801d394 <_vfiprintf_r+0x1b8>
 801d3b2:	ab03      	add	r3, sp, #12
 801d3b4:	9300      	str	r3, [sp, #0]
 801d3b6:	462a      	mov	r2, r5
 801d3b8:	4b12      	ldr	r3, [pc, #72]	@ (801d404 <_vfiprintf_r+0x228>)
 801d3ba:	a904      	add	r1, sp, #16
 801d3bc:	4630      	mov	r0, r6
 801d3be:	f3af 8000 	nop.w
 801d3c2:	4607      	mov	r7, r0
 801d3c4:	1c78      	adds	r0, r7, #1
 801d3c6:	d1d6      	bne.n	801d376 <_vfiprintf_r+0x19a>
 801d3c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d3ca:	07d9      	lsls	r1, r3, #31
 801d3cc:	d405      	bmi.n	801d3da <_vfiprintf_r+0x1fe>
 801d3ce:	89ab      	ldrh	r3, [r5, #12]
 801d3d0:	059a      	lsls	r2, r3, #22
 801d3d2:	d402      	bmi.n	801d3da <_vfiprintf_r+0x1fe>
 801d3d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d3d6:	f7ff fceb 	bl	801cdb0 <__retarget_lock_release_recursive>
 801d3da:	89ab      	ldrh	r3, [r5, #12]
 801d3dc:	065b      	lsls	r3, r3, #25
 801d3de:	f53f af1f 	bmi.w	801d220 <_vfiprintf_r+0x44>
 801d3e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d3e4:	e71e      	b.n	801d224 <_vfiprintf_r+0x48>
 801d3e6:	ab03      	add	r3, sp, #12
 801d3e8:	9300      	str	r3, [sp, #0]
 801d3ea:	462a      	mov	r2, r5
 801d3ec:	4b05      	ldr	r3, [pc, #20]	@ (801d404 <_vfiprintf_r+0x228>)
 801d3ee:	a904      	add	r1, sp, #16
 801d3f0:	4630      	mov	r0, r6
 801d3f2:	f000 f879 	bl	801d4e8 <_printf_i>
 801d3f6:	e7e4      	b.n	801d3c2 <_vfiprintf_r+0x1e6>
 801d3f8:	08020bab 	.word	0x08020bab
 801d3fc:	08020bb5 	.word	0x08020bb5
 801d400:	00000000 	.word	0x00000000
 801d404:	0801d1b7 	.word	0x0801d1b7
 801d408:	08020bb1 	.word	0x08020bb1

0801d40c <_printf_common>:
 801d40c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d410:	4616      	mov	r6, r2
 801d412:	4698      	mov	r8, r3
 801d414:	688a      	ldr	r2, [r1, #8]
 801d416:	690b      	ldr	r3, [r1, #16]
 801d418:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d41c:	4293      	cmp	r3, r2
 801d41e:	bfb8      	it	lt
 801d420:	4613      	movlt	r3, r2
 801d422:	6033      	str	r3, [r6, #0]
 801d424:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801d428:	4607      	mov	r7, r0
 801d42a:	460c      	mov	r4, r1
 801d42c:	b10a      	cbz	r2, 801d432 <_printf_common+0x26>
 801d42e:	3301      	adds	r3, #1
 801d430:	6033      	str	r3, [r6, #0]
 801d432:	6823      	ldr	r3, [r4, #0]
 801d434:	0699      	lsls	r1, r3, #26
 801d436:	bf42      	ittt	mi
 801d438:	6833      	ldrmi	r3, [r6, #0]
 801d43a:	3302      	addmi	r3, #2
 801d43c:	6033      	strmi	r3, [r6, #0]
 801d43e:	6825      	ldr	r5, [r4, #0]
 801d440:	f015 0506 	ands.w	r5, r5, #6
 801d444:	d106      	bne.n	801d454 <_printf_common+0x48>
 801d446:	f104 0a19 	add.w	sl, r4, #25
 801d44a:	68e3      	ldr	r3, [r4, #12]
 801d44c:	6832      	ldr	r2, [r6, #0]
 801d44e:	1a9b      	subs	r3, r3, r2
 801d450:	42ab      	cmp	r3, r5
 801d452:	dc26      	bgt.n	801d4a2 <_printf_common+0x96>
 801d454:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801d458:	6822      	ldr	r2, [r4, #0]
 801d45a:	3b00      	subs	r3, #0
 801d45c:	bf18      	it	ne
 801d45e:	2301      	movne	r3, #1
 801d460:	0692      	lsls	r2, r2, #26
 801d462:	d42b      	bmi.n	801d4bc <_printf_common+0xb0>
 801d464:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801d468:	4641      	mov	r1, r8
 801d46a:	4638      	mov	r0, r7
 801d46c:	47c8      	blx	r9
 801d46e:	3001      	adds	r0, #1
 801d470:	d01e      	beq.n	801d4b0 <_printf_common+0xa4>
 801d472:	6823      	ldr	r3, [r4, #0]
 801d474:	6922      	ldr	r2, [r4, #16]
 801d476:	f003 0306 	and.w	r3, r3, #6
 801d47a:	2b04      	cmp	r3, #4
 801d47c:	bf02      	ittt	eq
 801d47e:	68e5      	ldreq	r5, [r4, #12]
 801d480:	6833      	ldreq	r3, [r6, #0]
 801d482:	1aed      	subeq	r5, r5, r3
 801d484:	68a3      	ldr	r3, [r4, #8]
 801d486:	bf0c      	ite	eq
 801d488:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d48c:	2500      	movne	r5, #0
 801d48e:	4293      	cmp	r3, r2
 801d490:	bfc4      	itt	gt
 801d492:	1a9b      	subgt	r3, r3, r2
 801d494:	18ed      	addgt	r5, r5, r3
 801d496:	2600      	movs	r6, #0
 801d498:	341a      	adds	r4, #26
 801d49a:	42b5      	cmp	r5, r6
 801d49c:	d11a      	bne.n	801d4d4 <_printf_common+0xc8>
 801d49e:	2000      	movs	r0, #0
 801d4a0:	e008      	b.n	801d4b4 <_printf_common+0xa8>
 801d4a2:	2301      	movs	r3, #1
 801d4a4:	4652      	mov	r2, sl
 801d4a6:	4641      	mov	r1, r8
 801d4a8:	4638      	mov	r0, r7
 801d4aa:	47c8      	blx	r9
 801d4ac:	3001      	adds	r0, #1
 801d4ae:	d103      	bne.n	801d4b8 <_printf_common+0xac>
 801d4b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d4b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d4b8:	3501      	adds	r5, #1
 801d4ba:	e7c6      	b.n	801d44a <_printf_common+0x3e>
 801d4bc:	18e1      	adds	r1, r4, r3
 801d4be:	1c5a      	adds	r2, r3, #1
 801d4c0:	2030      	movs	r0, #48	@ 0x30
 801d4c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801d4c6:	4422      	add	r2, r4
 801d4c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801d4cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801d4d0:	3302      	adds	r3, #2
 801d4d2:	e7c7      	b.n	801d464 <_printf_common+0x58>
 801d4d4:	2301      	movs	r3, #1
 801d4d6:	4622      	mov	r2, r4
 801d4d8:	4641      	mov	r1, r8
 801d4da:	4638      	mov	r0, r7
 801d4dc:	47c8      	blx	r9
 801d4de:	3001      	adds	r0, #1
 801d4e0:	d0e6      	beq.n	801d4b0 <_printf_common+0xa4>
 801d4e2:	3601      	adds	r6, #1
 801d4e4:	e7d9      	b.n	801d49a <_printf_common+0x8e>
	...

0801d4e8 <_printf_i>:
 801d4e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d4ec:	7e0f      	ldrb	r7, [r1, #24]
 801d4ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801d4f0:	2f78      	cmp	r7, #120	@ 0x78
 801d4f2:	4691      	mov	r9, r2
 801d4f4:	4680      	mov	r8, r0
 801d4f6:	460c      	mov	r4, r1
 801d4f8:	469a      	mov	sl, r3
 801d4fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801d4fe:	d807      	bhi.n	801d510 <_printf_i+0x28>
 801d500:	2f62      	cmp	r7, #98	@ 0x62
 801d502:	d80a      	bhi.n	801d51a <_printf_i+0x32>
 801d504:	2f00      	cmp	r7, #0
 801d506:	f000 80d1 	beq.w	801d6ac <_printf_i+0x1c4>
 801d50a:	2f58      	cmp	r7, #88	@ 0x58
 801d50c:	f000 80b8 	beq.w	801d680 <_printf_i+0x198>
 801d510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d514:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801d518:	e03a      	b.n	801d590 <_printf_i+0xa8>
 801d51a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801d51e:	2b15      	cmp	r3, #21
 801d520:	d8f6      	bhi.n	801d510 <_printf_i+0x28>
 801d522:	a101      	add	r1, pc, #4	@ (adr r1, 801d528 <_printf_i+0x40>)
 801d524:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d528:	0801d581 	.word	0x0801d581
 801d52c:	0801d595 	.word	0x0801d595
 801d530:	0801d511 	.word	0x0801d511
 801d534:	0801d511 	.word	0x0801d511
 801d538:	0801d511 	.word	0x0801d511
 801d53c:	0801d511 	.word	0x0801d511
 801d540:	0801d595 	.word	0x0801d595
 801d544:	0801d511 	.word	0x0801d511
 801d548:	0801d511 	.word	0x0801d511
 801d54c:	0801d511 	.word	0x0801d511
 801d550:	0801d511 	.word	0x0801d511
 801d554:	0801d693 	.word	0x0801d693
 801d558:	0801d5bf 	.word	0x0801d5bf
 801d55c:	0801d64d 	.word	0x0801d64d
 801d560:	0801d511 	.word	0x0801d511
 801d564:	0801d511 	.word	0x0801d511
 801d568:	0801d6b5 	.word	0x0801d6b5
 801d56c:	0801d511 	.word	0x0801d511
 801d570:	0801d5bf 	.word	0x0801d5bf
 801d574:	0801d511 	.word	0x0801d511
 801d578:	0801d511 	.word	0x0801d511
 801d57c:	0801d655 	.word	0x0801d655
 801d580:	6833      	ldr	r3, [r6, #0]
 801d582:	1d1a      	adds	r2, r3, #4
 801d584:	681b      	ldr	r3, [r3, #0]
 801d586:	6032      	str	r2, [r6, #0]
 801d588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d58c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801d590:	2301      	movs	r3, #1
 801d592:	e09c      	b.n	801d6ce <_printf_i+0x1e6>
 801d594:	6833      	ldr	r3, [r6, #0]
 801d596:	6820      	ldr	r0, [r4, #0]
 801d598:	1d19      	adds	r1, r3, #4
 801d59a:	6031      	str	r1, [r6, #0]
 801d59c:	0606      	lsls	r6, r0, #24
 801d59e:	d501      	bpl.n	801d5a4 <_printf_i+0xbc>
 801d5a0:	681d      	ldr	r5, [r3, #0]
 801d5a2:	e003      	b.n	801d5ac <_printf_i+0xc4>
 801d5a4:	0645      	lsls	r5, r0, #25
 801d5a6:	d5fb      	bpl.n	801d5a0 <_printf_i+0xb8>
 801d5a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801d5ac:	2d00      	cmp	r5, #0
 801d5ae:	da03      	bge.n	801d5b8 <_printf_i+0xd0>
 801d5b0:	232d      	movs	r3, #45	@ 0x2d
 801d5b2:	426d      	negs	r5, r5
 801d5b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d5b8:	4858      	ldr	r0, [pc, #352]	@ (801d71c <_printf_i+0x234>)
 801d5ba:	230a      	movs	r3, #10
 801d5bc:	e011      	b.n	801d5e2 <_printf_i+0xfa>
 801d5be:	6821      	ldr	r1, [r4, #0]
 801d5c0:	6833      	ldr	r3, [r6, #0]
 801d5c2:	0608      	lsls	r0, r1, #24
 801d5c4:	f853 5b04 	ldr.w	r5, [r3], #4
 801d5c8:	d402      	bmi.n	801d5d0 <_printf_i+0xe8>
 801d5ca:	0649      	lsls	r1, r1, #25
 801d5cc:	bf48      	it	mi
 801d5ce:	b2ad      	uxthmi	r5, r5
 801d5d0:	2f6f      	cmp	r7, #111	@ 0x6f
 801d5d2:	4852      	ldr	r0, [pc, #328]	@ (801d71c <_printf_i+0x234>)
 801d5d4:	6033      	str	r3, [r6, #0]
 801d5d6:	bf14      	ite	ne
 801d5d8:	230a      	movne	r3, #10
 801d5da:	2308      	moveq	r3, #8
 801d5dc:	2100      	movs	r1, #0
 801d5de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801d5e2:	6866      	ldr	r6, [r4, #4]
 801d5e4:	60a6      	str	r6, [r4, #8]
 801d5e6:	2e00      	cmp	r6, #0
 801d5e8:	db05      	blt.n	801d5f6 <_printf_i+0x10e>
 801d5ea:	6821      	ldr	r1, [r4, #0]
 801d5ec:	432e      	orrs	r6, r5
 801d5ee:	f021 0104 	bic.w	r1, r1, #4
 801d5f2:	6021      	str	r1, [r4, #0]
 801d5f4:	d04b      	beq.n	801d68e <_printf_i+0x1a6>
 801d5f6:	4616      	mov	r6, r2
 801d5f8:	fbb5 f1f3 	udiv	r1, r5, r3
 801d5fc:	fb03 5711 	mls	r7, r3, r1, r5
 801d600:	5dc7      	ldrb	r7, [r0, r7]
 801d602:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d606:	462f      	mov	r7, r5
 801d608:	42bb      	cmp	r3, r7
 801d60a:	460d      	mov	r5, r1
 801d60c:	d9f4      	bls.n	801d5f8 <_printf_i+0x110>
 801d60e:	2b08      	cmp	r3, #8
 801d610:	d10b      	bne.n	801d62a <_printf_i+0x142>
 801d612:	6823      	ldr	r3, [r4, #0]
 801d614:	07df      	lsls	r7, r3, #31
 801d616:	d508      	bpl.n	801d62a <_printf_i+0x142>
 801d618:	6923      	ldr	r3, [r4, #16]
 801d61a:	6861      	ldr	r1, [r4, #4]
 801d61c:	4299      	cmp	r1, r3
 801d61e:	bfde      	ittt	le
 801d620:	2330      	movle	r3, #48	@ 0x30
 801d622:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d626:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801d62a:	1b92      	subs	r2, r2, r6
 801d62c:	6122      	str	r2, [r4, #16]
 801d62e:	f8cd a000 	str.w	sl, [sp]
 801d632:	464b      	mov	r3, r9
 801d634:	aa03      	add	r2, sp, #12
 801d636:	4621      	mov	r1, r4
 801d638:	4640      	mov	r0, r8
 801d63a:	f7ff fee7 	bl	801d40c <_printf_common>
 801d63e:	3001      	adds	r0, #1
 801d640:	d14a      	bne.n	801d6d8 <_printf_i+0x1f0>
 801d642:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d646:	b004      	add	sp, #16
 801d648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d64c:	6823      	ldr	r3, [r4, #0]
 801d64e:	f043 0320 	orr.w	r3, r3, #32
 801d652:	6023      	str	r3, [r4, #0]
 801d654:	4832      	ldr	r0, [pc, #200]	@ (801d720 <_printf_i+0x238>)
 801d656:	2778      	movs	r7, #120	@ 0x78
 801d658:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d65c:	6823      	ldr	r3, [r4, #0]
 801d65e:	6831      	ldr	r1, [r6, #0]
 801d660:	061f      	lsls	r7, r3, #24
 801d662:	f851 5b04 	ldr.w	r5, [r1], #4
 801d666:	d402      	bmi.n	801d66e <_printf_i+0x186>
 801d668:	065f      	lsls	r7, r3, #25
 801d66a:	bf48      	it	mi
 801d66c:	b2ad      	uxthmi	r5, r5
 801d66e:	6031      	str	r1, [r6, #0]
 801d670:	07d9      	lsls	r1, r3, #31
 801d672:	bf44      	itt	mi
 801d674:	f043 0320 	orrmi.w	r3, r3, #32
 801d678:	6023      	strmi	r3, [r4, #0]
 801d67a:	b11d      	cbz	r5, 801d684 <_printf_i+0x19c>
 801d67c:	2310      	movs	r3, #16
 801d67e:	e7ad      	b.n	801d5dc <_printf_i+0xf4>
 801d680:	4826      	ldr	r0, [pc, #152]	@ (801d71c <_printf_i+0x234>)
 801d682:	e7e9      	b.n	801d658 <_printf_i+0x170>
 801d684:	6823      	ldr	r3, [r4, #0]
 801d686:	f023 0320 	bic.w	r3, r3, #32
 801d68a:	6023      	str	r3, [r4, #0]
 801d68c:	e7f6      	b.n	801d67c <_printf_i+0x194>
 801d68e:	4616      	mov	r6, r2
 801d690:	e7bd      	b.n	801d60e <_printf_i+0x126>
 801d692:	6833      	ldr	r3, [r6, #0]
 801d694:	6825      	ldr	r5, [r4, #0]
 801d696:	6961      	ldr	r1, [r4, #20]
 801d698:	1d18      	adds	r0, r3, #4
 801d69a:	6030      	str	r0, [r6, #0]
 801d69c:	062e      	lsls	r6, r5, #24
 801d69e:	681b      	ldr	r3, [r3, #0]
 801d6a0:	d501      	bpl.n	801d6a6 <_printf_i+0x1be>
 801d6a2:	6019      	str	r1, [r3, #0]
 801d6a4:	e002      	b.n	801d6ac <_printf_i+0x1c4>
 801d6a6:	0668      	lsls	r0, r5, #25
 801d6a8:	d5fb      	bpl.n	801d6a2 <_printf_i+0x1ba>
 801d6aa:	8019      	strh	r1, [r3, #0]
 801d6ac:	2300      	movs	r3, #0
 801d6ae:	6123      	str	r3, [r4, #16]
 801d6b0:	4616      	mov	r6, r2
 801d6b2:	e7bc      	b.n	801d62e <_printf_i+0x146>
 801d6b4:	6833      	ldr	r3, [r6, #0]
 801d6b6:	1d1a      	adds	r2, r3, #4
 801d6b8:	6032      	str	r2, [r6, #0]
 801d6ba:	681e      	ldr	r6, [r3, #0]
 801d6bc:	6862      	ldr	r2, [r4, #4]
 801d6be:	2100      	movs	r1, #0
 801d6c0:	4630      	mov	r0, r6
 801d6c2:	f7e2 fd9d 	bl	8000200 <memchr>
 801d6c6:	b108      	cbz	r0, 801d6cc <_printf_i+0x1e4>
 801d6c8:	1b80      	subs	r0, r0, r6
 801d6ca:	6060      	str	r0, [r4, #4]
 801d6cc:	6863      	ldr	r3, [r4, #4]
 801d6ce:	6123      	str	r3, [r4, #16]
 801d6d0:	2300      	movs	r3, #0
 801d6d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d6d6:	e7aa      	b.n	801d62e <_printf_i+0x146>
 801d6d8:	6923      	ldr	r3, [r4, #16]
 801d6da:	4632      	mov	r2, r6
 801d6dc:	4649      	mov	r1, r9
 801d6de:	4640      	mov	r0, r8
 801d6e0:	47d0      	blx	sl
 801d6e2:	3001      	adds	r0, #1
 801d6e4:	d0ad      	beq.n	801d642 <_printf_i+0x15a>
 801d6e6:	6823      	ldr	r3, [r4, #0]
 801d6e8:	079b      	lsls	r3, r3, #30
 801d6ea:	d413      	bmi.n	801d714 <_printf_i+0x22c>
 801d6ec:	68e0      	ldr	r0, [r4, #12]
 801d6ee:	9b03      	ldr	r3, [sp, #12]
 801d6f0:	4298      	cmp	r0, r3
 801d6f2:	bfb8      	it	lt
 801d6f4:	4618      	movlt	r0, r3
 801d6f6:	e7a6      	b.n	801d646 <_printf_i+0x15e>
 801d6f8:	2301      	movs	r3, #1
 801d6fa:	4632      	mov	r2, r6
 801d6fc:	4649      	mov	r1, r9
 801d6fe:	4640      	mov	r0, r8
 801d700:	47d0      	blx	sl
 801d702:	3001      	adds	r0, #1
 801d704:	d09d      	beq.n	801d642 <_printf_i+0x15a>
 801d706:	3501      	adds	r5, #1
 801d708:	68e3      	ldr	r3, [r4, #12]
 801d70a:	9903      	ldr	r1, [sp, #12]
 801d70c:	1a5b      	subs	r3, r3, r1
 801d70e:	42ab      	cmp	r3, r5
 801d710:	dcf2      	bgt.n	801d6f8 <_printf_i+0x210>
 801d712:	e7eb      	b.n	801d6ec <_printf_i+0x204>
 801d714:	2500      	movs	r5, #0
 801d716:	f104 0619 	add.w	r6, r4, #25
 801d71a:	e7f5      	b.n	801d708 <_printf_i+0x220>
 801d71c:	08020bbc 	.word	0x08020bbc
 801d720:	08020bcd 	.word	0x08020bcd

0801d724 <__sflush_r>:
 801d724:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d72c:	0716      	lsls	r6, r2, #28
 801d72e:	4605      	mov	r5, r0
 801d730:	460c      	mov	r4, r1
 801d732:	d454      	bmi.n	801d7de <__sflush_r+0xba>
 801d734:	684b      	ldr	r3, [r1, #4]
 801d736:	2b00      	cmp	r3, #0
 801d738:	dc02      	bgt.n	801d740 <__sflush_r+0x1c>
 801d73a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801d73c:	2b00      	cmp	r3, #0
 801d73e:	dd48      	ble.n	801d7d2 <__sflush_r+0xae>
 801d740:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d742:	2e00      	cmp	r6, #0
 801d744:	d045      	beq.n	801d7d2 <__sflush_r+0xae>
 801d746:	2300      	movs	r3, #0
 801d748:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d74c:	682f      	ldr	r7, [r5, #0]
 801d74e:	6a21      	ldr	r1, [r4, #32]
 801d750:	602b      	str	r3, [r5, #0]
 801d752:	d030      	beq.n	801d7b6 <__sflush_r+0x92>
 801d754:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d756:	89a3      	ldrh	r3, [r4, #12]
 801d758:	0759      	lsls	r1, r3, #29
 801d75a:	d505      	bpl.n	801d768 <__sflush_r+0x44>
 801d75c:	6863      	ldr	r3, [r4, #4]
 801d75e:	1ad2      	subs	r2, r2, r3
 801d760:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d762:	b10b      	cbz	r3, 801d768 <__sflush_r+0x44>
 801d764:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d766:	1ad2      	subs	r2, r2, r3
 801d768:	2300      	movs	r3, #0
 801d76a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d76c:	6a21      	ldr	r1, [r4, #32]
 801d76e:	4628      	mov	r0, r5
 801d770:	47b0      	blx	r6
 801d772:	1c43      	adds	r3, r0, #1
 801d774:	89a3      	ldrh	r3, [r4, #12]
 801d776:	d106      	bne.n	801d786 <__sflush_r+0x62>
 801d778:	6829      	ldr	r1, [r5, #0]
 801d77a:	291d      	cmp	r1, #29
 801d77c:	d82b      	bhi.n	801d7d6 <__sflush_r+0xb2>
 801d77e:	4a2a      	ldr	r2, [pc, #168]	@ (801d828 <__sflush_r+0x104>)
 801d780:	40ca      	lsrs	r2, r1
 801d782:	07d6      	lsls	r6, r2, #31
 801d784:	d527      	bpl.n	801d7d6 <__sflush_r+0xb2>
 801d786:	2200      	movs	r2, #0
 801d788:	6062      	str	r2, [r4, #4]
 801d78a:	04d9      	lsls	r1, r3, #19
 801d78c:	6922      	ldr	r2, [r4, #16]
 801d78e:	6022      	str	r2, [r4, #0]
 801d790:	d504      	bpl.n	801d79c <__sflush_r+0x78>
 801d792:	1c42      	adds	r2, r0, #1
 801d794:	d101      	bne.n	801d79a <__sflush_r+0x76>
 801d796:	682b      	ldr	r3, [r5, #0]
 801d798:	b903      	cbnz	r3, 801d79c <__sflush_r+0x78>
 801d79a:	6560      	str	r0, [r4, #84]	@ 0x54
 801d79c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d79e:	602f      	str	r7, [r5, #0]
 801d7a0:	b1b9      	cbz	r1, 801d7d2 <__sflush_r+0xae>
 801d7a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d7a6:	4299      	cmp	r1, r3
 801d7a8:	d002      	beq.n	801d7b0 <__sflush_r+0x8c>
 801d7aa:	4628      	mov	r0, r5
 801d7ac:	f7ff fb42 	bl	801ce34 <_free_r>
 801d7b0:	2300      	movs	r3, #0
 801d7b2:	6363      	str	r3, [r4, #52]	@ 0x34
 801d7b4:	e00d      	b.n	801d7d2 <__sflush_r+0xae>
 801d7b6:	2301      	movs	r3, #1
 801d7b8:	4628      	mov	r0, r5
 801d7ba:	47b0      	blx	r6
 801d7bc:	4602      	mov	r2, r0
 801d7be:	1c50      	adds	r0, r2, #1
 801d7c0:	d1c9      	bne.n	801d756 <__sflush_r+0x32>
 801d7c2:	682b      	ldr	r3, [r5, #0]
 801d7c4:	2b00      	cmp	r3, #0
 801d7c6:	d0c6      	beq.n	801d756 <__sflush_r+0x32>
 801d7c8:	2b1d      	cmp	r3, #29
 801d7ca:	d001      	beq.n	801d7d0 <__sflush_r+0xac>
 801d7cc:	2b16      	cmp	r3, #22
 801d7ce:	d11e      	bne.n	801d80e <__sflush_r+0xea>
 801d7d0:	602f      	str	r7, [r5, #0]
 801d7d2:	2000      	movs	r0, #0
 801d7d4:	e022      	b.n	801d81c <__sflush_r+0xf8>
 801d7d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d7da:	b21b      	sxth	r3, r3
 801d7dc:	e01b      	b.n	801d816 <__sflush_r+0xf2>
 801d7de:	690f      	ldr	r7, [r1, #16]
 801d7e0:	2f00      	cmp	r7, #0
 801d7e2:	d0f6      	beq.n	801d7d2 <__sflush_r+0xae>
 801d7e4:	0793      	lsls	r3, r2, #30
 801d7e6:	680e      	ldr	r6, [r1, #0]
 801d7e8:	bf08      	it	eq
 801d7ea:	694b      	ldreq	r3, [r1, #20]
 801d7ec:	600f      	str	r7, [r1, #0]
 801d7ee:	bf18      	it	ne
 801d7f0:	2300      	movne	r3, #0
 801d7f2:	eba6 0807 	sub.w	r8, r6, r7
 801d7f6:	608b      	str	r3, [r1, #8]
 801d7f8:	f1b8 0f00 	cmp.w	r8, #0
 801d7fc:	dde9      	ble.n	801d7d2 <__sflush_r+0xae>
 801d7fe:	6a21      	ldr	r1, [r4, #32]
 801d800:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d802:	4643      	mov	r3, r8
 801d804:	463a      	mov	r2, r7
 801d806:	4628      	mov	r0, r5
 801d808:	47b0      	blx	r6
 801d80a:	2800      	cmp	r0, #0
 801d80c:	dc08      	bgt.n	801d820 <__sflush_r+0xfc>
 801d80e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d812:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d816:	81a3      	strh	r3, [r4, #12]
 801d818:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d81c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d820:	4407      	add	r7, r0
 801d822:	eba8 0800 	sub.w	r8, r8, r0
 801d826:	e7e7      	b.n	801d7f8 <__sflush_r+0xd4>
 801d828:	20400001 	.word	0x20400001

0801d82c <_fflush_r>:
 801d82c:	b538      	push	{r3, r4, r5, lr}
 801d82e:	690b      	ldr	r3, [r1, #16]
 801d830:	4605      	mov	r5, r0
 801d832:	460c      	mov	r4, r1
 801d834:	b913      	cbnz	r3, 801d83c <_fflush_r+0x10>
 801d836:	2500      	movs	r5, #0
 801d838:	4628      	mov	r0, r5
 801d83a:	bd38      	pop	{r3, r4, r5, pc}
 801d83c:	b118      	cbz	r0, 801d846 <_fflush_r+0x1a>
 801d83e:	6a03      	ldr	r3, [r0, #32]
 801d840:	b90b      	cbnz	r3, 801d846 <_fflush_r+0x1a>
 801d842:	f7fe ff11 	bl	801c668 <__sinit>
 801d846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d84a:	2b00      	cmp	r3, #0
 801d84c:	d0f3      	beq.n	801d836 <_fflush_r+0xa>
 801d84e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d850:	07d0      	lsls	r0, r2, #31
 801d852:	d404      	bmi.n	801d85e <_fflush_r+0x32>
 801d854:	0599      	lsls	r1, r3, #22
 801d856:	d402      	bmi.n	801d85e <_fflush_r+0x32>
 801d858:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d85a:	f7ff faa8 	bl	801cdae <__retarget_lock_acquire_recursive>
 801d85e:	4628      	mov	r0, r5
 801d860:	4621      	mov	r1, r4
 801d862:	f7ff ff5f 	bl	801d724 <__sflush_r>
 801d866:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d868:	07da      	lsls	r2, r3, #31
 801d86a:	4605      	mov	r5, r0
 801d86c:	d4e4      	bmi.n	801d838 <_fflush_r+0xc>
 801d86e:	89a3      	ldrh	r3, [r4, #12]
 801d870:	059b      	lsls	r3, r3, #22
 801d872:	d4e1      	bmi.n	801d838 <_fflush_r+0xc>
 801d874:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d876:	f7ff fa9b 	bl	801cdb0 <__retarget_lock_release_recursive>
 801d87a:	e7dd      	b.n	801d838 <_fflush_r+0xc>

0801d87c <fiprintf>:
 801d87c:	b40e      	push	{r1, r2, r3}
 801d87e:	b503      	push	{r0, r1, lr}
 801d880:	4601      	mov	r1, r0
 801d882:	ab03      	add	r3, sp, #12
 801d884:	4805      	ldr	r0, [pc, #20]	@ (801d89c <fiprintf+0x20>)
 801d886:	f853 2b04 	ldr.w	r2, [r3], #4
 801d88a:	6800      	ldr	r0, [r0, #0]
 801d88c:	9301      	str	r3, [sp, #4]
 801d88e:	f7ff fca5 	bl	801d1dc <_vfiprintf_r>
 801d892:	b002      	add	sp, #8
 801d894:	f85d eb04 	ldr.w	lr, [sp], #4
 801d898:	b003      	add	sp, #12
 801d89a:	4770      	bx	lr
 801d89c:	20002ec8 	.word	0x20002ec8

0801d8a0 <__swhatbuf_r>:
 801d8a0:	b570      	push	{r4, r5, r6, lr}
 801d8a2:	460c      	mov	r4, r1
 801d8a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d8a8:	2900      	cmp	r1, #0
 801d8aa:	b096      	sub	sp, #88	@ 0x58
 801d8ac:	4615      	mov	r5, r2
 801d8ae:	461e      	mov	r6, r3
 801d8b0:	da0d      	bge.n	801d8ce <__swhatbuf_r+0x2e>
 801d8b2:	89a3      	ldrh	r3, [r4, #12]
 801d8b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d8b8:	f04f 0100 	mov.w	r1, #0
 801d8bc:	bf14      	ite	ne
 801d8be:	2340      	movne	r3, #64	@ 0x40
 801d8c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d8c4:	2000      	movs	r0, #0
 801d8c6:	6031      	str	r1, [r6, #0]
 801d8c8:	602b      	str	r3, [r5, #0]
 801d8ca:	b016      	add	sp, #88	@ 0x58
 801d8cc:	bd70      	pop	{r4, r5, r6, pc}
 801d8ce:	466a      	mov	r2, sp
 801d8d0:	f000 f848 	bl	801d964 <_fstat_r>
 801d8d4:	2800      	cmp	r0, #0
 801d8d6:	dbec      	blt.n	801d8b2 <__swhatbuf_r+0x12>
 801d8d8:	9901      	ldr	r1, [sp, #4]
 801d8da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d8de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801d8e2:	4259      	negs	r1, r3
 801d8e4:	4159      	adcs	r1, r3
 801d8e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d8ea:	e7eb      	b.n	801d8c4 <__swhatbuf_r+0x24>

0801d8ec <__smakebuf_r>:
 801d8ec:	898b      	ldrh	r3, [r1, #12]
 801d8ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d8f0:	079d      	lsls	r5, r3, #30
 801d8f2:	4606      	mov	r6, r0
 801d8f4:	460c      	mov	r4, r1
 801d8f6:	d507      	bpl.n	801d908 <__smakebuf_r+0x1c>
 801d8f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801d8fc:	6023      	str	r3, [r4, #0]
 801d8fe:	6123      	str	r3, [r4, #16]
 801d900:	2301      	movs	r3, #1
 801d902:	6163      	str	r3, [r4, #20]
 801d904:	b003      	add	sp, #12
 801d906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d908:	ab01      	add	r3, sp, #4
 801d90a:	466a      	mov	r2, sp
 801d90c:	f7ff ffc8 	bl	801d8a0 <__swhatbuf_r>
 801d910:	9f00      	ldr	r7, [sp, #0]
 801d912:	4605      	mov	r5, r0
 801d914:	4639      	mov	r1, r7
 801d916:	4630      	mov	r0, r6
 801d918:	f7fe fc74 	bl	801c204 <_malloc_r>
 801d91c:	b948      	cbnz	r0, 801d932 <__smakebuf_r+0x46>
 801d91e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d922:	059a      	lsls	r2, r3, #22
 801d924:	d4ee      	bmi.n	801d904 <__smakebuf_r+0x18>
 801d926:	f023 0303 	bic.w	r3, r3, #3
 801d92a:	f043 0302 	orr.w	r3, r3, #2
 801d92e:	81a3      	strh	r3, [r4, #12]
 801d930:	e7e2      	b.n	801d8f8 <__smakebuf_r+0xc>
 801d932:	89a3      	ldrh	r3, [r4, #12]
 801d934:	6020      	str	r0, [r4, #0]
 801d936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d93a:	81a3      	strh	r3, [r4, #12]
 801d93c:	9b01      	ldr	r3, [sp, #4]
 801d93e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801d942:	b15b      	cbz	r3, 801d95c <__smakebuf_r+0x70>
 801d944:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d948:	4630      	mov	r0, r6
 801d94a:	f000 f81d 	bl	801d988 <_isatty_r>
 801d94e:	b128      	cbz	r0, 801d95c <__smakebuf_r+0x70>
 801d950:	89a3      	ldrh	r3, [r4, #12]
 801d952:	f023 0303 	bic.w	r3, r3, #3
 801d956:	f043 0301 	orr.w	r3, r3, #1
 801d95a:	81a3      	strh	r3, [r4, #12]
 801d95c:	89a3      	ldrh	r3, [r4, #12]
 801d95e:	431d      	orrs	r5, r3
 801d960:	81a5      	strh	r5, [r4, #12]
 801d962:	e7cf      	b.n	801d904 <__smakebuf_r+0x18>

0801d964 <_fstat_r>:
 801d964:	b538      	push	{r3, r4, r5, lr}
 801d966:	4d07      	ldr	r5, [pc, #28]	@ (801d984 <_fstat_r+0x20>)
 801d968:	2300      	movs	r3, #0
 801d96a:	4604      	mov	r4, r0
 801d96c:	4608      	mov	r0, r1
 801d96e:	4611      	mov	r1, r2
 801d970:	602b      	str	r3, [r5, #0]
 801d972:	f7e4 fcdd 	bl	8002330 <_fstat>
 801d976:	1c43      	adds	r3, r0, #1
 801d978:	d102      	bne.n	801d980 <_fstat_r+0x1c>
 801d97a:	682b      	ldr	r3, [r5, #0]
 801d97c:	b103      	cbz	r3, 801d980 <_fstat_r+0x1c>
 801d97e:	6023      	str	r3, [r4, #0]
 801d980:	bd38      	pop	{r3, r4, r5, pc}
 801d982:	bf00      	nop
 801d984:	20011898 	.word	0x20011898

0801d988 <_isatty_r>:
 801d988:	b538      	push	{r3, r4, r5, lr}
 801d98a:	4d06      	ldr	r5, [pc, #24]	@ (801d9a4 <_isatty_r+0x1c>)
 801d98c:	2300      	movs	r3, #0
 801d98e:	4604      	mov	r4, r0
 801d990:	4608      	mov	r0, r1
 801d992:	602b      	str	r3, [r5, #0]
 801d994:	f7e4 fcdc 	bl	8002350 <_isatty>
 801d998:	1c43      	adds	r3, r0, #1
 801d99a:	d102      	bne.n	801d9a2 <_isatty_r+0x1a>
 801d99c:	682b      	ldr	r3, [r5, #0]
 801d99e:	b103      	cbz	r3, 801d9a2 <_isatty_r+0x1a>
 801d9a0:	6023      	str	r3, [r4, #0]
 801d9a2:	bd38      	pop	{r3, r4, r5, pc}
 801d9a4:	20011898 	.word	0x20011898

0801d9a8 <abort>:
 801d9a8:	b508      	push	{r3, lr}
 801d9aa:	2006      	movs	r0, #6
 801d9ac:	f000 f82c 	bl	801da08 <raise>
 801d9b0:	2001      	movs	r0, #1
 801d9b2:	f7e4 fc6d 	bl	8002290 <_exit>

0801d9b6 <_raise_r>:
 801d9b6:	291f      	cmp	r1, #31
 801d9b8:	b538      	push	{r3, r4, r5, lr}
 801d9ba:	4605      	mov	r5, r0
 801d9bc:	460c      	mov	r4, r1
 801d9be:	d904      	bls.n	801d9ca <_raise_r+0x14>
 801d9c0:	2316      	movs	r3, #22
 801d9c2:	6003      	str	r3, [r0, #0]
 801d9c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d9c8:	bd38      	pop	{r3, r4, r5, pc}
 801d9ca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801d9cc:	b112      	cbz	r2, 801d9d4 <_raise_r+0x1e>
 801d9ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d9d2:	b94b      	cbnz	r3, 801d9e8 <_raise_r+0x32>
 801d9d4:	4628      	mov	r0, r5
 801d9d6:	f000 f831 	bl	801da3c <_getpid_r>
 801d9da:	4622      	mov	r2, r4
 801d9dc:	4601      	mov	r1, r0
 801d9de:	4628      	mov	r0, r5
 801d9e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d9e4:	f000 b818 	b.w	801da18 <_kill_r>
 801d9e8:	2b01      	cmp	r3, #1
 801d9ea:	d00a      	beq.n	801da02 <_raise_r+0x4c>
 801d9ec:	1c59      	adds	r1, r3, #1
 801d9ee:	d103      	bne.n	801d9f8 <_raise_r+0x42>
 801d9f0:	2316      	movs	r3, #22
 801d9f2:	6003      	str	r3, [r0, #0]
 801d9f4:	2001      	movs	r0, #1
 801d9f6:	e7e7      	b.n	801d9c8 <_raise_r+0x12>
 801d9f8:	2100      	movs	r1, #0
 801d9fa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801d9fe:	4620      	mov	r0, r4
 801da00:	4798      	blx	r3
 801da02:	2000      	movs	r0, #0
 801da04:	e7e0      	b.n	801d9c8 <_raise_r+0x12>
	...

0801da08 <raise>:
 801da08:	4b02      	ldr	r3, [pc, #8]	@ (801da14 <raise+0xc>)
 801da0a:	4601      	mov	r1, r0
 801da0c:	6818      	ldr	r0, [r3, #0]
 801da0e:	f7ff bfd2 	b.w	801d9b6 <_raise_r>
 801da12:	bf00      	nop
 801da14:	20002ec8 	.word	0x20002ec8

0801da18 <_kill_r>:
 801da18:	b538      	push	{r3, r4, r5, lr}
 801da1a:	4d07      	ldr	r5, [pc, #28]	@ (801da38 <_kill_r+0x20>)
 801da1c:	2300      	movs	r3, #0
 801da1e:	4604      	mov	r4, r0
 801da20:	4608      	mov	r0, r1
 801da22:	4611      	mov	r1, r2
 801da24:	602b      	str	r3, [r5, #0]
 801da26:	f7e4 fc23 	bl	8002270 <_kill>
 801da2a:	1c43      	adds	r3, r0, #1
 801da2c:	d102      	bne.n	801da34 <_kill_r+0x1c>
 801da2e:	682b      	ldr	r3, [r5, #0]
 801da30:	b103      	cbz	r3, 801da34 <_kill_r+0x1c>
 801da32:	6023      	str	r3, [r4, #0]
 801da34:	bd38      	pop	{r3, r4, r5, pc}
 801da36:	bf00      	nop
 801da38:	20011898 	.word	0x20011898

0801da3c <_getpid_r>:
 801da3c:	f7e4 bc10 	b.w	8002260 <_getpid>

0801da40 <atan2>:
 801da40:	f000 bcd2 	b.w	801e3e8 <__ieee754_atan2>

0801da44 <sqrt>:
 801da44:	b538      	push	{r3, r4, r5, lr}
 801da46:	ed2d 8b02 	vpush	{d8}
 801da4a:	ec55 4b10 	vmov	r4, r5, d0
 801da4e:	f000 fa6f 	bl	801df30 <__ieee754_sqrt>
 801da52:	4622      	mov	r2, r4
 801da54:	462b      	mov	r3, r5
 801da56:	4620      	mov	r0, r4
 801da58:	4629      	mov	r1, r5
 801da5a:	eeb0 8a40 	vmov.f32	s16, s0
 801da5e:	eef0 8a60 	vmov.f32	s17, s1
 801da62:	f7e3 f87b 	bl	8000b5c <__aeabi_dcmpun>
 801da66:	b990      	cbnz	r0, 801da8e <sqrt+0x4a>
 801da68:	2200      	movs	r2, #0
 801da6a:	2300      	movs	r3, #0
 801da6c:	4620      	mov	r0, r4
 801da6e:	4629      	mov	r1, r5
 801da70:	f7e3 f84c 	bl	8000b0c <__aeabi_dcmplt>
 801da74:	b158      	cbz	r0, 801da8e <sqrt+0x4a>
 801da76:	f7ff f96f 	bl	801cd58 <__errno>
 801da7a:	2321      	movs	r3, #33	@ 0x21
 801da7c:	6003      	str	r3, [r0, #0]
 801da7e:	2200      	movs	r2, #0
 801da80:	2300      	movs	r3, #0
 801da82:	4610      	mov	r0, r2
 801da84:	4619      	mov	r1, r3
 801da86:	f7e2 fef9 	bl	800087c <__aeabi_ddiv>
 801da8a:	ec41 0b18 	vmov	d8, r0, r1
 801da8e:	eeb0 0a48 	vmov.f32	s0, s16
 801da92:	eef0 0a68 	vmov.f32	s1, s17
 801da96:	ecbd 8b02 	vpop	{d8}
 801da9a:	bd38      	pop	{r3, r4, r5, pc}
 801da9c:	0000      	movs	r0, r0
	...

0801daa0 <atan>:
 801daa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801daa4:	ec55 4b10 	vmov	r4, r5, d0
 801daa8:	4bbf      	ldr	r3, [pc, #764]	@ (801dda8 <atan+0x308>)
 801daaa:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801daae:	429e      	cmp	r6, r3
 801dab0:	46ab      	mov	fp, r5
 801dab2:	d918      	bls.n	801dae6 <atan+0x46>
 801dab4:	4bbd      	ldr	r3, [pc, #756]	@ (801ddac <atan+0x30c>)
 801dab6:	429e      	cmp	r6, r3
 801dab8:	d801      	bhi.n	801dabe <atan+0x1e>
 801daba:	d109      	bne.n	801dad0 <atan+0x30>
 801dabc:	b144      	cbz	r4, 801dad0 <atan+0x30>
 801dabe:	4622      	mov	r2, r4
 801dac0:	462b      	mov	r3, r5
 801dac2:	4620      	mov	r0, r4
 801dac4:	4629      	mov	r1, r5
 801dac6:	f7e2 fbf9 	bl	80002bc <__adddf3>
 801daca:	4604      	mov	r4, r0
 801dacc:	460d      	mov	r5, r1
 801dace:	e006      	b.n	801dade <atan+0x3e>
 801dad0:	f1bb 0f00 	cmp.w	fp, #0
 801dad4:	f340 812b 	ble.w	801dd2e <atan+0x28e>
 801dad8:	a597      	add	r5, pc, #604	@ (adr r5, 801dd38 <atan+0x298>)
 801dada:	e9d5 4500 	ldrd	r4, r5, [r5]
 801dade:	ec45 4b10 	vmov	d0, r4, r5
 801dae2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dae6:	4bb2      	ldr	r3, [pc, #712]	@ (801ddb0 <atan+0x310>)
 801dae8:	429e      	cmp	r6, r3
 801daea:	d813      	bhi.n	801db14 <atan+0x74>
 801daec:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801daf0:	429e      	cmp	r6, r3
 801daf2:	d80c      	bhi.n	801db0e <atan+0x6e>
 801daf4:	a392      	add	r3, pc, #584	@ (adr r3, 801dd40 <atan+0x2a0>)
 801daf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dafa:	4620      	mov	r0, r4
 801dafc:	4629      	mov	r1, r5
 801dafe:	f7e2 fbdd 	bl	80002bc <__adddf3>
 801db02:	4bac      	ldr	r3, [pc, #688]	@ (801ddb4 <atan+0x314>)
 801db04:	2200      	movs	r2, #0
 801db06:	f7e3 f81f 	bl	8000b48 <__aeabi_dcmpgt>
 801db0a:	2800      	cmp	r0, #0
 801db0c:	d1e7      	bne.n	801dade <atan+0x3e>
 801db0e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801db12:	e029      	b.n	801db68 <atan+0xc8>
 801db14:	f000 f9b0 	bl	801de78 <fabs>
 801db18:	4ba7      	ldr	r3, [pc, #668]	@ (801ddb8 <atan+0x318>)
 801db1a:	429e      	cmp	r6, r3
 801db1c:	ec55 4b10 	vmov	r4, r5, d0
 801db20:	f200 80bc 	bhi.w	801dc9c <atan+0x1fc>
 801db24:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801db28:	429e      	cmp	r6, r3
 801db2a:	f200 809e 	bhi.w	801dc6a <atan+0x1ca>
 801db2e:	4622      	mov	r2, r4
 801db30:	462b      	mov	r3, r5
 801db32:	4620      	mov	r0, r4
 801db34:	4629      	mov	r1, r5
 801db36:	f7e2 fbc1 	bl	80002bc <__adddf3>
 801db3a:	4b9e      	ldr	r3, [pc, #632]	@ (801ddb4 <atan+0x314>)
 801db3c:	2200      	movs	r2, #0
 801db3e:	f7e2 fbbb 	bl	80002b8 <__aeabi_dsub>
 801db42:	2200      	movs	r2, #0
 801db44:	4606      	mov	r6, r0
 801db46:	460f      	mov	r7, r1
 801db48:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801db4c:	4620      	mov	r0, r4
 801db4e:	4629      	mov	r1, r5
 801db50:	f7e2 fbb4 	bl	80002bc <__adddf3>
 801db54:	4602      	mov	r2, r0
 801db56:	460b      	mov	r3, r1
 801db58:	4630      	mov	r0, r6
 801db5a:	4639      	mov	r1, r7
 801db5c:	f7e2 fe8e 	bl	800087c <__aeabi_ddiv>
 801db60:	f04f 0a00 	mov.w	sl, #0
 801db64:	4604      	mov	r4, r0
 801db66:	460d      	mov	r5, r1
 801db68:	4622      	mov	r2, r4
 801db6a:	462b      	mov	r3, r5
 801db6c:	4620      	mov	r0, r4
 801db6e:	4629      	mov	r1, r5
 801db70:	f7e2 fd5a 	bl	8000628 <__aeabi_dmul>
 801db74:	4602      	mov	r2, r0
 801db76:	460b      	mov	r3, r1
 801db78:	4680      	mov	r8, r0
 801db7a:	4689      	mov	r9, r1
 801db7c:	f7e2 fd54 	bl	8000628 <__aeabi_dmul>
 801db80:	a371      	add	r3, pc, #452	@ (adr r3, 801dd48 <atan+0x2a8>)
 801db82:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db86:	4606      	mov	r6, r0
 801db88:	460f      	mov	r7, r1
 801db8a:	f7e2 fd4d 	bl	8000628 <__aeabi_dmul>
 801db8e:	a370      	add	r3, pc, #448	@ (adr r3, 801dd50 <atan+0x2b0>)
 801db90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db94:	f7e2 fb92 	bl	80002bc <__adddf3>
 801db98:	4632      	mov	r2, r6
 801db9a:	463b      	mov	r3, r7
 801db9c:	f7e2 fd44 	bl	8000628 <__aeabi_dmul>
 801dba0:	a36d      	add	r3, pc, #436	@ (adr r3, 801dd58 <atan+0x2b8>)
 801dba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dba6:	f7e2 fb89 	bl	80002bc <__adddf3>
 801dbaa:	4632      	mov	r2, r6
 801dbac:	463b      	mov	r3, r7
 801dbae:	f7e2 fd3b 	bl	8000628 <__aeabi_dmul>
 801dbb2:	a36b      	add	r3, pc, #428	@ (adr r3, 801dd60 <atan+0x2c0>)
 801dbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbb8:	f7e2 fb80 	bl	80002bc <__adddf3>
 801dbbc:	4632      	mov	r2, r6
 801dbbe:	463b      	mov	r3, r7
 801dbc0:	f7e2 fd32 	bl	8000628 <__aeabi_dmul>
 801dbc4:	a368      	add	r3, pc, #416	@ (adr r3, 801dd68 <atan+0x2c8>)
 801dbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbca:	f7e2 fb77 	bl	80002bc <__adddf3>
 801dbce:	4632      	mov	r2, r6
 801dbd0:	463b      	mov	r3, r7
 801dbd2:	f7e2 fd29 	bl	8000628 <__aeabi_dmul>
 801dbd6:	a366      	add	r3, pc, #408	@ (adr r3, 801dd70 <atan+0x2d0>)
 801dbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbdc:	f7e2 fb6e 	bl	80002bc <__adddf3>
 801dbe0:	4642      	mov	r2, r8
 801dbe2:	464b      	mov	r3, r9
 801dbe4:	f7e2 fd20 	bl	8000628 <__aeabi_dmul>
 801dbe8:	a363      	add	r3, pc, #396	@ (adr r3, 801dd78 <atan+0x2d8>)
 801dbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbee:	4680      	mov	r8, r0
 801dbf0:	4689      	mov	r9, r1
 801dbf2:	4630      	mov	r0, r6
 801dbf4:	4639      	mov	r1, r7
 801dbf6:	f7e2 fd17 	bl	8000628 <__aeabi_dmul>
 801dbfa:	a361      	add	r3, pc, #388	@ (adr r3, 801dd80 <atan+0x2e0>)
 801dbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc00:	f7e2 fb5a 	bl	80002b8 <__aeabi_dsub>
 801dc04:	4632      	mov	r2, r6
 801dc06:	463b      	mov	r3, r7
 801dc08:	f7e2 fd0e 	bl	8000628 <__aeabi_dmul>
 801dc0c:	a35e      	add	r3, pc, #376	@ (adr r3, 801dd88 <atan+0x2e8>)
 801dc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc12:	f7e2 fb51 	bl	80002b8 <__aeabi_dsub>
 801dc16:	4632      	mov	r2, r6
 801dc18:	463b      	mov	r3, r7
 801dc1a:	f7e2 fd05 	bl	8000628 <__aeabi_dmul>
 801dc1e:	a35c      	add	r3, pc, #368	@ (adr r3, 801dd90 <atan+0x2f0>)
 801dc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc24:	f7e2 fb48 	bl	80002b8 <__aeabi_dsub>
 801dc28:	4632      	mov	r2, r6
 801dc2a:	463b      	mov	r3, r7
 801dc2c:	f7e2 fcfc 	bl	8000628 <__aeabi_dmul>
 801dc30:	a359      	add	r3, pc, #356	@ (adr r3, 801dd98 <atan+0x2f8>)
 801dc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc36:	f7e2 fb3f 	bl	80002b8 <__aeabi_dsub>
 801dc3a:	4632      	mov	r2, r6
 801dc3c:	463b      	mov	r3, r7
 801dc3e:	f7e2 fcf3 	bl	8000628 <__aeabi_dmul>
 801dc42:	4602      	mov	r2, r0
 801dc44:	460b      	mov	r3, r1
 801dc46:	4640      	mov	r0, r8
 801dc48:	4649      	mov	r1, r9
 801dc4a:	f7e2 fb37 	bl	80002bc <__adddf3>
 801dc4e:	4622      	mov	r2, r4
 801dc50:	462b      	mov	r3, r5
 801dc52:	f7e2 fce9 	bl	8000628 <__aeabi_dmul>
 801dc56:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801dc5a:	4602      	mov	r2, r0
 801dc5c:	460b      	mov	r3, r1
 801dc5e:	d148      	bne.n	801dcf2 <atan+0x252>
 801dc60:	4620      	mov	r0, r4
 801dc62:	4629      	mov	r1, r5
 801dc64:	f7e2 fb28 	bl	80002b8 <__aeabi_dsub>
 801dc68:	e72f      	b.n	801daca <atan+0x2a>
 801dc6a:	4b52      	ldr	r3, [pc, #328]	@ (801ddb4 <atan+0x314>)
 801dc6c:	2200      	movs	r2, #0
 801dc6e:	4620      	mov	r0, r4
 801dc70:	4629      	mov	r1, r5
 801dc72:	f7e2 fb21 	bl	80002b8 <__aeabi_dsub>
 801dc76:	4b4f      	ldr	r3, [pc, #316]	@ (801ddb4 <atan+0x314>)
 801dc78:	4606      	mov	r6, r0
 801dc7a:	460f      	mov	r7, r1
 801dc7c:	2200      	movs	r2, #0
 801dc7e:	4620      	mov	r0, r4
 801dc80:	4629      	mov	r1, r5
 801dc82:	f7e2 fb1b 	bl	80002bc <__adddf3>
 801dc86:	4602      	mov	r2, r0
 801dc88:	460b      	mov	r3, r1
 801dc8a:	4630      	mov	r0, r6
 801dc8c:	4639      	mov	r1, r7
 801dc8e:	f7e2 fdf5 	bl	800087c <__aeabi_ddiv>
 801dc92:	f04f 0a01 	mov.w	sl, #1
 801dc96:	4604      	mov	r4, r0
 801dc98:	460d      	mov	r5, r1
 801dc9a:	e765      	b.n	801db68 <atan+0xc8>
 801dc9c:	4b47      	ldr	r3, [pc, #284]	@ (801ddbc <atan+0x31c>)
 801dc9e:	429e      	cmp	r6, r3
 801dca0:	d21c      	bcs.n	801dcdc <atan+0x23c>
 801dca2:	4b47      	ldr	r3, [pc, #284]	@ (801ddc0 <atan+0x320>)
 801dca4:	2200      	movs	r2, #0
 801dca6:	4620      	mov	r0, r4
 801dca8:	4629      	mov	r1, r5
 801dcaa:	f7e2 fb05 	bl	80002b8 <__aeabi_dsub>
 801dcae:	4b44      	ldr	r3, [pc, #272]	@ (801ddc0 <atan+0x320>)
 801dcb0:	4606      	mov	r6, r0
 801dcb2:	460f      	mov	r7, r1
 801dcb4:	2200      	movs	r2, #0
 801dcb6:	4620      	mov	r0, r4
 801dcb8:	4629      	mov	r1, r5
 801dcba:	f7e2 fcb5 	bl	8000628 <__aeabi_dmul>
 801dcbe:	4b3d      	ldr	r3, [pc, #244]	@ (801ddb4 <atan+0x314>)
 801dcc0:	2200      	movs	r2, #0
 801dcc2:	f7e2 fafb 	bl	80002bc <__adddf3>
 801dcc6:	4602      	mov	r2, r0
 801dcc8:	460b      	mov	r3, r1
 801dcca:	4630      	mov	r0, r6
 801dccc:	4639      	mov	r1, r7
 801dcce:	f7e2 fdd5 	bl	800087c <__aeabi_ddiv>
 801dcd2:	f04f 0a02 	mov.w	sl, #2
 801dcd6:	4604      	mov	r4, r0
 801dcd8:	460d      	mov	r5, r1
 801dcda:	e745      	b.n	801db68 <atan+0xc8>
 801dcdc:	4622      	mov	r2, r4
 801dcde:	462b      	mov	r3, r5
 801dce0:	4938      	ldr	r1, [pc, #224]	@ (801ddc4 <atan+0x324>)
 801dce2:	2000      	movs	r0, #0
 801dce4:	f7e2 fdca 	bl	800087c <__aeabi_ddiv>
 801dce8:	f04f 0a03 	mov.w	sl, #3
 801dcec:	4604      	mov	r4, r0
 801dcee:	460d      	mov	r5, r1
 801dcf0:	e73a      	b.n	801db68 <atan+0xc8>
 801dcf2:	4b35      	ldr	r3, [pc, #212]	@ (801ddc8 <atan+0x328>)
 801dcf4:	4e35      	ldr	r6, [pc, #212]	@ (801ddcc <atan+0x32c>)
 801dcf6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801dcfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcfe:	f7e2 fadb 	bl	80002b8 <__aeabi_dsub>
 801dd02:	4622      	mov	r2, r4
 801dd04:	462b      	mov	r3, r5
 801dd06:	f7e2 fad7 	bl	80002b8 <__aeabi_dsub>
 801dd0a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801dd0e:	4602      	mov	r2, r0
 801dd10:	460b      	mov	r3, r1
 801dd12:	e9d6 0100 	ldrd	r0, r1, [r6]
 801dd16:	f7e2 facf 	bl	80002b8 <__aeabi_dsub>
 801dd1a:	f1bb 0f00 	cmp.w	fp, #0
 801dd1e:	4604      	mov	r4, r0
 801dd20:	460d      	mov	r5, r1
 801dd22:	f6bf aedc 	bge.w	801dade <atan+0x3e>
 801dd26:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801dd2a:	461d      	mov	r5, r3
 801dd2c:	e6d7      	b.n	801dade <atan+0x3e>
 801dd2e:	a51c      	add	r5, pc, #112	@ (adr r5, 801dda0 <atan+0x300>)
 801dd30:	e9d5 4500 	ldrd	r4, r5, [r5]
 801dd34:	e6d3      	b.n	801dade <atan+0x3e>
 801dd36:	bf00      	nop
 801dd38:	54442d18 	.word	0x54442d18
 801dd3c:	3ff921fb 	.word	0x3ff921fb
 801dd40:	8800759c 	.word	0x8800759c
 801dd44:	7e37e43c 	.word	0x7e37e43c
 801dd48:	e322da11 	.word	0xe322da11
 801dd4c:	3f90ad3a 	.word	0x3f90ad3a
 801dd50:	24760deb 	.word	0x24760deb
 801dd54:	3fa97b4b 	.word	0x3fa97b4b
 801dd58:	a0d03d51 	.word	0xa0d03d51
 801dd5c:	3fb10d66 	.word	0x3fb10d66
 801dd60:	c54c206e 	.word	0xc54c206e
 801dd64:	3fb745cd 	.word	0x3fb745cd
 801dd68:	920083ff 	.word	0x920083ff
 801dd6c:	3fc24924 	.word	0x3fc24924
 801dd70:	5555550d 	.word	0x5555550d
 801dd74:	3fd55555 	.word	0x3fd55555
 801dd78:	2c6a6c2f 	.word	0x2c6a6c2f
 801dd7c:	bfa2b444 	.word	0xbfa2b444
 801dd80:	52defd9a 	.word	0x52defd9a
 801dd84:	3fadde2d 	.word	0x3fadde2d
 801dd88:	af749a6d 	.word	0xaf749a6d
 801dd8c:	3fb3b0f2 	.word	0x3fb3b0f2
 801dd90:	fe231671 	.word	0xfe231671
 801dd94:	3fbc71c6 	.word	0x3fbc71c6
 801dd98:	9998ebc4 	.word	0x9998ebc4
 801dd9c:	3fc99999 	.word	0x3fc99999
 801dda0:	54442d18 	.word	0x54442d18
 801dda4:	bff921fb 	.word	0xbff921fb
 801dda8:	440fffff 	.word	0x440fffff
 801ddac:	7ff00000 	.word	0x7ff00000
 801ddb0:	3fdbffff 	.word	0x3fdbffff
 801ddb4:	3ff00000 	.word	0x3ff00000
 801ddb8:	3ff2ffff 	.word	0x3ff2ffff
 801ddbc:	40038000 	.word	0x40038000
 801ddc0:	3ff80000 	.word	0x3ff80000
 801ddc4:	bff00000 	.word	0xbff00000
 801ddc8:	08020ce0 	.word	0x08020ce0
 801ddcc:	08020d00 	.word	0x08020d00

0801ddd0 <cos>:
 801ddd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ddd2:	ec53 2b10 	vmov	r2, r3, d0
 801ddd6:	4826      	ldr	r0, [pc, #152]	@ (801de70 <cos+0xa0>)
 801ddd8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801dddc:	4281      	cmp	r1, r0
 801ddde:	d806      	bhi.n	801ddee <cos+0x1e>
 801dde0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801de68 <cos+0x98>
 801dde4:	b005      	add	sp, #20
 801dde6:	f85d eb04 	ldr.w	lr, [sp], #4
 801ddea:	f000 b979 	b.w	801e0e0 <__kernel_cos>
 801ddee:	4821      	ldr	r0, [pc, #132]	@ (801de74 <cos+0xa4>)
 801ddf0:	4281      	cmp	r1, r0
 801ddf2:	d908      	bls.n	801de06 <cos+0x36>
 801ddf4:	4610      	mov	r0, r2
 801ddf6:	4619      	mov	r1, r3
 801ddf8:	f7e2 fa5e 	bl	80002b8 <__aeabi_dsub>
 801ddfc:	ec41 0b10 	vmov	d0, r0, r1
 801de00:	b005      	add	sp, #20
 801de02:	f85d fb04 	ldr.w	pc, [sp], #4
 801de06:	4668      	mov	r0, sp
 801de08:	f000 fbb6 	bl	801e578 <__ieee754_rem_pio2>
 801de0c:	f000 0003 	and.w	r0, r0, #3
 801de10:	2801      	cmp	r0, #1
 801de12:	d00b      	beq.n	801de2c <cos+0x5c>
 801de14:	2802      	cmp	r0, #2
 801de16:	d015      	beq.n	801de44 <cos+0x74>
 801de18:	b9d8      	cbnz	r0, 801de52 <cos+0x82>
 801de1a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801de1e:	ed9d 0b00 	vldr	d0, [sp]
 801de22:	f000 f95d 	bl	801e0e0 <__kernel_cos>
 801de26:	ec51 0b10 	vmov	r0, r1, d0
 801de2a:	e7e7      	b.n	801ddfc <cos+0x2c>
 801de2c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801de30:	ed9d 0b00 	vldr	d0, [sp]
 801de34:	f000 fa1c 	bl	801e270 <__kernel_sin>
 801de38:	ec53 2b10 	vmov	r2, r3, d0
 801de3c:	4610      	mov	r0, r2
 801de3e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801de42:	e7db      	b.n	801ddfc <cos+0x2c>
 801de44:	ed9d 1b02 	vldr	d1, [sp, #8]
 801de48:	ed9d 0b00 	vldr	d0, [sp]
 801de4c:	f000 f948 	bl	801e0e0 <__kernel_cos>
 801de50:	e7f2      	b.n	801de38 <cos+0x68>
 801de52:	ed9d 1b02 	vldr	d1, [sp, #8]
 801de56:	ed9d 0b00 	vldr	d0, [sp]
 801de5a:	2001      	movs	r0, #1
 801de5c:	f000 fa08 	bl	801e270 <__kernel_sin>
 801de60:	e7e1      	b.n	801de26 <cos+0x56>
 801de62:	bf00      	nop
 801de64:	f3af 8000 	nop.w
	...
 801de70:	3fe921fb 	.word	0x3fe921fb
 801de74:	7fefffff 	.word	0x7fefffff

0801de78 <fabs>:
 801de78:	ec51 0b10 	vmov	r0, r1, d0
 801de7c:	4602      	mov	r2, r0
 801de7e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801de82:	ec43 2b10 	vmov	d0, r2, r3
 801de86:	4770      	bx	lr

0801de88 <sin>:
 801de88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801de8a:	ec53 2b10 	vmov	r2, r3, d0
 801de8e:	4826      	ldr	r0, [pc, #152]	@ (801df28 <sin+0xa0>)
 801de90:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801de94:	4281      	cmp	r1, r0
 801de96:	d807      	bhi.n	801dea8 <sin+0x20>
 801de98:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801df20 <sin+0x98>
 801de9c:	2000      	movs	r0, #0
 801de9e:	b005      	add	sp, #20
 801dea0:	f85d eb04 	ldr.w	lr, [sp], #4
 801dea4:	f000 b9e4 	b.w	801e270 <__kernel_sin>
 801dea8:	4820      	ldr	r0, [pc, #128]	@ (801df2c <sin+0xa4>)
 801deaa:	4281      	cmp	r1, r0
 801deac:	d908      	bls.n	801dec0 <sin+0x38>
 801deae:	4610      	mov	r0, r2
 801deb0:	4619      	mov	r1, r3
 801deb2:	f7e2 fa01 	bl	80002b8 <__aeabi_dsub>
 801deb6:	ec41 0b10 	vmov	d0, r0, r1
 801deba:	b005      	add	sp, #20
 801debc:	f85d fb04 	ldr.w	pc, [sp], #4
 801dec0:	4668      	mov	r0, sp
 801dec2:	f000 fb59 	bl	801e578 <__ieee754_rem_pio2>
 801dec6:	f000 0003 	and.w	r0, r0, #3
 801deca:	2801      	cmp	r0, #1
 801decc:	d00c      	beq.n	801dee8 <sin+0x60>
 801dece:	2802      	cmp	r0, #2
 801ded0:	d011      	beq.n	801def6 <sin+0x6e>
 801ded2:	b9e8      	cbnz	r0, 801df10 <sin+0x88>
 801ded4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ded8:	ed9d 0b00 	vldr	d0, [sp]
 801dedc:	2001      	movs	r0, #1
 801dede:	f000 f9c7 	bl	801e270 <__kernel_sin>
 801dee2:	ec51 0b10 	vmov	r0, r1, d0
 801dee6:	e7e6      	b.n	801deb6 <sin+0x2e>
 801dee8:	ed9d 1b02 	vldr	d1, [sp, #8]
 801deec:	ed9d 0b00 	vldr	d0, [sp]
 801def0:	f000 f8f6 	bl	801e0e0 <__kernel_cos>
 801def4:	e7f5      	b.n	801dee2 <sin+0x5a>
 801def6:	ed9d 1b02 	vldr	d1, [sp, #8]
 801defa:	ed9d 0b00 	vldr	d0, [sp]
 801defe:	2001      	movs	r0, #1
 801df00:	f000 f9b6 	bl	801e270 <__kernel_sin>
 801df04:	ec53 2b10 	vmov	r2, r3, d0
 801df08:	4610      	mov	r0, r2
 801df0a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801df0e:	e7d2      	b.n	801deb6 <sin+0x2e>
 801df10:	ed9d 1b02 	vldr	d1, [sp, #8]
 801df14:	ed9d 0b00 	vldr	d0, [sp]
 801df18:	f000 f8e2 	bl	801e0e0 <__kernel_cos>
 801df1c:	e7f2      	b.n	801df04 <sin+0x7c>
 801df1e:	bf00      	nop
	...
 801df28:	3fe921fb 	.word	0x3fe921fb
 801df2c:	7fefffff 	.word	0x7fefffff

0801df30 <__ieee754_sqrt>:
 801df30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801df34:	4a66      	ldr	r2, [pc, #408]	@ (801e0d0 <__ieee754_sqrt+0x1a0>)
 801df36:	ec55 4b10 	vmov	r4, r5, d0
 801df3a:	43aa      	bics	r2, r5
 801df3c:	462b      	mov	r3, r5
 801df3e:	4621      	mov	r1, r4
 801df40:	d110      	bne.n	801df64 <__ieee754_sqrt+0x34>
 801df42:	4622      	mov	r2, r4
 801df44:	4620      	mov	r0, r4
 801df46:	4629      	mov	r1, r5
 801df48:	f7e2 fb6e 	bl	8000628 <__aeabi_dmul>
 801df4c:	4602      	mov	r2, r0
 801df4e:	460b      	mov	r3, r1
 801df50:	4620      	mov	r0, r4
 801df52:	4629      	mov	r1, r5
 801df54:	f7e2 f9b2 	bl	80002bc <__adddf3>
 801df58:	4604      	mov	r4, r0
 801df5a:	460d      	mov	r5, r1
 801df5c:	ec45 4b10 	vmov	d0, r4, r5
 801df60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801df64:	2d00      	cmp	r5, #0
 801df66:	dc0e      	bgt.n	801df86 <__ieee754_sqrt+0x56>
 801df68:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801df6c:	4322      	orrs	r2, r4
 801df6e:	d0f5      	beq.n	801df5c <__ieee754_sqrt+0x2c>
 801df70:	b19d      	cbz	r5, 801df9a <__ieee754_sqrt+0x6a>
 801df72:	4622      	mov	r2, r4
 801df74:	4620      	mov	r0, r4
 801df76:	4629      	mov	r1, r5
 801df78:	f7e2 f99e 	bl	80002b8 <__aeabi_dsub>
 801df7c:	4602      	mov	r2, r0
 801df7e:	460b      	mov	r3, r1
 801df80:	f7e2 fc7c 	bl	800087c <__aeabi_ddiv>
 801df84:	e7e8      	b.n	801df58 <__ieee754_sqrt+0x28>
 801df86:	152a      	asrs	r2, r5, #20
 801df88:	d115      	bne.n	801dfb6 <__ieee754_sqrt+0x86>
 801df8a:	2000      	movs	r0, #0
 801df8c:	e009      	b.n	801dfa2 <__ieee754_sqrt+0x72>
 801df8e:	0acb      	lsrs	r3, r1, #11
 801df90:	3a15      	subs	r2, #21
 801df92:	0549      	lsls	r1, r1, #21
 801df94:	2b00      	cmp	r3, #0
 801df96:	d0fa      	beq.n	801df8e <__ieee754_sqrt+0x5e>
 801df98:	e7f7      	b.n	801df8a <__ieee754_sqrt+0x5a>
 801df9a:	462a      	mov	r2, r5
 801df9c:	e7fa      	b.n	801df94 <__ieee754_sqrt+0x64>
 801df9e:	005b      	lsls	r3, r3, #1
 801dfa0:	3001      	adds	r0, #1
 801dfa2:	02dc      	lsls	r4, r3, #11
 801dfa4:	d5fb      	bpl.n	801df9e <__ieee754_sqrt+0x6e>
 801dfa6:	1e44      	subs	r4, r0, #1
 801dfa8:	1b12      	subs	r2, r2, r4
 801dfaa:	f1c0 0420 	rsb	r4, r0, #32
 801dfae:	fa21 f404 	lsr.w	r4, r1, r4
 801dfb2:	4323      	orrs	r3, r4
 801dfb4:	4081      	lsls	r1, r0
 801dfb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801dfba:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801dfbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801dfc2:	07d2      	lsls	r2, r2, #31
 801dfc4:	bf5c      	itt	pl
 801dfc6:	005b      	lslpl	r3, r3, #1
 801dfc8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801dfcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801dfd0:	bf58      	it	pl
 801dfd2:	0049      	lslpl	r1, r1, #1
 801dfd4:	2600      	movs	r6, #0
 801dfd6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801dfda:	107f      	asrs	r7, r7, #1
 801dfdc:	0049      	lsls	r1, r1, #1
 801dfde:	2016      	movs	r0, #22
 801dfe0:	4632      	mov	r2, r6
 801dfe2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801dfe6:	1915      	adds	r5, r2, r4
 801dfe8:	429d      	cmp	r5, r3
 801dfea:	bfde      	ittt	le
 801dfec:	192a      	addle	r2, r5, r4
 801dfee:	1b5b      	suble	r3, r3, r5
 801dff0:	1936      	addle	r6, r6, r4
 801dff2:	0fcd      	lsrs	r5, r1, #31
 801dff4:	3801      	subs	r0, #1
 801dff6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801dffa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801dffe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801e002:	d1f0      	bne.n	801dfe6 <__ieee754_sqrt+0xb6>
 801e004:	4605      	mov	r5, r0
 801e006:	2420      	movs	r4, #32
 801e008:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801e00c:	4293      	cmp	r3, r2
 801e00e:	eb0c 0e00 	add.w	lr, ip, r0
 801e012:	dc02      	bgt.n	801e01a <__ieee754_sqrt+0xea>
 801e014:	d113      	bne.n	801e03e <__ieee754_sqrt+0x10e>
 801e016:	458e      	cmp	lr, r1
 801e018:	d811      	bhi.n	801e03e <__ieee754_sqrt+0x10e>
 801e01a:	f1be 0f00 	cmp.w	lr, #0
 801e01e:	eb0e 000c 	add.w	r0, lr, ip
 801e022:	da3f      	bge.n	801e0a4 <__ieee754_sqrt+0x174>
 801e024:	2800      	cmp	r0, #0
 801e026:	db3d      	blt.n	801e0a4 <__ieee754_sqrt+0x174>
 801e028:	f102 0801 	add.w	r8, r2, #1
 801e02c:	1a9b      	subs	r3, r3, r2
 801e02e:	458e      	cmp	lr, r1
 801e030:	bf88      	it	hi
 801e032:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801e036:	eba1 010e 	sub.w	r1, r1, lr
 801e03a:	4465      	add	r5, ip
 801e03c:	4642      	mov	r2, r8
 801e03e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801e042:	3c01      	subs	r4, #1
 801e044:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801e048:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801e04c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801e050:	d1dc      	bne.n	801e00c <__ieee754_sqrt+0xdc>
 801e052:	4319      	orrs	r1, r3
 801e054:	d01b      	beq.n	801e08e <__ieee754_sqrt+0x15e>
 801e056:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801e0d4 <__ieee754_sqrt+0x1a4>
 801e05a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801e0d8 <__ieee754_sqrt+0x1a8>
 801e05e:	e9da 0100 	ldrd	r0, r1, [sl]
 801e062:	e9db 2300 	ldrd	r2, r3, [fp]
 801e066:	f7e2 f927 	bl	80002b8 <__aeabi_dsub>
 801e06a:	e9da 8900 	ldrd	r8, r9, [sl]
 801e06e:	4602      	mov	r2, r0
 801e070:	460b      	mov	r3, r1
 801e072:	4640      	mov	r0, r8
 801e074:	4649      	mov	r1, r9
 801e076:	f7e2 fd53 	bl	8000b20 <__aeabi_dcmple>
 801e07a:	b140      	cbz	r0, 801e08e <__ieee754_sqrt+0x15e>
 801e07c:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 801e080:	e9da 0100 	ldrd	r0, r1, [sl]
 801e084:	e9db 2300 	ldrd	r2, r3, [fp]
 801e088:	d10e      	bne.n	801e0a8 <__ieee754_sqrt+0x178>
 801e08a:	3601      	adds	r6, #1
 801e08c:	4625      	mov	r5, r4
 801e08e:	1073      	asrs	r3, r6, #1
 801e090:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801e094:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801e098:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801e09c:	086b      	lsrs	r3, r5, #1
 801e09e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801e0a2:	e759      	b.n	801df58 <__ieee754_sqrt+0x28>
 801e0a4:	4690      	mov	r8, r2
 801e0a6:	e7c1      	b.n	801e02c <__ieee754_sqrt+0xfc>
 801e0a8:	f7e2 f908 	bl	80002bc <__adddf3>
 801e0ac:	e9da 8900 	ldrd	r8, r9, [sl]
 801e0b0:	4602      	mov	r2, r0
 801e0b2:	460b      	mov	r3, r1
 801e0b4:	4640      	mov	r0, r8
 801e0b6:	4649      	mov	r1, r9
 801e0b8:	f7e2 fd28 	bl	8000b0c <__aeabi_dcmplt>
 801e0bc:	b120      	cbz	r0, 801e0c8 <__ieee754_sqrt+0x198>
 801e0be:	1cab      	adds	r3, r5, #2
 801e0c0:	bf08      	it	eq
 801e0c2:	3601      	addeq	r6, #1
 801e0c4:	3502      	adds	r5, #2
 801e0c6:	e7e2      	b.n	801e08e <__ieee754_sqrt+0x15e>
 801e0c8:	1c6b      	adds	r3, r5, #1
 801e0ca:	f023 0501 	bic.w	r5, r3, #1
 801e0ce:	e7de      	b.n	801e08e <__ieee754_sqrt+0x15e>
 801e0d0:	7ff00000 	.word	0x7ff00000
 801e0d4:	08020d28 	.word	0x08020d28
 801e0d8:	08020d20 	.word	0x08020d20
 801e0dc:	00000000 	.word	0x00000000

0801e0e0 <__kernel_cos>:
 801e0e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e0e4:	ec57 6b10 	vmov	r6, r7, d0
 801e0e8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e0ec:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801e0f0:	ed8d 1b00 	vstr	d1, [sp]
 801e0f4:	d206      	bcs.n	801e104 <__kernel_cos+0x24>
 801e0f6:	4630      	mov	r0, r6
 801e0f8:	4639      	mov	r1, r7
 801e0fa:	f7e2 fd45 	bl	8000b88 <__aeabi_d2iz>
 801e0fe:	2800      	cmp	r0, #0
 801e100:	f000 8088 	beq.w	801e214 <__kernel_cos+0x134>
 801e104:	4632      	mov	r2, r6
 801e106:	463b      	mov	r3, r7
 801e108:	4630      	mov	r0, r6
 801e10a:	4639      	mov	r1, r7
 801e10c:	f7e2 fa8c 	bl	8000628 <__aeabi_dmul>
 801e110:	4b51      	ldr	r3, [pc, #324]	@ (801e258 <__kernel_cos+0x178>)
 801e112:	2200      	movs	r2, #0
 801e114:	4604      	mov	r4, r0
 801e116:	460d      	mov	r5, r1
 801e118:	f7e2 fa86 	bl	8000628 <__aeabi_dmul>
 801e11c:	a340      	add	r3, pc, #256	@ (adr r3, 801e220 <__kernel_cos+0x140>)
 801e11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e122:	4682      	mov	sl, r0
 801e124:	468b      	mov	fp, r1
 801e126:	4620      	mov	r0, r4
 801e128:	4629      	mov	r1, r5
 801e12a:	f7e2 fa7d 	bl	8000628 <__aeabi_dmul>
 801e12e:	a33e      	add	r3, pc, #248	@ (adr r3, 801e228 <__kernel_cos+0x148>)
 801e130:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e134:	f7e2 f8c2 	bl	80002bc <__adddf3>
 801e138:	4622      	mov	r2, r4
 801e13a:	462b      	mov	r3, r5
 801e13c:	f7e2 fa74 	bl	8000628 <__aeabi_dmul>
 801e140:	a33b      	add	r3, pc, #236	@ (adr r3, 801e230 <__kernel_cos+0x150>)
 801e142:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e146:	f7e2 f8b7 	bl	80002b8 <__aeabi_dsub>
 801e14a:	4622      	mov	r2, r4
 801e14c:	462b      	mov	r3, r5
 801e14e:	f7e2 fa6b 	bl	8000628 <__aeabi_dmul>
 801e152:	a339      	add	r3, pc, #228	@ (adr r3, 801e238 <__kernel_cos+0x158>)
 801e154:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e158:	f7e2 f8b0 	bl	80002bc <__adddf3>
 801e15c:	4622      	mov	r2, r4
 801e15e:	462b      	mov	r3, r5
 801e160:	f7e2 fa62 	bl	8000628 <__aeabi_dmul>
 801e164:	a336      	add	r3, pc, #216	@ (adr r3, 801e240 <__kernel_cos+0x160>)
 801e166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e16a:	f7e2 f8a5 	bl	80002b8 <__aeabi_dsub>
 801e16e:	4622      	mov	r2, r4
 801e170:	462b      	mov	r3, r5
 801e172:	f7e2 fa59 	bl	8000628 <__aeabi_dmul>
 801e176:	a334      	add	r3, pc, #208	@ (adr r3, 801e248 <__kernel_cos+0x168>)
 801e178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e17c:	f7e2 f89e 	bl	80002bc <__adddf3>
 801e180:	4622      	mov	r2, r4
 801e182:	462b      	mov	r3, r5
 801e184:	f7e2 fa50 	bl	8000628 <__aeabi_dmul>
 801e188:	4622      	mov	r2, r4
 801e18a:	462b      	mov	r3, r5
 801e18c:	f7e2 fa4c 	bl	8000628 <__aeabi_dmul>
 801e190:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e194:	4604      	mov	r4, r0
 801e196:	460d      	mov	r5, r1
 801e198:	4630      	mov	r0, r6
 801e19a:	4639      	mov	r1, r7
 801e19c:	f7e2 fa44 	bl	8000628 <__aeabi_dmul>
 801e1a0:	460b      	mov	r3, r1
 801e1a2:	4602      	mov	r2, r0
 801e1a4:	4629      	mov	r1, r5
 801e1a6:	4620      	mov	r0, r4
 801e1a8:	f7e2 f886 	bl	80002b8 <__aeabi_dsub>
 801e1ac:	4b2b      	ldr	r3, [pc, #172]	@ (801e25c <__kernel_cos+0x17c>)
 801e1ae:	4598      	cmp	r8, r3
 801e1b0:	4606      	mov	r6, r0
 801e1b2:	460f      	mov	r7, r1
 801e1b4:	d810      	bhi.n	801e1d8 <__kernel_cos+0xf8>
 801e1b6:	4602      	mov	r2, r0
 801e1b8:	460b      	mov	r3, r1
 801e1ba:	4650      	mov	r0, sl
 801e1bc:	4659      	mov	r1, fp
 801e1be:	f7e2 f87b 	bl	80002b8 <__aeabi_dsub>
 801e1c2:	460b      	mov	r3, r1
 801e1c4:	4926      	ldr	r1, [pc, #152]	@ (801e260 <__kernel_cos+0x180>)
 801e1c6:	4602      	mov	r2, r0
 801e1c8:	2000      	movs	r0, #0
 801e1ca:	f7e2 f875 	bl	80002b8 <__aeabi_dsub>
 801e1ce:	ec41 0b10 	vmov	d0, r0, r1
 801e1d2:	b003      	add	sp, #12
 801e1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e1d8:	4b22      	ldr	r3, [pc, #136]	@ (801e264 <__kernel_cos+0x184>)
 801e1da:	4921      	ldr	r1, [pc, #132]	@ (801e260 <__kernel_cos+0x180>)
 801e1dc:	4598      	cmp	r8, r3
 801e1de:	bf8c      	ite	hi
 801e1e0:	4d21      	ldrhi	r5, [pc, #132]	@ (801e268 <__kernel_cos+0x188>)
 801e1e2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801e1e6:	2400      	movs	r4, #0
 801e1e8:	4622      	mov	r2, r4
 801e1ea:	462b      	mov	r3, r5
 801e1ec:	2000      	movs	r0, #0
 801e1ee:	f7e2 f863 	bl	80002b8 <__aeabi_dsub>
 801e1f2:	4622      	mov	r2, r4
 801e1f4:	4680      	mov	r8, r0
 801e1f6:	4689      	mov	r9, r1
 801e1f8:	462b      	mov	r3, r5
 801e1fa:	4650      	mov	r0, sl
 801e1fc:	4659      	mov	r1, fp
 801e1fe:	f7e2 f85b 	bl	80002b8 <__aeabi_dsub>
 801e202:	4632      	mov	r2, r6
 801e204:	463b      	mov	r3, r7
 801e206:	f7e2 f857 	bl	80002b8 <__aeabi_dsub>
 801e20a:	4602      	mov	r2, r0
 801e20c:	460b      	mov	r3, r1
 801e20e:	4640      	mov	r0, r8
 801e210:	4649      	mov	r1, r9
 801e212:	e7da      	b.n	801e1ca <__kernel_cos+0xea>
 801e214:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801e250 <__kernel_cos+0x170>
 801e218:	e7db      	b.n	801e1d2 <__kernel_cos+0xf2>
 801e21a:	bf00      	nop
 801e21c:	f3af 8000 	nop.w
 801e220:	be8838d4 	.word	0xbe8838d4
 801e224:	bda8fae9 	.word	0xbda8fae9
 801e228:	bdb4b1c4 	.word	0xbdb4b1c4
 801e22c:	3e21ee9e 	.word	0x3e21ee9e
 801e230:	809c52ad 	.word	0x809c52ad
 801e234:	3e927e4f 	.word	0x3e927e4f
 801e238:	19cb1590 	.word	0x19cb1590
 801e23c:	3efa01a0 	.word	0x3efa01a0
 801e240:	16c15177 	.word	0x16c15177
 801e244:	3f56c16c 	.word	0x3f56c16c
 801e248:	5555554c 	.word	0x5555554c
 801e24c:	3fa55555 	.word	0x3fa55555
 801e250:	00000000 	.word	0x00000000
 801e254:	3ff00000 	.word	0x3ff00000
 801e258:	3fe00000 	.word	0x3fe00000
 801e25c:	3fd33332 	.word	0x3fd33332
 801e260:	3ff00000 	.word	0x3ff00000
 801e264:	3fe90000 	.word	0x3fe90000
 801e268:	3fd20000 	.word	0x3fd20000
 801e26c:	00000000 	.word	0x00000000

0801e270 <__kernel_sin>:
 801e270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e274:	ec55 4b10 	vmov	r4, r5, d0
 801e278:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801e27c:	b085      	sub	sp, #20
 801e27e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801e282:	ed8d 1b02 	vstr	d1, [sp, #8]
 801e286:	4680      	mov	r8, r0
 801e288:	d205      	bcs.n	801e296 <__kernel_sin+0x26>
 801e28a:	4620      	mov	r0, r4
 801e28c:	4629      	mov	r1, r5
 801e28e:	f7e2 fc7b 	bl	8000b88 <__aeabi_d2iz>
 801e292:	2800      	cmp	r0, #0
 801e294:	d052      	beq.n	801e33c <__kernel_sin+0xcc>
 801e296:	4622      	mov	r2, r4
 801e298:	462b      	mov	r3, r5
 801e29a:	4620      	mov	r0, r4
 801e29c:	4629      	mov	r1, r5
 801e29e:	f7e2 f9c3 	bl	8000628 <__aeabi_dmul>
 801e2a2:	4682      	mov	sl, r0
 801e2a4:	468b      	mov	fp, r1
 801e2a6:	4602      	mov	r2, r0
 801e2a8:	460b      	mov	r3, r1
 801e2aa:	4620      	mov	r0, r4
 801e2ac:	4629      	mov	r1, r5
 801e2ae:	f7e2 f9bb 	bl	8000628 <__aeabi_dmul>
 801e2b2:	a342      	add	r3, pc, #264	@ (adr r3, 801e3bc <__kernel_sin+0x14c>)
 801e2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e2b8:	e9cd 0100 	strd	r0, r1, [sp]
 801e2bc:	4650      	mov	r0, sl
 801e2be:	4659      	mov	r1, fp
 801e2c0:	f7e2 f9b2 	bl	8000628 <__aeabi_dmul>
 801e2c4:	a33f      	add	r3, pc, #252	@ (adr r3, 801e3c4 <__kernel_sin+0x154>)
 801e2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e2ca:	f7e1 fff5 	bl	80002b8 <__aeabi_dsub>
 801e2ce:	4652      	mov	r2, sl
 801e2d0:	465b      	mov	r3, fp
 801e2d2:	f7e2 f9a9 	bl	8000628 <__aeabi_dmul>
 801e2d6:	a33d      	add	r3, pc, #244	@ (adr r3, 801e3cc <__kernel_sin+0x15c>)
 801e2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e2dc:	f7e1 ffee 	bl	80002bc <__adddf3>
 801e2e0:	4652      	mov	r2, sl
 801e2e2:	465b      	mov	r3, fp
 801e2e4:	f7e2 f9a0 	bl	8000628 <__aeabi_dmul>
 801e2e8:	a33a      	add	r3, pc, #232	@ (adr r3, 801e3d4 <__kernel_sin+0x164>)
 801e2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e2ee:	f7e1 ffe3 	bl	80002b8 <__aeabi_dsub>
 801e2f2:	4652      	mov	r2, sl
 801e2f4:	465b      	mov	r3, fp
 801e2f6:	f7e2 f997 	bl	8000628 <__aeabi_dmul>
 801e2fa:	a338      	add	r3, pc, #224	@ (adr r3, 801e3dc <__kernel_sin+0x16c>)
 801e2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e300:	f7e1 ffdc 	bl	80002bc <__adddf3>
 801e304:	4606      	mov	r6, r0
 801e306:	460f      	mov	r7, r1
 801e308:	f1b8 0f00 	cmp.w	r8, #0
 801e30c:	d11b      	bne.n	801e346 <__kernel_sin+0xd6>
 801e30e:	4602      	mov	r2, r0
 801e310:	460b      	mov	r3, r1
 801e312:	4650      	mov	r0, sl
 801e314:	4659      	mov	r1, fp
 801e316:	f7e2 f987 	bl	8000628 <__aeabi_dmul>
 801e31a:	a325      	add	r3, pc, #148	@ (adr r3, 801e3b0 <__kernel_sin+0x140>)
 801e31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e320:	f7e1 ffca 	bl	80002b8 <__aeabi_dsub>
 801e324:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e328:	f7e2 f97e 	bl	8000628 <__aeabi_dmul>
 801e32c:	4602      	mov	r2, r0
 801e32e:	460b      	mov	r3, r1
 801e330:	4620      	mov	r0, r4
 801e332:	4629      	mov	r1, r5
 801e334:	f7e1 ffc2 	bl	80002bc <__adddf3>
 801e338:	4604      	mov	r4, r0
 801e33a:	460d      	mov	r5, r1
 801e33c:	ec45 4b10 	vmov	d0, r4, r5
 801e340:	b005      	add	sp, #20
 801e342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e346:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e34a:	4b1b      	ldr	r3, [pc, #108]	@ (801e3b8 <__kernel_sin+0x148>)
 801e34c:	2200      	movs	r2, #0
 801e34e:	f7e2 f96b 	bl	8000628 <__aeabi_dmul>
 801e352:	4632      	mov	r2, r6
 801e354:	4680      	mov	r8, r0
 801e356:	4689      	mov	r9, r1
 801e358:	463b      	mov	r3, r7
 801e35a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e35e:	f7e2 f963 	bl	8000628 <__aeabi_dmul>
 801e362:	4602      	mov	r2, r0
 801e364:	460b      	mov	r3, r1
 801e366:	4640      	mov	r0, r8
 801e368:	4649      	mov	r1, r9
 801e36a:	f7e1 ffa5 	bl	80002b8 <__aeabi_dsub>
 801e36e:	4652      	mov	r2, sl
 801e370:	465b      	mov	r3, fp
 801e372:	f7e2 f959 	bl	8000628 <__aeabi_dmul>
 801e376:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e37a:	f7e1 ff9d 	bl	80002b8 <__aeabi_dsub>
 801e37e:	a30c      	add	r3, pc, #48	@ (adr r3, 801e3b0 <__kernel_sin+0x140>)
 801e380:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e384:	4606      	mov	r6, r0
 801e386:	460f      	mov	r7, r1
 801e388:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e38c:	f7e2 f94c 	bl	8000628 <__aeabi_dmul>
 801e390:	4602      	mov	r2, r0
 801e392:	460b      	mov	r3, r1
 801e394:	4630      	mov	r0, r6
 801e396:	4639      	mov	r1, r7
 801e398:	f7e1 ff90 	bl	80002bc <__adddf3>
 801e39c:	4602      	mov	r2, r0
 801e39e:	460b      	mov	r3, r1
 801e3a0:	4620      	mov	r0, r4
 801e3a2:	4629      	mov	r1, r5
 801e3a4:	f7e1 ff88 	bl	80002b8 <__aeabi_dsub>
 801e3a8:	e7c6      	b.n	801e338 <__kernel_sin+0xc8>
 801e3aa:	bf00      	nop
 801e3ac:	f3af 8000 	nop.w
 801e3b0:	55555549 	.word	0x55555549
 801e3b4:	3fc55555 	.word	0x3fc55555
 801e3b8:	3fe00000 	.word	0x3fe00000
 801e3bc:	5acfd57c 	.word	0x5acfd57c
 801e3c0:	3de5d93a 	.word	0x3de5d93a
 801e3c4:	8a2b9ceb 	.word	0x8a2b9ceb
 801e3c8:	3e5ae5e6 	.word	0x3e5ae5e6
 801e3cc:	57b1fe7d 	.word	0x57b1fe7d
 801e3d0:	3ec71de3 	.word	0x3ec71de3
 801e3d4:	19c161d5 	.word	0x19c161d5
 801e3d8:	3f2a01a0 	.word	0x3f2a01a0
 801e3dc:	1110f8a6 	.word	0x1110f8a6
 801e3e0:	3f811111 	.word	0x3f811111
 801e3e4:	00000000 	.word	0x00000000

0801e3e8 <__ieee754_atan2>:
 801e3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e3ec:	ec57 6b11 	vmov	r6, r7, d1
 801e3f0:	4273      	negs	r3, r6
 801e3f2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801e570 <__ieee754_atan2+0x188>
 801e3f6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801e3fa:	4333      	orrs	r3, r6
 801e3fc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801e400:	4543      	cmp	r3, r8
 801e402:	ec51 0b10 	vmov	r0, r1, d0
 801e406:	4635      	mov	r5, r6
 801e408:	d809      	bhi.n	801e41e <__ieee754_atan2+0x36>
 801e40a:	4244      	negs	r4, r0
 801e40c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801e410:	4304      	orrs	r4, r0
 801e412:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801e416:	4544      	cmp	r4, r8
 801e418:	468e      	mov	lr, r1
 801e41a:	4681      	mov	r9, r0
 801e41c:	d907      	bls.n	801e42e <__ieee754_atan2+0x46>
 801e41e:	4632      	mov	r2, r6
 801e420:	463b      	mov	r3, r7
 801e422:	f7e1 ff4b 	bl	80002bc <__adddf3>
 801e426:	ec41 0b10 	vmov	d0, r0, r1
 801e42a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e42e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801e432:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801e436:	4334      	orrs	r4, r6
 801e438:	d103      	bne.n	801e442 <__ieee754_atan2+0x5a>
 801e43a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e43e:	f7ff bb2f 	b.w	801daa0 <atan>
 801e442:	17bc      	asrs	r4, r7, #30
 801e444:	f004 0402 	and.w	r4, r4, #2
 801e448:	ea53 0909 	orrs.w	r9, r3, r9
 801e44c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801e450:	d107      	bne.n	801e462 <__ieee754_atan2+0x7a>
 801e452:	2c02      	cmp	r4, #2
 801e454:	d05f      	beq.n	801e516 <__ieee754_atan2+0x12e>
 801e456:	2c03      	cmp	r4, #3
 801e458:	d1e5      	bne.n	801e426 <__ieee754_atan2+0x3e>
 801e45a:	a143      	add	r1, pc, #268	@ (adr r1, 801e568 <__ieee754_atan2+0x180>)
 801e45c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e460:	e7e1      	b.n	801e426 <__ieee754_atan2+0x3e>
 801e462:	4315      	orrs	r5, r2
 801e464:	d106      	bne.n	801e474 <__ieee754_atan2+0x8c>
 801e466:	f1be 0f00 	cmp.w	lr, #0
 801e46a:	db5f      	blt.n	801e52c <__ieee754_atan2+0x144>
 801e46c:	a136      	add	r1, pc, #216	@ (adr r1, 801e548 <__ieee754_atan2+0x160>)
 801e46e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e472:	e7d8      	b.n	801e426 <__ieee754_atan2+0x3e>
 801e474:	4542      	cmp	r2, r8
 801e476:	d10f      	bne.n	801e498 <__ieee754_atan2+0xb0>
 801e478:	4293      	cmp	r3, r2
 801e47a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801e47e:	d107      	bne.n	801e490 <__ieee754_atan2+0xa8>
 801e480:	2c02      	cmp	r4, #2
 801e482:	d84c      	bhi.n	801e51e <__ieee754_atan2+0x136>
 801e484:	4b36      	ldr	r3, [pc, #216]	@ (801e560 <__ieee754_atan2+0x178>)
 801e486:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e48a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e48e:	e7ca      	b.n	801e426 <__ieee754_atan2+0x3e>
 801e490:	2c02      	cmp	r4, #2
 801e492:	d848      	bhi.n	801e526 <__ieee754_atan2+0x13e>
 801e494:	4b33      	ldr	r3, [pc, #204]	@ (801e564 <__ieee754_atan2+0x17c>)
 801e496:	e7f6      	b.n	801e486 <__ieee754_atan2+0x9e>
 801e498:	4543      	cmp	r3, r8
 801e49a:	d0e4      	beq.n	801e466 <__ieee754_atan2+0x7e>
 801e49c:	1a9b      	subs	r3, r3, r2
 801e49e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801e4a2:	ea4f 5223 	mov.w	r2, r3, asr #20
 801e4a6:	da1e      	bge.n	801e4e6 <__ieee754_atan2+0xfe>
 801e4a8:	2f00      	cmp	r7, #0
 801e4aa:	da01      	bge.n	801e4b0 <__ieee754_atan2+0xc8>
 801e4ac:	323c      	adds	r2, #60	@ 0x3c
 801e4ae:	db1e      	blt.n	801e4ee <__ieee754_atan2+0x106>
 801e4b0:	4632      	mov	r2, r6
 801e4b2:	463b      	mov	r3, r7
 801e4b4:	f7e2 f9e2 	bl	800087c <__aeabi_ddiv>
 801e4b8:	ec41 0b10 	vmov	d0, r0, r1
 801e4bc:	f7ff fcdc 	bl	801de78 <fabs>
 801e4c0:	f7ff faee 	bl	801daa0 <atan>
 801e4c4:	ec51 0b10 	vmov	r0, r1, d0
 801e4c8:	2c01      	cmp	r4, #1
 801e4ca:	d013      	beq.n	801e4f4 <__ieee754_atan2+0x10c>
 801e4cc:	2c02      	cmp	r4, #2
 801e4ce:	d015      	beq.n	801e4fc <__ieee754_atan2+0x114>
 801e4d0:	2c00      	cmp	r4, #0
 801e4d2:	d0a8      	beq.n	801e426 <__ieee754_atan2+0x3e>
 801e4d4:	a318      	add	r3, pc, #96	@ (adr r3, 801e538 <__ieee754_atan2+0x150>)
 801e4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e4da:	f7e1 feed 	bl	80002b8 <__aeabi_dsub>
 801e4de:	a318      	add	r3, pc, #96	@ (adr r3, 801e540 <__ieee754_atan2+0x158>)
 801e4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e4e4:	e014      	b.n	801e510 <__ieee754_atan2+0x128>
 801e4e6:	a118      	add	r1, pc, #96	@ (adr r1, 801e548 <__ieee754_atan2+0x160>)
 801e4e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e4ec:	e7ec      	b.n	801e4c8 <__ieee754_atan2+0xe0>
 801e4ee:	2000      	movs	r0, #0
 801e4f0:	2100      	movs	r1, #0
 801e4f2:	e7e9      	b.n	801e4c8 <__ieee754_atan2+0xe0>
 801e4f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e4f8:	4619      	mov	r1, r3
 801e4fa:	e794      	b.n	801e426 <__ieee754_atan2+0x3e>
 801e4fc:	a30e      	add	r3, pc, #56	@ (adr r3, 801e538 <__ieee754_atan2+0x150>)
 801e4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e502:	f7e1 fed9 	bl	80002b8 <__aeabi_dsub>
 801e506:	4602      	mov	r2, r0
 801e508:	460b      	mov	r3, r1
 801e50a:	a10d      	add	r1, pc, #52	@ (adr r1, 801e540 <__ieee754_atan2+0x158>)
 801e50c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e510:	f7e1 fed2 	bl	80002b8 <__aeabi_dsub>
 801e514:	e787      	b.n	801e426 <__ieee754_atan2+0x3e>
 801e516:	a10a      	add	r1, pc, #40	@ (adr r1, 801e540 <__ieee754_atan2+0x158>)
 801e518:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e51c:	e783      	b.n	801e426 <__ieee754_atan2+0x3e>
 801e51e:	a10c      	add	r1, pc, #48	@ (adr r1, 801e550 <__ieee754_atan2+0x168>)
 801e520:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e524:	e77f      	b.n	801e426 <__ieee754_atan2+0x3e>
 801e526:	2000      	movs	r0, #0
 801e528:	2100      	movs	r1, #0
 801e52a:	e77c      	b.n	801e426 <__ieee754_atan2+0x3e>
 801e52c:	a10a      	add	r1, pc, #40	@ (adr r1, 801e558 <__ieee754_atan2+0x170>)
 801e52e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e532:	e778      	b.n	801e426 <__ieee754_atan2+0x3e>
 801e534:	f3af 8000 	nop.w
 801e538:	33145c07 	.word	0x33145c07
 801e53c:	3ca1a626 	.word	0x3ca1a626
 801e540:	54442d18 	.word	0x54442d18
 801e544:	400921fb 	.word	0x400921fb
 801e548:	54442d18 	.word	0x54442d18
 801e54c:	3ff921fb 	.word	0x3ff921fb
 801e550:	54442d18 	.word	0x54442d18
 801e554:	3fe921fb 	.word	0x3fe921fb
 801e558:	54442d18 	.word	0x54442d18
 801e55c:	bff921fb 	.word	0xbff921fb
 801e560:	08020d48 	.word	0x08020d48
 801e564:	08020d30 	.word	0x08020d30
 801e568:	54442d18 	.word	0x54442d18
 801e56c:	c00921fb 	.word	0xc00921fb
 801e570:	7ff00000 	.word	0x7ff00000
 801e574:	00000000 	.word	0x00000000

0801e578 <__ieee754_rem_pio2>:
 801e578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e57c:	ec57 6b10 	vmov	r6, r7, d0
 801e580:	4bc5      	ldr	r3, [pc, #788]	@ (801e898 <__ieee754_rem_pio2+0x320>)
 801e582:	b08d      	sub	sp, #52	@ 0x34
 801e584:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e588:	4598      	cmp	r8, r3
 801e58a:	4604      	mov	r4, r0
 801e58c:	9704      	str	r7, [sp, #16]
 801e58e:	d807      	bhi.n	801e5a0 <__ieee754_rem_pio2+0x28>
 801e590:	2200      	movs	r2, #0
 801e592:	2300      	movs	r3, #0
 801e594:	ed80 0b00 	vstr	d0, [r0]
 801e598:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801e59c:	2500      	movs	r5, #0
 801e59e:	e028      	b.n	801e5f2 <__ieee754_rem_pio2+0x7a>
 801e5a0:	4bbe      	ldr	r3, [pc, #760]	@ (801e89c <__ieee754_rem_pio2+0x324>)
 801e5a2:	4598      	cmp	r8, r3
 801e5a4:	d878      	bhi.n	801e698 <__ieee754_rem_pio2+0x120>
 801e5a6:	9b04      	ldr	r3, [sp, #16]
 801e5a8:	4dbd      	ldr	r5, [pc, #756]	@ (801e8a0 <__ieee754_rem_pio2+0x328>)
 801e5aa:	2b00      	cmp	r3, #0
 801e5ac:	4630      	mov	r0, r6
 801e5ae:	a3ac      	add	r3, pc, #688	@ (adr r3, 801e860 <__ieee754_rem_pio2+0x2e8>)
 801e5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5b4:	4639      	mov	r1, r7
 801e5b6:	dd38      	ble.n	801e62a <__ieee754_rem_pio2+0xb2>
 801e5b8:	f7e1 fe7e 	bl	80002b8 <__aeabi_dsub>
 801e5bc:	45a8      	cmp	r8, r5
 801e5be:	4606      	mov	r6, r0
 801e5c0:	460f      	mov	r7, r1
 801e5c2:	d01a      	beq.n	801e5fa <__ieee754_rem_pio2+0x82>
 801e5c4:	a3a8      	add	r3, pc, #672	@ (adr r3, 801e868 <__ieee754_rem_pio2+0x2f0>)
 801e5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5ca:	f7e1 fe75 	bl	80002b8 <__aeabi_dsub>
 801e5ce:	4602      	mov	r2, r0
 801e5d0:	460b      	mov	r3, r1
 801e5d2:	4680      	mov	r8, r0
 801e5d4:	4689      	mov	r9, r1
 801e5d6:	4630      	mov	r0, r6
 801e5d8:	4639      	mov	r1, r7
 801e5da:	f7e1 fe6d 	bl	80002b8 <__aeabi_dsub>
 801e5de:	a3a2      	add	r3, pc, #648	@ (adr r3, 801e868 <__ieee754_rem_pio2+0x2f0>)
 801e5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5e4:	f7e1 fe68 	bl	80002b8 <__aeabi_dsub>
 801e5e8:	e9c4 8900 	strd	r8, r9, [r4]
 801e5ec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e5f0:	2501      	movs	r5, #1
 801e5f2:	4628      	mov	r0, r5
 801e5f4:	b00d      	add	sp, #52	@ 0x34
 801e5f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e5fa:	a39d      	add	r3, pc, #628	@ (adr r3, 801e870 <__ieee754_rem_pio2+0x2f8>)
 801e5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e600:	f7e1 fe5a 	bl	80002b8 <__aeabi_dsub>
 801e604:	a39c      	add	r3, pc, #624	@ (adr r3, 801e878 <__ieee754_rem_pio2+0x300>)
 801e606:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e60a:	4606      	mov	r6, r0
 801e60c:	460f      	mov	r7, r1
 801e60e:	f7e1 fe53 	bl	80002b8 <__aeabi_dsub>
 801e612:	4602      	mov	r2, r0
 801e614:	460b      	mov	r3, r1
 801e616:	4680      	mov	r8, r0
 801e618:	4689      	mov	r9, r1
 801e61a:	4630      	mov	r0, r6
 801e61c:	4639      	mov	r1, r7
 801e61e:	f7e1 fe4b 	bl	80002b8 <__aeabi_dsub>
 801e622:	a395      	add	r3, pc, #596	@ (adr r3, 801e878 <__ieee754_rem_pio2+0x300>)
 801e624:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e628:	e7dc      	b.n	801e5e4 <__ieee754_rem_pio2+0x6c>
 801e62a:	f7e1 fe47 	bl	80002bc <__adddf3>
 801e62e:	45a8      	cmp	r8, r5
 801e630:	4606      	mov	r6, r0
 801e632:	460f      	mov	r7, r1
 801e634:	d018      	beq.n	801e668 <__ieee754_rem_pio2+0xf0>
 801e636:	a38c      	add	r3, pc, #560	@ (adr r3, 801e868 <__ieee754_rem_pio2+0x2f0>)
 801e638:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e63c:	f7e1 fe3e 	bl	80002bc <__adddf3>
 801e640:	4602      	mov	r2, r0
 801e642:	460b      	mov	r3, r1
 801e644:	4680      	mov	r8, r0
 801e646:	4689      	mov	r9, r1
 801e648:	4630      	mov	r0, r6
 801e64a:	4639      	mov	r1, r7
 801e64c:	f7e1 fe34 	bl	80002b8 <__aeabi_dsub>
 801e650:	a385      	add	r3, pc, #532	@ (adr r3, 801e868 <__ieee754_rem_pio2+0x2f0>)
 801e652:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e656:	f7e1 fe31 	bl	80002bc <__adddf3>
 801e65a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801e65e:	e9c4 8900 	strd	r8, r9, [r4]
 801e662:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e666:	e7c4      	b.n	801e5f2 <__ieee754_rem_pio2+0x7a>
 801e668:	a381      	add	r3, pc, #516	@ (adr r3, 801e870 <__ieee754_rem_pio2+0x2f8>)
 801e66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e66e:	f7e1 fe25 	bl	80002bc <__adddf3>
 801e672:	a381      	add	r3, pc, #516	@ (adr r3, 801e878 <__ieee754_rem_pio2+0x300>)
 801e674:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e678:	4606      	mov	r6, r0
 801e67a:	460f      	mov	r7, r1
 801e67c:	f7e1 fe1e 	bl	80002bc <__adddf3>
 801e680:	4602      	mov	r2, r0
 801e682:	460b      	mov	r3, r1
 801e684:	4680      	mov	r8, r0
 801e686:	4689      	mov	r9, r1
 801e688:	4630      	mov	r0, r6
 801e68a:	4639      	mov	r1, r7
 801e68c:	f7e1 fe14 	bl	80002b8 <__aeabi_dsub>
 801e690:	a379      	add	r3, pc, #484	@ (adr r3, 801e878 <__ieee754_rem_pio2+0x300>)
 801e692:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e696:	e7de      	b.n	801e656 <__ieee754_rem_pio2+0xde>
 801e698:	4b82      	ldr	r3, [pc, #520]	@ (801e8a4 <__ieee754_rem_pio2+0x32c>)
 801e69a:	4598      	cmp	r8, r3
 801e69c:	f200 80d1 	bhi.w	801e842 <__ieee754_rem_pio2+0x2ca>
 801e6a0:	f7ff fbea 	bl	801de78 <fabs>
 801e6a4:	ec57 6b10 	vmov	r6, r7, d0
 801e6a8:	a375      	add	r3, pc, #468	@ (adr r3, 801e880 <__ieee754_rem_pio2+0x308>)
 801e6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6ae:	4630      	mov	r0, r6
 801e6b0:	4639      	mov	r1, r7
 801e6b2:	f7e1 ffb9 	bl	8000628 <__aeabi_dmul>
 801e6b6:	4b7c      	ldr	r3, [pc, #496]	@ (801e8a8 <__ieee754_rem_pio2+0x330>)
 801e6b8:	2200      	movs	r2, #0
 801e6ba:	f7e1 fdff 	bl	80002bc <__adddf3>
 801e6be:	f7e2 fa63 	bl	8000b88 <__aeabi_d2iz>
 801e6c2:	4605      	mov	r5, r0
 801e6c4:	f7e1 ff46 	bl	8000554 <__aeabi_i2d>
 801e6c8:	4602      	mov	r2, r0
 801e6ca:	460b      	mov	r3, r1
 801e6cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e6d0:	a363      	add	r3, pc, #396	@ (adr r3, 801e860 <__ieee754_rem_pio2+0x2e8>)
 801e6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6d6:	f7e1 ffa7 	bl	8000628 <__aeabi_dmul>
 801e6da:	4602      	mov	r2, r0
 801e6dc:	460b      	mov	r3, r1
 801e6de:	4630      	mov	r0, r6
 801e6e0:	4639      	mov	r1, r7
 801e6e2:	f7e1 fde9 	bl	80002b8 <__aeabi_dsub>
 801e6e6:	a360      	add	r3, pc, #384	@ (adr r3, 801e868 <__ieee754_rem_pio2+0x2f0>)
 801e6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6ec:	4682      	mov	sl, r0
 801e6ee:	468b      	mov	fp, r1
 801e6f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e6f4:	f7e1 ff98 	bl	8000628 <__aeabi_dmul>
 801e6f8:	2d1f      	cmp	r5, #31
 801e6fa:	4606      	mov	r6, r0
 801e6fc:	460f      	mov	r7, r1
 801e6fe:	dc0c      	bgt.n	801e71a <__ieee754_rem_pio2+0x1a2>
 801e700:	4b6a      	ldr	r3, [pc, #424]	@ (801e8ac <__ieee754_rem_pio2+0x334>)
 801e702:	1e6a      	subs	r2, r5, #1
 801e704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e708:	4543      	cmp	r3, r8
 801e70a:	d006      	beq.n	801e71a <__ieee754_rem_pio2+0x1a2>
 801e70c:	4632      	mov	r2, r6
 801e70e:	463b      	mov	r3, r7
 801e710:	4650      	mov	r0, sl
 801e712:	4659      	mov	r1, fp
 801e714:	f7e1 fdd0 	bl	80002b8 <__aeabi_dsub>
 801e718:	e00e      	b.n	801e738 <__ieee754_rem_pio2+0x1c0>
 801e71a:	463b      	mov	r3, r7
 801e71c:	4632      	mov	r2, r6
 801e71e:	4650      	mov	r0, sl
 801e720:	4659      	mov	r1, fp
 801e722:	f7e1 fdc9 	bl	80002b8 <__aeabi_dsub>
 801e726:	ea4f 5328 	mov.w	r3, r8, asr #20
 801e72a:	9305      	str	r3, [sp, #20]
 801e72c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e730:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801e734:	2b10      	cmp	r3, #16
 801e736:	dc02      	bgt.n	801e73e <__ieee754_rem_pio2+0x1c6>
 801e738:	e9c4 0100 	strd	r0, r1, [r4]
 801e73c:	e039      	b.n	801e7b2 <__ieee754_rem_pio2+0x23a>
 801e73e:	a34c      	add	r3, pc, #304	@ (adr r3, 801e870 <__ieee754_rem_pio2+0x2f8>)
 801e740:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e744:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e748:	f7e1 ff6e 	bl	8000628 <__aeabi_dmul>
 801e74c:	4606      	mov	r6, r0
 801e74e:	460f      	mov	r7, r1
 801e750:	4602      	mov	r2, r0
 801e752:	460b      	mov	r3, r1
 801e754:	4650      	mov	r0, sl
 801e756:	4659      	mov	r1, fp
 801e758:	f7e1 fdae 	bl	80002b8 <__aeabi_dsub>
 801e75c:	4602      	mov	r2, r0
 801e75e:	460b      	mov	r3, r1
 801e760:	4680      	mov	r8, r0
 801e762:	4689      	mov	r9, r1
 801e764:	4650      	mov	r0, sl
 801e766:	4659      	mov	r1, fp
 801e768:	f7e1 fda6 	bl	80002b8 <__aeabi_dsub>
 801e76c:	4632      	mov	r2, r6
 801e76e:	463b      	mov	r3, r7
 801e770:	f7e1 fda2 	bl	80002b8 <__aeabi_dsub>
 801e774:	a340      	add	r3, pc, #256	@ (adr r3, 801e878 <__ieee754_rem_pio2+0x300>)
 801e776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e77a:	4606      	mov	r6, r0
 801e77c:	460f      	mov	r7, r1
 801e77e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e782:	f7e1 ff51 	bl	8000628 <__aeabi_dmul>
 801e786:	4632      	mov	r2, r6
 801e788:	463b      	mov	r3, r7
 801e78a:	f7e1 fd95 	bl	80002b8 <__aeabi_dsub>
 801e78e:	4602      	mov	r2, r0
 801e790:	460b      	mov	r3, r1
 801e792:	4606      	mov	r6, r0
 801e794:	460f      	mov	r7, r1
 801e796:	4640      	mov	r0, r8
 801e798:	4649      	mov	r1, r9
 801e79a:	f7e1 fd8d 	bl	80002b8 <__aeabi_dsub>
 801e79e:	9a05      	ldr	r2, [sp, #20]
 801e7a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e7a4:	1ad3      	subs	r3, r2, r3
 801e7a6:	2b31      	cmp	r3, #49	@ 0x31
 801e7a8:	dc20      	bgt.n	801e7ec <__ieee754_rem_pio2+0x274>
 801e7aa:	e9c4 0100 	strd	r0, r1, [r4]
 801e7ae:	46c2      	mov	sl, r8
 801e7b0:	46cb      	mov	fp, r9
 801e7b2:	e9d4 8900 	ldrd	r8, r9, [r4]
 801e7b6:	4650      	mov	r0, sl
 801e7b8:	4642      	mov	r2, r8
 801e7ba:	464b      	mov	r3, r9
 801e7bc:	4659      	mov	r1, fp
 801e7be:	f7e1 fd7b 	bl	80002b8 <__aeabi_dsub>
 801e7c2:	463b      	mov	r3, r7
 801e7c4:	4632      	mov	r2, r6
 801e7c6:	f7e1 fd77 	bl	80002b8 <__aeabi_dsub>
 801e7ca:	9b04      	ldr	r3, [sp, #16]
 801e7cc:	2b00      	cmp	r3, #0
 801e7ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e7d2:	f6bf af0e 	bge.w	801e5f2 <__ieee754_rem_pio2+0x7a>
 801e7d6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801e7da:	6063      	str	r3, [r4, #4]
 801e7dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e7e0:	f8c4 8000 	str.w	r8, [r4]
 801e7e4:	60a0      	str	r0, [r4, #8]
 801e7e6:	60e3      	str	r3, [r4, #12]
 801e7e8:	426d      	negs	r5, r5
 801e7ea:	e702      	b.n	801e5f2 <__ieee754_rem_pio2+0x7a>
 801e7ec:	a326      	add	r3, pc, #152	@ (adr r3, 801e888 <__ieee754_rem_pio2+0x310>)
 801e7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e7f6:	f7e1 ff17 	bl	8000628 <__aeabi_dmul>
 801e7fa:	4606      	mov	r6, r0
 801e7fc:	460f      	mov	r7, r1
 801e7fe:	4602      	mov	r2, r0
 801e800:	460b      	mov	r3, r1
 801e802:	4640      	mov	r0, r8
 801e804:	4649      	mov	r1, r9
 801e806:	f7e1 fd57 	bl	80002b8 <__aeabi_dsub>
 801e80a:	4602      	mov	r2, r0
 801e80c:	460b      	mov	r3, r1
 801e80e:	4682      	mov	sl, r0
 801e810:	468b      	mov	fp, r1
 801e812:	4640      	mov	r0, r8
 801e814:	4649      	mov	r1, r9
 801e816:	f7e1 fd4f 	bl	80002b8 <__aeabi_dsub>
 801e81a:	4632      	mov	r2, r6
 801e81c:	463b      	mov	r3, r7
 801e81e:	f7e1 fd4b 	bl	80002b8 <__aeabi_dsub>
 801e822:	a31b      	add	r3, pc, #108	@ (adr r3, 801e890 <__ieee754_rem_pio2+0x318>)
 801e824:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e828:	4606      	mov	r6, r0
 801e82a:	460f      	mov	r7, r1
 801e82c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e830:	f7e1 fefa 	bl	8000628 <__aeabi_dmul>
 801e834:	4632      	mov	r2, r6
 801e836:	463b      	mov	r3, r7
 801e838:	f7e1 fd3e 	bl	80002b8 <__aeabi_dsub>
 801e83c:	4606      	mov	r6, r0
 801e83e:	460f      	mov	r7, r1
 801e840:	e764      	b.n	801e70c <__ieee754_rem_pio2+0x194>
 801e842:	4b1b      	ldr	r3, [pc, #108]	@ (801e8b0 <__ieee754_rem_pio2+0x338>)
 801e844:	4598      	cmp	r8, r3
 801e846:	d935      	bls.n	801e8b4 <__ieee754_rem_pio2+0x33c>
 801e848:	4632      	mov	r2, r6
 801e84a:	463b      	mov	r3, r7
 801e84c:	4630      	mov	r0, r6
 801e84e:	4639      	mov	r1, r7
 801e850:	f7e1 fd32 	bl	80002b8 <__aeabi_dsub>
 801e854:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e858:	e9c4 0100 	strd	r0, r1, [r4]
 801e85c:	e69e      	b.n	801e59c <__ieee754_rem_pio2+0x24>
 801e85e:	bf00      	nop
 801e860:	54400000 	.word	0x54400000
 801e864:	3ff921fb 	.word	0x3ff921fb
 801e868:	1a626331 	.word	0x1a626331
 801e86c:	3dd0b461 	.word	0x3dd0b461
 801e870:	1a600000 	.word	0x1a600000
 801e874:	3dd0b461 	.word	0x3dd0b461
 801e878:	2e037073 	.word	0x2e037073
 801e87c:	3ba3198a 	.word	0x3ba3198a
 801e880:	6dc9c883 	.word	0x6dc9c883
 801e884:	3fe45f30 	.word	0x3fe45f30
 801e888:	2e000000 	.word	0x2e000000
 801e88c:	3ba3198a 	.word	0x3ba3198a
 801e890:	252049c1 	.word	0x252049c1
 801e894:	397b839a 	.word	0x397b839a
 801e898:	3fe921fb 	.word	0x3fe921fb
 801e89c:	4002d97b 	.word	0x4002d97b
 801e8a0:	3ff921fb 	.word	0x3ff921fb
 801e8a4:	413921fb 	.word	0x413921fb
 801e8a8:	3fe00000 	.word	0x3fe00000
 801e8ac:	08020d60 	.word	0x08020d60
 801e8b0:	7fefffff 	.word	0x7fefffff
 801e8b4:	ea4f 5528 	mov.w	r5, r8, asr #20
 801e8b8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801e8bc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801e8c0:	4630      	mov	r0, r6
 801e8c2:	460f      	mov	r7, r1
 801e8c4:	f7e2 f960 	bl	8000b88 <__aeabi_d2iz>
 801e8c8:	f7e1 fe44 	bl	8000554 <__aeabi_i2d>
 801e8cc:	4602      	mov	r2, r0
 801e8ce:	460b      	mov	r3, r1
 801e8d0:	4630      	mov	r0, r6
 801e8d2:	4639      	mov	r1, r7
 801e8d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e8d8:	f7e1 fcee 	bl	80002b8 <__aeabi_dsub>
 801e8dc:	4b22      	ldr	r3, [pc, #136]	@ (801e968 <__ieee754_rem_pio2+0x3f0>)
 801e8de:	2200      	movs	r2, #0
 801e8e0:	f7e1 fea2 	bl	8000628 <__aeabi_dmul>
 801e8e4:	460f      	mov	r7, r1
 801e8e6:	4606      	mov	r6, r0
 801e8e8:	f7e2 f94e 	bl	8000b88 <__aeabi_d2iz>
 801e8ec:	f7e1 fe32 	bl	8000554 <__aeabi_i2d>
 801e8f0:	4602      	mov	r2, r0
 801e8f2:	460b      	mov	r3, r1
 801e8f4:	4630      	mov	r0, r6
 801e8f6:	4639      	mov	r1, r7
 801e8f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801e8fc:	f7e1 fcdc 	bl	80002b8 <__aeabi_dsub>
 801e900:	4b19      	ldr	r3, [pc, #100]	@ (801e968 <__ieee754_rem_pio2+0x3f0>)
 801e902:	2200      	movs	r2, #0
 801e904:	f7e1 fe90 	bl	8000628 <__aeabi_dmul>
 801e908:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801e90c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801e910:	f04f 0803 	mov.w	r8, #3
 801e914:	2600      	movs	r6, #0
 801e916:	2700      	movs	r7, #0
 801e918:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801e91c:	4632      	mov	r2, r6
 801e91e:	463b      	mov	r3, r7
 801e920:	46c2      	mov	sl, r8
 801e922:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e926:	f7e2 f8e7 	bl	8000af8 <__aeabi_dcmpeq>
 801e92a:	2800      	cmp	r0, #0
 801e92c:	d1f4      	bne.n	801e918 <__ieee754_rem_pio2+0x3a0>
 801e92e:	4b0f      	ldr	r3, [pc, #60]	@ (801e96c <__ieee754_rem_pio2+0x3f4>)
 801e930:	9301      	str	r3, [sp, #4]
 801e932:	2302      	movs	r3, #2
 801e934:	9300      	str	r3, [sp, #0]
 801e936:	462a      	mov	r2, r5
 801e938:	4653      	mov	r3, sl
 801e93a:	4621      	mov	r1, r4
 801e93c:	a806      	add	r0, sp, #24
 801e93e:	f000 f817 	bl	801e970 <__kernel_rem_pio2>
 801e942:	9b04      	ldr	r3, [sp, #16]
 801e944:	2b00      	cmp	r3, #0
 801e946:	4605      	mov	r5, r0
 801e948:	f6bf ae53 	bge.w	801e5f2 <__ieee754_rem_pio2+0x7a>
 801e94c:	e9d4 2100 	ldrd	r2, r1, [r4]
 801e950:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e954:	e9c4 2300 	strd	r2, r3, [r4]
 801e958:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801e95c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e960:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801e964:	e740      	b.n	801e7e8 <__ieee754_rem_pio2+0x270>
 801e966:	bf00      	nop
 801e968:	41700000 	.word	0x41700000
 801e96c:	08020de0 	.word	0x08020de0

0801e970 <__kernel_rem_pio2>:
 801e970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e974:	ed2d 8b02 	vpush	{d8}
 801e978:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801e97c:	f112 0f14 	cmn.w	r2, #20
 801e980:	9306      	str	r3, [sp, #24]
 801e982:	9104      	str	r1, [sp, #16]
 801e984:	4bc2      	ldr	r3, [pc, #776]	@ (801ec90 <__kernel_rem_pio2+0x320>)
 801e986:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801e988:	9008      	str	r0, [sp, #32]
 801e98a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e98e:	9300      	str	r3, [sp, #0]
 801e990:	9b06      	ldr	r3, [sp, #24]
 801e992:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801e996:	bfa8      	it	ge
 801e998:	1ed4      	subge	r4, r2, #3
 801e99a:	9305      	str	r3, [sp, #20]
 801e99c:	bfb2      	itee	lt
 801e99e:	2400      	movlt	r4, #0
 801e9a0:	2318      	movge	r3, #24
 801e9a2:	fb94 f4f3 	sdivge	r4, r4, r3
 801e9a6:	f06f 0317 	mvn.w	r3, #23
 801e9aa:	fb04 3303 	mla	r3, r4, r3, r3
 801e9ae:	eb03 0b02 	add.w	fp, r3, r2
 801e9b2:	9b00      	ldr	r3, [sp, #0]
 801e9b4:	9a05      	ldr	r2, [sp, #20]
 801e9b6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801ec80 <__kernel_rem_pio2+0x310>
 801e9ba:	eb03 0802 	add.w	r8, r3, r2
 801e9be:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801e9c0:	1aa7      	subs	r7, r4, r2
 801e9c2:	ae20      	add	r6, sp, #128	@ 0x80
 801e9c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801e9c8:	2500      	movs	r5, #0
 801e9ca:	4545      	cmp	r5, r8
 801e9cc:	dd12      	ble.n	801e9f4 <__kernel_rem_pio2+0x84>
 801e9ce:	9b06      	ldr	r3, [sp, #24]
 801e9d0:	aa20      	add	r2, sp, #128	@ 0x80
 801e9d2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801e9d6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801e9da:	2700      	movs	r7, #0
 801e9dc:	9b00      	ldr	r3, [sp, #0]
 801e9de:	429f      	cmp	r7, r3
 801e9e0:	dc2e      	bgt.n	801ea40 <__kernel_rem_pio2+0xd0>
 801e9e2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801ec80 <__kernel_rem_pio2+0x310>
 801e9e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e9ea:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e9ee:	46a8      	mov	r8, r5
 801e9f0:	2600      	movs	r6, #0
 801e9f2:	e01b      	b.n	801ea2c <__kernel_rem_pio2+0xbc>
 801e9f4:	42ef      	cmn	r7, r5
 801e9f6:	d407      	bmi.n	801ea08 <__kernel_rem_pio2+0x98>
 801e9f8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801e9fc:	f7e1 fdaa 	bl	8000554 <__aeabi_i2d>
 801ea00:	e8e6 0102 	strd	r0, r1, [r6], #8
 801ea04:	3501      	adds	r5, #1
 801ea06:	e7e0      	b.n	801e9ca <__kernel_rem_pio2+0x5a>
 801ea08:	ec51 0b18 	vmov	r0, r1, d8
 801ea0c:	e7f8      	b.n	801ea00 <__kernel_rem_pio2+0x90>
 801ea0e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801ea12:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801ea16:	f7e1 fe07 	bl	8000628 <__aeabi_dmul>
 801ea1a:	4602      	mov	r2, r0
 801ea1c:	460b      	mov	r3, r1
 801ea1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ea22:	f7e1 fc4b 	bl	80002bc <__adddf3>
 801ea26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ea2a:	3601      	adds	r6, #1
 801ea2c:	9b05      	ldr	r3, [sp, #20]
 801ea2e:	429e      	cmp	r6, r3
 801ea30:	dded      	ble.n	801ea0e <__kernel_rem_pio2+0x9e>
 801ea32:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ea36:	3701      	adds	r7, #1
 801ea38:	ecaa 7b02 	vstmia	sl!, {d7}
 801ea3c:	3508      	adds	r5, #8
 801ea3e:	e7cd      	b.n	801e9dc <__kernel_rem_pio2+0x6c>
 801ea40:	9b00      	ldr	r3, [sp, #0]
 801ea42:	f8dd 8000 	ldr.w	r8, [sp]
 801ea46:	aa0c      	add	r2, sp, #48	@ 0x30
 801ea48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801ea4c:	930a      	str	r3, [sp, #40]	@ 0x28
 801ea4e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801ea50:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801ea54:	9309      	str	r3, [sp, #36]	@ 0x24
 801ea56:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801ea5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ea5c:	ab98      	add	r3, sp, #608	@ 0x260
 801ea5e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801ea62:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801ea66:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ea6a:	ac0c      	add	r4, sp, #48	@ 0x30
 801ea6c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801ea6e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801ea72:	46a1      	mov	r9, r4
 801ea74:	46c2      	mov	sl, r8
 801ea76:	f1ba 0f00 	cmp.w	sl, #0
 801ea7a:	dc77      	bgt.n	801eb6c <__kernel_rem_pio2+0x1fc>
 801ea7c:	4658      	mov	r0, fp
 801ea7e:	ed9d 0b02 	vldr	d0, [sp, #8]
 801ea82:	f000 fac5 	bl	801f010 <scalbn>
 801ea86:	ec57 6b10 	vmov	r6, r7, d0
 801ea8a:	2200      	movs	r2, #0
 801ea8c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801ea90:	4630      	mov	r0, r6
 801ea92:	4639      	mov	r1, r7
 801ea94:	f7e1 fdc8 	bl	8000628 <__aeabi_dmul>
 801ea98:	ec41 0b10 	vmov	d0, r0, r1
 801ea9c:	f000 fb34 	bl	801f108 <floor>
 801eaa0:	4b7c      	ldr	r3, [pc, #496]	@ (801ec94 <__kernel_rem_pio2+0x324>)
 801eaa2:	ec51 0b10 	vmov	r0, r1, d0
 801eaa6:	2200      	movs	r2, #0
 801eaa8:	f7e1 fdbe 	bl	8000628 <__aeabi_dmul>
 801eaac:	4602      	mov	r2, r0
 801eaae:	460b      	mov	r3, r1
 801eab0:	4630      	mov	r0, r6
 801eab2:	4639      	mov	r1, r7
 801eab4:	f7e1 fc00 	bl	80002b8 <__aeabi_dsub>
 801eab8:	460f      	mov	r7, r1
 801eaba:	4606      	mov	r6, r0
 801eabc:	f7e2 f864 	bl	8000b88 <__aeabi_d2iz>
 801eac0:	9002      	str	r0, [sp, #8]
 801eac2:	f7e1 fd47 	bl	8000554 <__aeabi_i2d>
 801eac6:	4602      	mov	r2, r0
 801eac8:	460b      	mov	r3, r1
 801eaca:	4630      	mov	r0, r6
 801eacc:	4639      	mov	r1, r7
 801eace:	f7e1 fbf3 	bl	80002b8 <__aeabi_dsub>
 801ead2:	f1bb 0f00 	cmp.w	fp, #0
 801ead6:	4606      	mov	r6, r0
 801ead8:	460f      	mov	r7, r1
 801eada:	dd6c      	ble.n	801ebb6 <__kernel_rem_pio2+0x246>
 801eadc:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801eae0:	ab0c      	add	r3, sp, #48	@ 0x30
 801eae2:	9d02      	ldr	r5, [sp, #8]
 801eae4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801eae8:	f1cb 0018 	rsb	r0, fp, #24
 801eaec:	fa43 f200 	asr.w	r2, r3, r0
 801eaf0:	4415      	add	r5, r2
 801eaf2:	4082      	lsls	r2, r0
 801eaf4:	1a9b      	subs	r3, r3, r2
 801eaf6:	aa0c      	add	r2, sp, #48	@ 0x30
 801eaf8:	9502      	str	r5, [sp, #8]
 801eafa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801eafe:	f1cb 0217 	rsb	r2, fp, #23
 801eb02:	fa43 f902 	asr.w	r9, r3, r2
 801eb06:	f1b9 0f00 	cmp.w	r9, #0
 801eb0a:	dd64      	ble.n	801ebd6 <__kernel_rem_pio2+0x266>
 801eb0c:	9b02      	ldr	r3, [sp, #8]
 801eb0e:	2200      	movs	r2, #0
 801eb10:	3301      	adds	r3, #1
 801eb12:	9302      	str	r3, [sp, #8]
 801eb14:	4615      	mov	r5, r2
 801eb16:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801eb1a:	4590      	cmp	r8, r2
 801eb1c:	f300 80a1 	bgt.w	801ec62 <__kernel_rem_pio2+0x2f2>
 801eb20:	f1bb 0f00 	cmp.w	fp, #0
 801eb24:	dd07      	ble.n	801eb36 <__kernel_rem_pio2+0x1c6>
 801eb26:	f1bb 0f01 	cmp.w	fp, #1
 801eb2a:	f000 80c1 	beq.w	801ecb0 <__kernel_rem_pio2+0x340>
 801eb2e:	f1bb 0f02 	cmp.w	fp, #2
 801eb32:	f000 80c8 	beq.w	801ecc6 <__kernel_rem_pio2+0x356>
 801eb36:	f1b9 0f02 	cmp.w	r9, #2
 801eb3a:	d14c      	bne.n	801ebd6 <__kernel_rem_pio2+0x266>
 801eb3c:	4632      	mov	r2, r6
 801eb3e:	463b      	mov	r3, r7
 801eb40:	4955      	ldr	r1, [pc, #340]	@ (801ec98 <__kernel_rem_pio2+0x328>)
 801eb42:	2000      	movs	r0, #0
 801eb44:	f7e1 fbb8 	bl	80002b8 <__aeabi_dsub>
 801eb48:	4606      	mov	r6, r0
 801eb4a:	460f      	mov	r7, r1
 801eb4c:	2d00      	cmp	r5, #0
 801eb4e:	d042      	beq.n	801ebd6 <__kernel_rem_pio2+0x266>
 801eb50:	4658      	mov	r0, fp
 801eb52:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801ec88 <__kernel_rem_pio2+0x318>
 801eb56:	f000 fa5b 	bl	801f010 <scalbn>
 801eb5a:	4630      	mov	r0, r6
 801eb5c:	4639      	mov	r1, r7
 801eb5e:	ec53 2b10 	vmov	r2, r3, d0
 801eb62:	f7e1 fba9 	bl	80002b8 <__aeabi_dsub>
 801eb66:	4606      	mov	r6, r0
 801eb68:	460f      	mov	r7, r1
 801eb6a:	e034      	b.n	801ebd6 <__kernel_rem_pio2+0x266>
 801eb6c:	4b4b      	ldr	r3, [pc, #300]	@ (801ec9c <__kernel_rem_pio2+0x32c>)
 801eb6e:	2200      	movs	r2, #0
 801eb70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801eb74:	f7e1 fd58 	bl	8000628 <__aeabi_dmul>
 801eb78:	f7e2 f806 	bl	8000b88 <__aeabi_d2iz>
 801eb7c:	f7e1 fcea 	bl	8000554 <__aeabi_i2d>
 801eb80:	4b47      	ldr	r3, [pc, #284]	@ (801eca0 <__kernel_rem_pio2+0x330>)
 801eb82:	2200      	movs	r2, #0
 801eb84:	4606      	mov	r6, r0
 801eb86:	460f      	mov	r7, r1
 801eb88:	f7e1 fd4e 	bl	8000628 <__aeabi_dmul>
 801eb8c:	4602      	mov	r2, r0
 801eb8e:	460b      	mov	r3, r1
 801eb90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801eb94:	f7e1 fb90 	bl	80002b8 <__aeabi_dsub>
 801eb98:	f7e1 fff6 	bl	8000b88 <__aeabi_d2iz>
 801eb9c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801eba0:	f849 0b04 	str.w	r0, [r9], #4
 801eba4:	4639      	mov	r1, r7
 801eba6:	4630      	mov	r0, r6
 801eba8:	f7e1 fb88 	bl	80002bc <__adddf3>
 801ebac:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801ebb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ebb4:	e75f      	b.n	801ea76 <__kernel_rem_pio2+0x106>
 801ebb6:	d107      	bne.n	801ebc8 <__kernel_rem_pio2+0x258>
 801ebb8:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801ebbc:	aa0c      	add	r2, sp, #48	@ 0x30
 801ebbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ebc2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801ebc6:	e79e      	b.n	801eb06 <__kernel_rem_pio2+0x196>
 801ebc8:	4b36      	ldr	r3, [pc, #216]	@ (801eca4 <__kernel_rem_pio2+0x334>)
 801ebca:	2200      	movs	r2, #0
 801ebcc:	f7e1 ffb2 	bl	8000b34 <__aeabi_dcmpge>
 801ebd0:	2800      	cmp	r0, #0
 801ebd2:	d143      	bne.n	801ec5c <__kernel_rem_pio2+0x2ec>
 801ebd4:	4681      	mov	r9, r0
 801ebd6:	2200      	movs	r2, #0
 801ebd8:	2300      	movs	r3, #0
 801ebda:	4630      	mov	r0, r6
 801ebdc:	4639      	mov	r1, r7
 801ebde:	f7e1 ff8b 	bl	8000af8 <__aeabi_dcmpeq>
 801ebe2:	2800      	cmp	r0, #0
 801ebe4:	f000 80c1 	beq.w	801ed6a <__kernel_rem_pio2+0x3fa>
 801ebe8:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801ebec:	2200      	movs	r2, #0
 801ebee:	9900      	ldr	r1, [sp, #0]
 801ebf0:	428b      	cmp	r3, r1
 801ebf2:	da70      	bge.n	801ecd6 <__kernel_rem_pio2+0x366>
 801ebf4:	2a00      	cmp	r2, #0
 801ebf6:	f000 808b 	beq.w	801ed10 <__kernel_rem_pio2+0x3a0>
 801ebfa:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801ebfe:	ab0c      	add	r3, sp, #48	@ 0x30
 801ec00:	f1ab 0b18 	sub.w	fp, fp, #24
 801ec04:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801ec08:	2b00      	cmp	r3, #0
 801ec0a:	d0f6      	beq.n	801ebfa <__kernel_rem_pio2+0x28a>
 801ec0c:	4658      	mov	r0, fp
 801ec0e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801ec88 <__kernel_rem_pio2+0x318>
 801ec12:	f000 f9fd 	bl	801f010 <scalbn>
 801ec16:	f108 0301 	add.w	r3, r8, #1
 801ec1a:	00da      	lsls	r2, r3, #3
 801ec1c:	9205      	str	r2, [sp, #20]
 801ec1e:	ec55 4b10 	vmov	r4, r5, d0
 801ec22:	aa70      	add	r2, sp, #448	@ 0x1c0
 801ec24:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801ec9c <__kernel_rem_pio2+0x32c>
 801ec28:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801ec2c:	4646      	mov	r6, r8
 801ec2e:	f04f 0a00 	mov.w	sl, #0
 801ec32:	2e00      	cmp	r6, #0
 801ec34:	f280 80d1 	bge.w	801edda <__kernel_rem_pio2+0x46a>
 801ec38:	4644      	mov	r4, r8
 801ec3a:	2c00      	cmp	r4, #0
 801ec3c:	f2c0 80ff 	blt.w	801ee3e <__kernel_rem_pio2+0x4ce>
 801ec40:	4b19      	ldr	r3, [pc, #100]	@ (801eca8 <__kernel_rem_pio2+0x338>)
 801ec42:	461f      	mov	r7, r3
 801ec44:	ab70      	add	r3, sp, #448	@ 0x1c0
 801ec46:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ec4a:	9306      	str	r3, [sp, #24]
 801ec4c:	f04f 0a00 	mov.w	sl, #0
 801ec50:	f04f 0b00 	mov.w	fp, #0
 801ec54:	2600      	movs	r6, #0
 801ec56:	eba8 0504 	sub.w	r5, r8, r4
 801ec5a:	e0e4      	b.n	801ee26 <__kernel_rem_pio2+0x4b6>
 801ec5c:	f04f 0902 	mov.w	r9, #2
 801ec60:	e754      	b.n	801eb0c <__kernel_rem_pio2+0x19c>
 801ec62:	f854 3b04 	ldr.w	r3, [r4], #4
 801ec66:	bb0d      	cbnz	r5, 801ecac <__kernel_rem_pio2+0x33c>
 801ec68:	b123      	cbz	r3, 801ec74 <__kernel_rem_pio2+0x304>
 801ec6a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801ec6e:	f844 3c04 	str.w	r3, [r4, #-4]
 801ec72:	2301      	movs	r3, #1
 801ec74:	3201      	adds	r2, #1
 801ec76:	461d      	mov	r5, r3
 801ec78:	e74f      	b.n	801eb1a <__kernel_rem_pio2+0x1aa>
 801ec7a:	bf00      	nop
 801ec7c:	f3af 8000 	nop.w
	...
 801ec8c:	3ff00000 	.word	0x3ff00000
 801ec90:	08020f28 	.word	0x08020f28
 801ec94:	40200000 	.word	0x40200000
 801ec98:	3ff00000 	.word	0x3ff00000
 801ec9c:	3e700000 	.word	0x3e700000
 801eca0:	41700000 	.word	0x41700000
 801eca4:	3fe00000 	.word	0x3fe00000
 801eca8:	08020ee8 	.word	0x08020ee8
 801ecac:	1acb      	subs	r3, r1, r3
 801ecae:	e7de      	b.n	801ec6e <__kernel_rem_pio2+0x2fe>
 801ecb0:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801ecb4:	ab0c      	add	r3, sp, #48	@ 0x30
 801ecb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ecba:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801ecbe:	a90c      	add	r1, sp, #48	@ 0x30
 801ecc0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801ecc4:	e737      	b.n	801eb36 <__kernel_rem_pio2+0x1c6>
 801ecc6:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801ecca:	ab0c      	add	r3, sp, #48	@ 0x30
 801eccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ecd0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801ecd4:	e7f3      	b.n	801ecbe <__kernel_rem_pio2+0x34e>
 801ecd6:	a90c      	add	r1, sp, #48	@ 0x30
 801ecd8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801ecdc:	3b01      	subs	r3, #1
 801ecde:	430a      	orrs	r2, r1
 801ece0:	e785      	b.n	801ebee <__kernel_rem_pio2+0x27e>
 801ece2:	3401      	adds	r4, #1
 801ece4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801ece8:	2a00      	cmp	r2, #0
 801ecea:	d0fa      	beq.n	801ece2 <__kernel_rem_pio2+0x372>
 801ecec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ecee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801ecf2:	eb0d 0503 	add.w	r5, sp, r3
 801ecf6:	9b06      	ldr	r3, [sp, #24]
 801ecf8:	aa20      	add	r2, sp, #128	@ 0x80
 801ecfa:	4443      	add	r3, r8
 801ecfc:	f108 0701 	add.w	r7, r8, #1
 801ed00:	3d98      	subs	r5, #152	@ 0x98
 801ed02:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801ed06:	4444      	add	r4, r8
 801ed08:	42bc      	cmp	r4, r7
 801ed0a:	da04      	bge.n	801ed16 <__kernel_rem_pio2+0x3a6>
 801ed0c:	46a0      	mov	r8, r4
 801ed0e:	e6a2      	b.n	801ea56 <__kernel_rem_pio2+0xe6>
 801ed10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ed12:	2401      	movs	r4, #1
 801ed14:	e7e6      	b.n	801ece4 <__kernel_rem_pio2+0x374>
 801ed16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ed18:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801ed1c:	f7e1 fc1a 	bl	8000554 <__aeabi_i2d>
 801ed20:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801efe0 <__kernel_rem_pio2+0x670>
 801ed24:	e8e6 0102 	strd	r0, r1, [r6], #8
 801ed28:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ed2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ed30:	46b2      	mov	sl, r6
 801ed32:	f04f 0800 	mov.w	r8, #0
 801ed36:	9b05      	ldr	r3, [sp, #20]
 801ed38:	4598      	cmp	r8, r3
 801ed3a:	dd05      	ble.n	801ed48 <__kernel_rem_pio2+0x3d8>
 801ed3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ed40:	3701      	adds	r7, #1
 801ed42:	eca5 7b02 	vstmia	r5!, {d7}
 801ed46:	e7df      	b.n	801ed08 <__kernel_rem_pio2+0x398>
 801ed48:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801ed4c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801ed50:	f7e1 fc6a 	bl	8000628 <__aeabi_dmul>
 801ed54:	4602      	mov	r2, r0
 801ed56:	460b      	mov	r3, r1
 801ed58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ed5c:	f7e1 faae 	bl	80002bc <__adddf3>
 801ed60:	f108 0801 	add.w	r8, r8, #1
 801ed64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ed68:	e7e5      	b.n	801ed36 <__kernel_rem_pio2+0x3c6>
 801ed6a:	f1cb 0000 	rsb	r0, fp, #0
 801ed6e:	ec47 6b10 	vmov	d0, r6, r7
 801ed72:	f000 f94d 	bl	801f010 <scalbn>
 801ed76:	ec55 4b10 	vmov	r4, r5, d0
 801ed7a:	4b9b      	ldr	r3, [pc, #620]	@ (801efe8 <__kernel_rem_pio2+0x678>)
 801ed7c:	2200      	movs	r2, #0
 801ed7e:	4620      	mov	r0, r4
 801ed80:	4629      	mov	r1, r5
 801ed82:	f7e1 fed7 	bl	8000b34 <__aeabi_dcmpge>
 801ed86:	b300      	cbz	r0, 801edca <__kernel_rem_pio2+0x45a>
 801ed88:	4b98      	ldr	r3, [pc, #608]	@ (801efec <__kernel_rem_pio2+0x67c>)
 801ed8a:	2200      	movs	r2, #0
 801ed8c:	4620      	mov	r0, r4
 801ed8e:	4629      	mov	r1, r5
 801ed90:	f7e1 fc4a 	bl	8000628 <__aeabi_dmul>
 801ed94:	f7e1 fef8 	bl	8000b88 <__aeabi_d2iz>
 801ed98:	4606      	mov	r6, r0
 801ed9a:	f7e1 fbdb 	bl	8000554 <__aeabi_i2d>
 801ed9e:	4b92      	ldr	r3, [pc, #584]	@ (801efe8 <__kernel_rem_pio2+0x678>)
 801eda0:	2200      	movs	r2, #0
 801eda2:	f7e1 fc41 	bl	8000628 <__aeabi_dmul>
 801eda6:	460b      	mov	r3, r1
 801eda8:	4602      	mov	r2, r0
 801edaa:	4629      	mov	r1, r5
 801edac:	4620      	mov	r0, r4
 801edae:	f7e1 fa83 	bl	80002b8 <__aeabi_dsub>
 801edb2:	f7e1 fee9 	bl	8000b88 <__aeabi_d2iz>
 801edb6:	ab0c      	add	r3, sp, #48	@ 0x30
 801edb8:	f10b 0b18 	add.w	fp, fp, #24
 801edbc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801edc0:	f108 0801 	add.w	r8, r8, #1
 801edc4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801edc8:	e720      	b.n	801ec0c <__kernel_rem_pio2+0x29c>
 801edca:	4620      	mov	r0, r4
 801edcc:	4629      	mov	r1, r5
 801edce:	f7e1 fedb 	bl	8000b88 <__aeabi_d2iz>
 801edd2:	ab0c      	add	r3, sp, #48	@ 0x30
 801edd4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801edd8:	e718      	b.n	801ec0c <__kernel_rem_pio2+0x29c>
 801edda:	ab0c      	add	r3, sp, #48	@ 0x30
 801eddc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801ede0:	f7e1 fbb8 	bl	8000554 <__aeabi_i2d>
 801ede4:	4622      	mov	r2, r4
 801ede6:	462b      	mov	r3, r5
 801ede8:	f7e1 fc1e 	bl	8000628 <__aeabi_dmul>
 801edec:	4652      	mov	r2, sl
 801edee:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801edf2:	465b      	mov	r3, fp
 801edf4:	4620      	mov	r0, r4
 801edf6:	4629      	mov	r1, r5
 801edf8:	f7e1 fc16 	bl	8000628 <__aeabi_dmul>
 801edfc:	3e01      	subs	r6, #1
 801edfe:	4604      	mov	r4, r0
 801ee00:	460d      	mov	r5, r1
 801ee02:	e716      	b.n	801ec32 <__kernel_rem_pio2+0x2c2>
 801ee04:	9906      	ldr	r1, [sp, #24]
 801ee06:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801ee0a:	9106      	str	r1, [sp, #24]
 801ee0c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801ee10:	f7e1 fc0a 	bl	8000628 <__aeabi_dmul>
 801ee14:	4602      	mov	r2, r0
 801ee16:	460b      	mov	r3, r1
 801ee18:	4650      	mov	r0, sl
 801ee1a:	4659      	mov	r1, fp
 801ee1c:	f7e1 fa4e 	bl	80002bc <__adddf3>
 801ee20:	3601      	adds	r6, #1
 801ee22:	4682      	mov	sl, r0
 801ee24:	468b      	mov	fp, r1
 801ee26:	9b00      	ldr	r3, [sp, #0]
 801ee28:	429e      	cmp	r6, r3
 801ee2a:	dc01      	bgt.n	801ee30 <__kernel_rem_pio2+0x4c0>
 801ee2c:	42ae      	cmp	r6, r5
 801ee2e:	dde9      	ble.n	801ee04 <__kernel_rem_pio2+0x494>
 801ee30:	ab48      	add	r3, sp, #288	@ 0x120
 801ee32:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801ee36:	e9c5 ab00 	strd	sl, fp, [r5]
 801ee3a:	3c01      	subs	r4, #1
 801ee3c:	e6fd      	b.n	801ec3a <__kernel_rem_pio2+0x2ca>
 801ee3e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ee40:	2b02      	cmp	r3, #2
 801ee42:	dc0b      	bgt.n	801ee5c <__kernel_rem_pio2+0x4ec>
 801ee44:	2b00      	cmp	r3, #0
 801ee46:	dc35      	bgt.n	801eeb4 <__kernel_rem_pio2+0x544>
 801ee48:	d059      	beq.n	801eefe <__kernel_rem_pio2+0x58e>
 801ee4a:	9b02      	ldr	r3, [sp, #8]
 801ee4c:	f003 0007 	and.w	r0, r3, #7
 801ee50:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801ee54:	ecbd 8b02 	vpop	{d8}
 801ee58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee5c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ee5e:	2b03      	cmp	r3, #3
 801ee60:	d1f3      	bne.n	801ee4a <__kernel_rem_pio2+0x4da>
 801ee62:	9b05      	ldr	r3, [sp, #20]
 801ee64:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801ee68:	eb0d 0403 	add.w	r4, sp, r3
 801ee6c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801ee70:	4625      	mov	r5, r4
 801ee72:	46c2      	mov	sl, r8
 801ee74:	f1ba 0f00 	cmp.w	sl, #0
 801ee78:	dc69      	bgt.n	801ef4e <__kernel_rem_pio2+0x5de>
 801ee7a:	4645      	mov	r5, r8
 801ee7c:	2d01      	cmp	r5, #1
 801ee7e:	f300 8087 	bgt.w	801ef90 <__kernel_rem_pio2+0x620>
 801ee82:	9c05      	ldr	r4, [sp, #20]
 801ee84:	ab48      	add	r3, sp, #288	@ 0x120
 801ee86:	441c      	add	r4, r3
 801ee88:	2000      	movs	r0, #0
 801ee8a:	2100      	movs	r1, #0
 801ee8c:	f1b8 0f01 	cmp.w	r8, #1
 801ee90:	f300 809c 	bgt.w	801efcc <__kernel_rem_pio2+0x65c>
 801ee94:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801ee98:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801ee9c:	f1b9 0f00 	cmp.w	r9, #0
 801eea0:	f040 80a6 	bne.w	801eff0 <__kernel_rem_pio2+0x680>
 801eea4:	9b04      	ldr	r3, [sp, #16]
 801eea6:	e9c3 5600 	strd	r5, r6, [r3]
 801eeaa:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801eeae:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801eeb2:	e7ca      	b.n	801ee4a <__kernel_rem_pio2+0x4da>
 801eeb4:	9d05      	ldr	r5, [sp, #20]
 801eeb6:	ab48      	add	r3, sp, #288	@ 0x120
 801eeb8:	441d      	add	r5, r3
 801eeba:	4644      	mov	r4, r8
 801eebc:	2000      	movs	r0, #0
 801eebe:	2100      	movs	r1, #0
 801eec0:	2c00      	cmp	r4, #0
 801eec2:	da35      	bge.n	801ef30 <__kernel_rem_pio2+0x5c0>
 801eec4:	f1b9 0f00 	cmp.w	r9, #0
 801eec8:	d038      	beq.n	801ef3c <__kernel_rem_pio2+0x5cc>
 801eeca:	4602      	mov	r2, r0
 801eecc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801eed0:	9c04      	ldr	r4, [sp, #16]
 801eed2:	e9c4 2300 	strd	r2, r3, [r4]
 801eed6:	4602      	mov	r2, r0
 801eed8:	460b      	mov	r3, r1
 801eeda:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801eede:	f7e1 f9eb 	bl	80002b8 <__aeabi_dsub>
 801eee2:	ad4a      	add	r5, sp, #296	@ 0x128
 801eee4:	2401      	movs	r4, #1
 801eee6:	45a0      	cmp	r8, r4
 801eee8:	da2b      	bge.n	801ef42 <__kernel_rem_pio2+0x5d2>
 801eeea:	f1b9 0f00 	cmp.w	r9, #0
 801eeee:	d002      	beq.n	801eef6 <__kernel_rem_pio2+0x586>
 801eef0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801eef4:	4619      	mov	r1, r3
 801eef6:	9b04      	ldr	r3, [sp, #16]
 801eef8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801eefc:	e7a5      	b.n	801ee4a <__kernel_rem_pio2+0x4da>
 801eefe:	9c05      	ldr	r4, [sp, #20]
 801ef00:	ab48      	add	r3, sp, #288	@ 0x120
 801ef02:	441c      	add	r4, r3
 801ef04:	2000      	movs	r0, #0
 801ef06:	2100      	movs	r1, #0
 801ef08:	f1b8 0f00 	cmp.w	r8, #0
 801ef0c:	da09      	bge.n	801ef22 <__kernel_rem_pio2+0x5b2>
 801ef0e:	f1b9 0f00 	cmp.w	r9, #0
 801ef12:	d002      	beq.n	801ef1a <__kernel_rem_pio2+0x5aa>
 801ef14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801ef18:	4619      	mov	r1, r3
 801ef1a:	9b04      	ldr	r3, [sp, #16]
 801ef1c:	e9c3 0100 	strd	r0, r1, [r3]
 801ef20:	e793      	b.n	801ee4a <__kernel_rem_pio2+0x4da>
 801ef22:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801ef26:	f7e1 f9c9 	bl	80002bc <__adddf3>
 801ef2a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801ef2e:	e7eb      	b.n	801ef08 <__kernel_rem_pio2+0x598>
 801ef30:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801ef34:	f7e1 f9c2 	bl	80002bc <__adddf3>
 801ef38:	3c01      	subs	r4, #1
 801ef3a:	e7c1      	b.n	801eec0 <__kernel_rem_pio2+0x550>
 801ef3c:	4602      	mov	r2, r0
 801ef3e:	460b      	mov	r3, r1
 801ef40:	e7c6      	b.n	801eed0 <__kernel_rem_pio2+0x560>
 801ef42:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801ef46:	f7e1 f9b9 	bl	80002bc <__adddf3>
 801ef4a:	3401      	adds	r4, #1
 801ef4c:	e7cb      	b.n	801eee6 <__kernel_rem_pio2+0x576>
 801ef4e:	ed35 7b02 	vldmdb	r5!, {d7}
 801ef52:	ed8d 7b00 	vstr	d7, [sp]
 801ef56:	ed95 7b02 	vldr	d7, [r5, #8]
 801ef5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ef5e:	ec53 2b17 	vmov	r2, r3, d7
 801ef62:	ed8d 7b06 	vstr	d7, [sp, #24]
 801ef66:	f7e1 f9a9 	bl	80002bc <__adddf3>
 801ef6a:	4602      	mov	r2, r0
 801ef6c:	460b      	mov	r3, r1
 801ef6e:	4606      	mov	r6, r0
 801ef70:	460f      	mov	r7, r1
 801ef72:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ef76:	f7e1 f99f 	bl	80002b8 <__aeabi_dsub>
 801ef7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801ef7e:	f7e1 f99d 	bl	80002bc <__adddf3>
 801ef82:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801ef86:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801ef8a:	e9c5 6700 	strd	r6, r7, [r5]
 801ef8e:	e771      	b.n	801ee74 <__kernel_rem_pio2+0x504>
 801ef90:	ed34 7b02 	vldmdb	r4!, {d7}
 801ef94:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801ef98:	ec51 0b17 	vmov	r0, r1, d7
 801ef9c:	4652      	mov	r2, sl
 801ef9e:	465b      	mov	r3, fp
 801efa0:	ed8d 7b00 	vstr	d7, [sp]
 801efa4:	f7e1 f98a 	bl	80002bc <__adddf3>
 801efa8:	4602      	mov	r2, r0
 801efaa:	460b      	mov	r3, r1
 801efac:	4606      	mov	r6, r0
 801efae:	460f      	mov	r7, r1
 801efb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801efb4:	f7e1 f980 	bl	80002b8 <__aeabi_dsub>
 801efb8:	4652      	mov	r2, sl
 801efba:	465b      	mov	r3, fp
 801efbc:	f7e1 f97e 	bl	80002bc <__adddf3>
 801efc0:	3d01      	subs	r5, #1
 801efc2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801efc6:	e9c4 6700 	strd	r6, r7, [r4]
 801efca:	e757      	b.n	801ee7c <__kernel_rem_pio2+0x50c>
 801efcc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801efd0:	f7e1 f974 	bl	80002bc <__adddf3>
 801efd4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801efd8:	e758      	b.n	801ee8c <__kernel_rem_pio2+0x51c>
 801efda:	bf00      	nop
 801efdc:	f3af 8000 	nop.w
	...
 801efe8:	41700000 	.word	0x41700000
 801efec:	3e700000 	.word	0x3e700000
 801eff0:	9b04      	ldr	r3, [sp, #16]
 801eff2:	9a04      	ldr	r2, [sp, #16]
 801eff4:	601d      	str	r5, [r3, #0]
 801eff6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801effa:	605c      	str	r4, [r3, #4]
 801effc:	609f      	str	r7, [r3, #8]
 801effe:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801f002:	60d3      	str	r3, [r2, #12]
 801f004:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f008:	6110      	str	r0, [r2, #16]
 801f00a:	6153      	str	r3, [r2, #20]
 801f00c:	e71d      	b.n	801ee4a <__kernel_rem_pio2+0x4da>
 801f00e:	bf00      	nop

0801f010 <scalbn>:
 801f010:	b570      	push	{r4, r5, r6, lr}
 801f012:	ec55 4b10 	vmov	r4, r5, d0
 801f016:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801f01a:	4606      	mov	r6, r0
 801f01c:	462b      	mov	r3, r5
 801f01e:	b991      	cbnz	r1, 801f046 <scalbn+0x36>
 801f020:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801f024:	4323      	orrs	r3, r4
 801f026:	d03b      	beq.n	801f0a0 <scalbn+0x90>
 801f028:	4b33      	ldr	r3, [pc, #204]	@ (801f0f8 <scalbn+0xe8>)
 801f02a:	4620      	mov	r0, r4
 801f02c:	4629      	mov	r1, r5
 801f02e:	2200      	movs	r2, #0
 801f030:	f7e1 fafa 	bl	8000628 <__aeabi_dmul>
 801f034:	4b31      	ldr	r3, [pc, #196]	@ (801f0fc <scalbn+0xec>)
 801f036:	429e      	cmp	r6, r3
 801f038:	4604      	mov	r4, r0
 801f03a:	460d      	mov	r5, r1
 801f03c:	da0f      	bge.n	801f05e <scalbn+0x4e>
 801f03e:	a326      	add	r3, pc, #152	@ (adr r3, 801f0d8 <scalbn+0xc8>)
 801f040:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f044:	e01e      	b.n	801f084 <scalbn+0x74>
 801f046:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801f04a:	4291      	cmp	r1, r2
 801f04c:	d10b      	bne.n	801f066 <scalbn+0x56>
 801f04e:	4622      	mov	r2, r4
 801f050:	4620      	mov	r0, r4
 801f052:	4629      	mov	r1, r5
 801f054:	f7e1 f932 	bl	80002bc <__adddf3>
 801f058:	4604      	mov	r4, r0
 801f05a:	460d      	mov	r5, r1
 801f05c:	e020      	b.n	801f0a0 <scalbn+0x90>
 801f05e:	460b      	mov	r3, r1
 801f060:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801f064:	3936      	subs	r1, #54	@ 0x36
 801f066:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801f06a:	4296      	cmp	r6, r2
 801f06c:	dd0d      	ble.n	801f08a <scalbn+0x7a>
 801f06e:	2d00      	cmp	r5, #0
 801f070:	a11b      	add	r1, pc, #108	@ (adr r1, 801f0e0 <scalbn+0xd0>)
 801f072:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f076:	da02      	bge.n	801f07e <scalbn+0x6e>
 801f078:	a11b      	add	r1, pc, #108	@ (adr r1, 801f0e8 <scalbn+0xd8>)
 801f07a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f07e:	a318      	add	r3, pc, #96	@ (adr r3, 801f0e0 <scalbn+0xd0>)
 801f080:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f084:	f7e1 fad0 	bl	8000628 <__aeabi_dmul>
 801f088:	e7e6      	b.n	801f058 <scalbn+0x48>
 801f08a:	1872      	adds	r2, r6, r1
 801f08c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801f090:	428a      	cmp	r2, r1
 801f092:	dcec      	bgt.n	801f06e <scalbn+0x5e>
 801f094:	2a00      	cmp	r2, #0
 801f096:	dd06      	ble.n	801f0a6 <scalbn+0x96>
 801f098:	f36f 531e 	bfc	r3, #20, #11
 801f09c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801f0a0:	ec45 4b10 	vmov	d0, r4, r5
 801f0a4:	bd70      	pop	{r4, r5, r6, pc}
 801f0a6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801f0aa:	da08      	bge.n	801f0be <scalbn+0xae>
 801f0ac:	2d00      	cmp	r5, #0
 801f0ae:	a10a      	add	r1, pc, #40	@ (adr r1, 801f0d8 <scalbn+0xc8>)
 801f0b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f0b4:	dac3      	bge.n	801f03e <scalbn+0x2e>
 801f0b6:	a10e      	add	r1, pc, #56	@ (adr r1, 801f0f0 <scalbn+0xe0>)
 801f0b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f0bc:	e7bf      	b.n	801f03e <scalbn+0x2e>
 801f0be:	3236      	adds	r2, #54	@ 0x36
 801f0c0:	f36f 531e 	bfc	r3, #20, #11
 801f0c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801f0c8:	4620      	mov	r0, r4
 801f0ca:	4b0d      	ldr	r3, [pc, #52]	@ (801f100 <scalbn+0xf0>)
 801f0cc:	4629      	mov	r1, r5
 801f0ce:	2200      	movs	r2, #0
 801f0d0:	e7d8      	b.n	801f084 <scalbn+0x74>
 801f0d2:	bf00      	nop
 801f0d4:	f3af 8000 	nop.w
 801f0d8:	c2f8f359 	.word	0xc2f8f359
 801f0dc:	01a56e1f 	.word	0x01a56e1f
 801f0e0:	8800759c 	.word	0x8800759c
 801f0e4:	7e37e43c 	.word	0x7e37e43c
 801f0e8:	8800759c 	.word	0x8800759c
 801f0ec:	fe37e43c 	.word	0xfe37e43c
 801f0f0:	c2f8f359 	.word	0xc2f8f359
 801f0f4:	81a56e1f 	.word	0x81a56e1f
 801f0f8:	43500000 	.word	0x43500000
 801f0fc:	ffff3cb0 	.word	0xffff3cb0
 801f100:	3c900000 	.word	0x3c900000
 801f104:	00000000 	.word	0x00000000

0801f108 <floor>:
 801f108:	ec51 0b10 	vmov	r0, r1, d0
 801f10c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801f110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f114:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801f118:	2e13      	cmp	r6, #19
 801f11a:	460c      	mov	r4, r1
 801f11c:	4605      	mov	r5, r0
 801f11e:	4680      	mov	r8, r0
 801f120:	dc34      	bgt.n	801f18c <floor+0x84>
 801f122:	2e00      	cmp	r6, #0
 801f124:	da17      	bge.n	801f156 <floor+0x4e>
 801f126:	a332      	add	r3, pc, #200	@ (adr r3, 801f1f0 <floor+0xe8>)
 801f128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f12c:	f7e1 f8c6 	bl	80002bc <__adddf3>
 801f130:	2200      	movs	r2, #0
 801f132:	2300      	movs	r3, #0
 801f134:	f7e1 fd08 	bl	8000b48 <__aeabi_dcmpgt>
 801f138:	b150      	cbz	r0, 801f150 <floor+0x48>
 801f13a:	2c00      	cmp	r4, #0
 801f13c:	da55      	bge.n	801f1ea <floor+0xe2>
 801f13e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801f142:	432c      	orrs	r4, r5
 801f144:	2500      	movs	r5, #0
 801f146:	42ac      	cmp	r4, r5
 801f148:	4c2b      	ldr	r4, [pc, #172]	@ (801f1f8 <floor+0xf0>)
 801f14a:	bf08      	it	eq
 801f14c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801f150:	4621      	mov	r1, r4
 801f152:	4628      	mov	r0, r5
 801f154:	e023      	b.n	801f19e <floor+0x96>
 801f156:	4f29      	ldr	r7, [pc, #164]	@ (801f1fc <floor+0xf4>)
 801f158:	4137      	asrs	r7, r6
 801f15a:	ea01 0307 	and.w	r3, r1, r7
 801f15e:	4303      	orrs	r3, r0
 801f160:	d01d      	beq.n	801f19e <floor+0x96>
 801f162:	a323      	add	r3, pc, #140	@ (adr r3, 801f1f0 <floor+0xe8>)
 801f164:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f168:	f7e1 f8a8 	bl	80002bc <__adddf3>
 801f16c:	2200      	movs	r2, #0
 801f16e:	2300      	movs	r3, #0
 801f170:	f7e1 fcea 	bl	8000b48 <__aeabi_dcmpgt>
 801f174:	2800      	cmp	r0, #0
 801f176:	d0eb      	beq.n	801f150 <floor+0x48>
 801f178:	2c00      	cmp	r4, #0
 801f17a:	bfbe      	ittt	lt
 801f17c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801f180:	4133      	asrlt	r3, r6
 801f182:	18e4      	addlt	r4, r4, r3
 801f184:	ea24 0407 	bic.w	r4, r4, r7
 801f188:	2500      	movs	r5, #0
 801f18a:	e7e1      	b.n	801f150 <floor+0x48>
 801f18c:	2e33      	cmp	r6, #51	@ 0x33
 801f18e:	dd0a      	ble.n	801f1a6 <floor+0x9e>
 801f190:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801f194:	d103      	bne.n	801f19e <floor+0x96>
 801f196:	4602      	mov	r2, r0
 801f198:	460b      	mov	r3, r1
 801f19a:	f7e1 f88f 	bl	80002bc <__adddf3>
 801f19e:	ec41 0b10 	vmov	d0, r0, r1
 801f1a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f1a6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801f1aa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801f1ae:	40df      	lsrs	r7, r3
 801f1b0:	4207      	tst	r7, r0
 801f1b2:	d0f4      	beq.n	801f19e <floor+0x96>
 801f1b4:	a30e      	add	r3, pc, #56	@ (adr r3, 801f1f0 <floor+0xe8>)
 801f1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1ba:	f7e1 f87f 	bl	80002bc <__adddf3>
 801f1be:	2200      	movs	r2, #0
 801f1c0:	2300      	movs	r3, #0
 801f1c2:	f7e1 fcc1 	bl	8000b48 <__aeabi_dcmpgt>
 801f1c6:	2800      	cmp	r0, #0
 801f1c8:	d0c2      	beq.n	801f150 <floor+0x48>
 801f1ca:	2c00      	cmp	r4, #0
 801f1cc:	da0a      	bge.n	801f1e4 <floor+0xdc>
 801f1ce:	2e14      	cmp	r6, #20
 801f1d0:	d101      	bne.n	801f1d6 <floor+0xce>
 801f1d2:	3401      	adds	r4, #1
 801f1d4:	e006      	b.n	801f1e4 <floor+0xdc>
 801f1d6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801f1da:	2301      	movs	r3, #1
 801f1dc:	40b3      	lsls	r3, r6
 801f1de:	441d      	add	r5, r3
 801f1e0:	4545      	cmp	r5, r8
 801f1e2:	d3f6      	bcc.n	801f1d2 <floor+0xca>
 801f1e4:	ea25 0507 	bic.w	r5, r5, r7
 801f1e8:	e7b2      	b.n	801f150 <floor+0x48>
 801f1ea:	2500      	movs	r5, #0
 801f1ec:	462c      	mov	r4, r5
 801f1ee:	e7af      	b.n	801f150 <floor+0x48>
 801f1f0:	8800759c 	.word	0x8800759c
 801f1f4:	7e37e43c 	.word	0x7e37e43c
 801f1f8:	bff00000 	.word	0xbff00000
 801f1fc:	000fffff 	.word	0x000fffff

0801f200 <_init>:
 801f200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f202:	bf00      	nop
 801f204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f206:	bc08      	pop	{r3}
 801f208:	469e      	mov	lr, r3
 801f20a:	4770      	bx	lr

0801f20c <_fini>:
 801f20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f20e:	bf00      	nop
 801f210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f212:	bc08      	pop	{r3}
 801f214:	469e      	mov	lr, r3
 801f216:	4770      	bx	lr
