# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Control_Unit.srcs/sources_1/new/PE.sv" \
"../../../../../PEConnection/SystemV6.sv" \
"../../../../Control_Unit.srcs/sim_1/new/SystemV3_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
