Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Mar 22 16:57:10 2022
| Host         : PC-636 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.677        0.000                      0                   71        0.148        0.000                      0                   71        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.677        0.000                      0                   71        0.148        0.000                      0                   71        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.599%)  route 3.005ns (78.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.021     9.026    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.523    14.895    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y48          FDRE (Setup_fdre_C_R)       -0.429    14.703    clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.599%)  route 3.005ns (78.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.021     9.026    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.523    14.895    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y48          FDRE (Setup_fdre_C_R)       -0.429    14.703    clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.599%)  route 3.005ns (78.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.021     9.026    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.523    14.895    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y48          FDRE (Setup_fdre_C_R)       -0.429    14.703    clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.599%)  route 3.005ns (78.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.021     9.026    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.523    14.895    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y48          FDRE (Setup_fdre_C_R)       -0.429    14.703    clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.625%)  route 2.677ns (76.375%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.692     8.698    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.507    14.878    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.594    clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.625%)  route 2.677ns (76.375%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.692     8.698    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.507    14.878    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.594    clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.625%)  route 2.677ns (76.375%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.692     8.698    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.507    14.878    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[8]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.594    clk_en0/s_cnt_local_reg[8]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.625%)  route 2.677ns (76.375%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.692     8.698    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.507    14.878    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[9]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.594    clk_en0/s_cnt_local_reg[9]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.828ns (23.673%)  route 2.670ns (76.327%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.685     8.690    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  clk_en0/s_cnt_local_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.506    14.877    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  clk_en0/s_cnt_local_reg[20]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y53          FDRE (Setup_fdre_C_R)       -0.429    14.593    clk_en0/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.828ns (23.673%)  route 2.670ns (76.327%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.641     5.193    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           1.162     6.811    clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.935 r  clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.406     7.341    clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.416     7.881    clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.685     8.690    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  clk_en0/s_cnt_local_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.506    14.877    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  clk_en0/s_cnt_local_reg[21]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y53          FDRE (Setup_fdre_C_R)       -0.429    14.593    clk_en0/s_cnt_local_reg[21]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  5.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_cnt0/s_cnt_local_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.417%)  route 0.246ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.504    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clk_en0/ce_o_reg/Q
                         net (fo=4, routed)           0.246     1.892    bin_cnt0/E[0]
    SLICE_X1Y49          FDRE                                         r  bin_cnt0/s_cnt_local_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.869     2.027    bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  bin_cnt0/s_cnt_local_reg[1]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X1Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.743    bin_cnt0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_cnt0/s_cnt_local_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.417%)  route 0.246ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.504    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clk_en0/ce_o_reg/Q
                         net (fo=4, routed)           0.246     1.892    bin_cnt0/E[0]
    SLICE_X1Y49          FDRE                                         r  bin_cnt0/s_cnt_local_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.869     2.027    bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  bin_cnt0/s_cnt_local_reg[2]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X1Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.743    bin_cnt0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.511    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.134     1.786    clk_en0/s_cnt_local_reg[2]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_en0/s_cnt_local_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.946    clk_en0/s_cnt_local_reg[0]_i_2_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clk_en0/s_cnt_local_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    clk_en0/s_cnt_local_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  clk_en0/s_cnt_local_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    clk_en0/s_cnt_local_reg[8]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.021    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en0/s_cnt_local_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.511    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.134     1.786    clk_en0/s_cnt_local_reg[2]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_en0/s_cnt_local_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.946    clk_en0/s_cnt_local_reg[0]_i_2_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clk_en0/s_cnt_local_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    clk_en0/s_cnt_local_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  clk_en0/s_cnt_local_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    clk_en0/s_cnt_local_reg[8]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.021    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.511    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.134     1.786    clk_en0/s_cnt_local_reg[2]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_en0/s_cnt_local_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.946    clk_en0/s_cnt_local_reg[0]_i_2_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clk_en0/s_cnt_local_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    clk_en0/s_cnt_local_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.076 r  clk_en0/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    clk_en0/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.021    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.511    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.134     1.786    clk_en0/s_cnt_local_reg[2]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_en0/s_cnt_local_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.946    clk_en0/s_cnt_local_reg[0]_i_2_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clk_en0/s_cnt_local_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    clk_en0/s_cnt_local_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.076 r  clk_en0/s_cnt_local_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.076    clk_en0/s_cnt_local_reg[8]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.021    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  clk_en0/s_cnt_local_reg[9]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en0/s_cnt_local_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.511    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.134     1.786    clk_en0/s_cnt_local_reg[2]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_en0/s_cnt_local_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.946    clk_en0/s_cnt_local_reg[0]_i_2_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clk_en0/s_cnt_local_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    clk_en0/s_cnt_local_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.025 r  clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.079 r  clk_en0/s_cnt_local_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.079    clk_en0/s_cnt_local_reg[12]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  clk_en0/s_cnt_local_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.021    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  clk_en0/s_cnt_local_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en0/s_cnt_local_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_cnt0/s_cnt_local_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.042%)  route 0.299ns (67.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.504    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clk_en0/ce_o_reg/Q
                         net (fo=4, routed)           0.299     1.945    bin_cnt0/E[0]
    SLICE_X1Y48          FDRE                                         r  bin_cnt0/s_cnt_local_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.869     2.027    bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  bin_cnt0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X1Y48          FDRE (Hold_fdre_C_CE)       -0.039     1.743    bin_cnt0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.511    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.134     1.786    clk_en0/s_cnt_local_reg[2]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_en0/s_cnt_local_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.946    clk_en0/s_cnt_local_reg[0]_i_2_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clk_en0/s_cnt_local_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    clk_en0/s_cnt_local_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.025 r  clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.090 r  clk_en0/s_cnt_local_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.090    clk_en0/s_cnt_local_reg[12]_i_1_n_5
    SLICE_X0Y51          FDRE                                         r  clk_en0/s_cnt_local_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.021    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  clk_en0/s_cnt_local_reg[14]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en0/s_cnt_local_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.469ns (77.733%)  route 0.134ns (22.267%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.511    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.134     1.786    clk_en0/s_cnt_local_reg[2]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_en0/s_cnt_local_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.946    clk_en0/s_cnt_local_reg[0]_i_2_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clk_en0/s_cnt_local_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    clk_en0/s_cnt_local_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.025 r  clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.115 r  clk_en0/s_cnt_local_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.115    clk_en0/s_cnt_local_reg[12]_i_1_n_6
    SLICE_X0Y51          FDRE                                         r  clk_en0/s_cnt_local_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.021    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  clk_en0/s_cnt_local_reg[13]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en0/s_cnt_local_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51     bin_cnt0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     bin_cnt0/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     bin_cnt0/s_cnt_local_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y48     bin_cnt0/s_cnt_local_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     clk_en0/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48     clk_en0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y50     clk_en0/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y50     clk_en0/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51     clk_en0/s_cnt_local_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     bin_cnt0/s_cnt_local_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     bin_cnt0/s_cnt_local_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48     bin_cnt0/s_cnt_local_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     clk_en0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     clk_en0/s_cnt_local_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     clk_en0/s_cnt_local_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     clk_en0/s_cnt_local_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     clk_en0/s_cnt_local_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     clk_en0/s_cnt_local_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     clk_en0/s_cnt_local_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     bin_cnt0/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y50     clk_en0/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y50     clk_en0/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     clk_en0/s_cnt_local_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     clk_en0/s_cnt_local_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     clk_en0/s_cnt_local_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     clk_en0/s_cnt_local_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     clk_en0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     clk_en0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     clk_en0/s_cnt_local_reg[18]/C



