# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/cal" \
"../../../../project_1.srcs/sources_1/new/de_interleaver.v" \
"../../../../project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v" \
"../../../../project_1.srcs/sources_1/new/pre_interleaver.v" \
"../../../../project_1.srcs/sim_1/new/per_interleaver_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
