Fitter report for niostest_top
Sun Nov 16 01:44:27 2014
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |ckplay_top|testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_ffc1:auto_generated|ALTSYNCRAM
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Estimated Delay Added for Hold Timing Summary
 44. Estimated Delay Added for Hold Timing Details
 45. Fitter Messages
 46. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Sun Nov 16 01:44:27 2014      ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Web Edition ;
; Revision Name                      ; niostest_top                               ;
; Top-level Entity Name              ; ckplay_top                                 ;
; Family                             ; MAX 10 FPGA                                ;
; Device                             ; 10M08SAE144C8GES                           ;
; Timing Models                      ; Advance                                    ;
; Total logic elements               ; 7,698 / 8,064 ( 95 % )                     ;
;     Total combinational functions  ; 7,165 / 8,064 ( 89 % )                     ;
;     Dedicated logic registers      ; 4,999 / 8,064 ( 62 % )                     ;
; Total registers                    ; 5084                                       ;
; Total pins                         ; 55 / 101 ( 54 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 239,616 / 387,072 ( 62 % )                 ;
; Embedded Multiplier 9-bit elements ; 22 / 48 ( 46 % )                           ;
; Total PLLs                         ; 1 / 1 ( 100 % )                            ;
; UFM blocks                         ; 1 / 1 ( 100 % )                            ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08SAE144C8GES                      ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.54        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  51.9%      ;
;     Processors 3-4         ;  50.8%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; SDR_CLK      ; Missing drive strength ;
; SDR_CAS_N    ; Missing drive strength ;
; SDR_CKE      ; Missing drive strength ;
; SDR_CS_N     ; Missing drive strength ;
; SDR_RAS_N    ; Missing drive strength ;
; SDR_WE_N     ; Missing drive strength ;
; SD_DAT3      ; Missing drive strength ;
; SD_CLK       ; Missing drive strength ;
; SD_CMD       ; Missing drive strength ;
; TMDS_DATA0_P ; Missing drive strength ;
; TMDS_DATA0_N ; Missing drive strength ;
; TMDS_DATA1_P ; Missing drive strength ;
; TMDS_DATA1_N ; Missing drive strength ;
; TMDS_DATA2_P ; Missing drive strength ;
; TMDS_DATA2_N ; Missing drive strength ;
; TMDS_CLOCK_P ; Missing drive strength ;
; TMDS_CLOCK_N ; Missing drive strength ;
; FREQ_SEL     ; Missing drive strength ;
; LED          ; Missing drive strength ;
; SDR_A[12]    ; Missing drive strength ;
; SDR_A[11]    ; Missing drive strength ;
; SDR_A[10]    ; Missing drive strength ;
; SDR_A[9]     ; Missing drive strength ;
; SDR_A[8]     ; Missing drive strength ;
; SDR_A[7]     ; Missing drive strength ;
; SDR_A[6]     ; Missing drive strength ;
; SDR_A[5]     ; Missing drive strength ;
; SDR_A[4]     ; Missing drive strength ;
; SDR_A[3]     ; Missing drive strength ;
; SDR_A[2]     ; Missing drive strength ;
; SDR_A[1]     ; Missing drive strength ;
; SDR_A[0]     ; Missing drive strength ;
; SDR_BA[1]    ; Missing drive strength ;
; SDR_BA[0]    ; Missing drive strength ;
; SDR_DQM[1]   ; Missing drive strength ;
; SDR_DQM[0]   ; Missing drive strength ;
; SDR_DQ[15]   ; Missing drive strength ;
; SDR_DQ[14]   ; Missing drive strength ;
; SDR_DQ[13]   ; Missing drive strength ;
; SDR_DQ[12]   ; Missing drive strength ;
; SDR_DQ[11]   ; Missing drive strength ;
; SDR_DQ[10]   ; Missing drive strength ;
; SDR_DQ[9]    ; Missing drive strength ;
; SDR_DQ[8]    ; Missing drive strength ;
; SDR_DQ[7]    ; Missing drive strength ;
; SDR_DQ[6]    ; Missing drive strength ;
; SDR_DQ[5]    ; Missing drive strength ;
; SDR_DQ[4]    ; Missing drive strength ;
; SDR_DQ[3]    ; Missing drive strength ;
; SDR_DQ[2]    ; Missing drive strength ;
; SDR_DQ[1]    ; Missing drive strength ;
; SDR_DQ[0]    ; Missing drive strength ;
+--------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                ; Action           ; Operation          ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_2                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_3                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_3                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_3                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_4                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_4                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_4                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_5                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_5                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]~_Duplicate_1                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]~_Duplicate_2                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]~_Duplicate_2                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAB            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[0]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[0]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[1]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[1]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[2]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[2]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[3]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[3]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[4]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[4]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[5]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[5]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[6]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[6]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[7]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[7]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[0]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[0]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[1]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[1]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[2]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[2]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[3]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[3]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[4]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[4]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[5]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[5]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[6]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[6]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[7]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[7]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|result[0]                                                                                                                                                                           ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[8]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[9]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[10]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[11]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[12]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[13]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[14]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[15]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|result[0]                                                                                                                                                                           ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[8]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[9]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[10]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[11]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[12]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[13]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[14]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[15]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[0]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[0]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[1]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[1]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[2]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[2]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[3]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[3]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[4]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[4]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[5]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[5]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[6]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[6]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[7]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[7]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[0]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[0]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[1]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[1]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[2]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[2]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[3]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[3]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[4]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[4]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[5]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[5]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[6]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[6]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[7]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[7]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|result[0]                                                                                                                                                                           ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[8]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[9]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[10]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[11]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[12]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[13]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[14]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[15]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|result[0]                                                                                                                                                                           ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[8]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[9]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[10]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[11]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[12]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[13]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[14]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[15]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[0]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[0]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[1]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[1]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[2]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[2]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[3]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[3]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[4]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[4]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[5]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[5]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[6]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[6]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ; DATAA            ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[7]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[7]~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|result[0]                                                                                                                                                                           ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[8]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[9]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[10]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[11]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[12]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[13]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[14]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[15]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|result[0]                                                                                                                                                                           ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[8]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[9]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[10]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[11]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[12]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[13]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[14]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[15]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                    ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[8]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[9]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[10]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[11]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[12]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[13]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[14]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[15]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[16]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[17]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[1]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[2]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[3]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[4]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[5]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[6]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[7]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[8]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[9]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[10]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[11]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[12]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[13]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[14]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[15]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[16]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[17]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[8]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[9]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[10]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[11]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[12]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[13]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[14]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[15]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[16]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v0_reg[17]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                             ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[1]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[2]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[3]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[4]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[5]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[6]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[7]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[8]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[9]                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[10]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[11]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[12]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[13]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[14]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[15]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[16]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[17]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                     ; DATAOUT          ;                       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|q_b[0]                                                                                                    ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|q_b[1]                                                                                                    ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|q_b[2]                                                                                                    ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|q_b[3]                                                                                                    ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|q_b[4]                                                                                                    ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|q_b[5]                                                                                                    ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|q_b[6]                                                                                                    ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|q_b[7]                                                                                                    ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_bht_data[0]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram|altsyncram_tvc1:auto_generated|q_b[0]                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_bht_data[1]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram|altsyncram_tvc1:auto_generated|q_b[1]                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[0]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[0]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[1]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[1]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[2]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[2]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[3]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[3]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[4]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[4]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[5]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[5]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[6]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[6]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[7]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[7]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[8]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[8]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[9]                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[9]                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[10]                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[10]                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[11]                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[11]                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[12]                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[12]                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[13]                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[13]                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[14]                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[14]                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[15]                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[15]                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[16]                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[16]                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[16]~_Duplicate_2                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[17]                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[17]                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[17]~_Duplicate_2                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[0]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[1]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[2]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[3]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[4]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[5]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[6]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[7]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[8]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[9]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[10]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[11]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_A[12]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_BA[0]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_BA[1]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_WE_N~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_CAS_N~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_RAS_N~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_CS_N~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[0]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[1]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[2]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[3]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[4]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[5]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[6]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[7]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[8]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[9]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[10]~output                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[11]~output                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[12]~output                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[13]~output                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[14]~output                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; testcore:inst|testcore_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[15]~output                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQM[0]~output                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; SDR_DQM[1]~output                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[15]~output                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe                                                                                                                                                                                                                                                                                               ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[14]~output                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[13]~output                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[12]~output                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[11]~output                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[10]~output                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[9]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[8]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[7]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[6]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[5]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[4]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[3]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[2]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[1]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[0]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[0]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[1]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[2]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[3]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[4]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[5]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[6]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[7]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[8]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[9]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[10]~input                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[11]~input                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[12]~input                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[13]~input                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[14]~input                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; testcore:inst|testcore_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[15]~input                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_read_OTERM217                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_read_OTERM219                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_write                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_write_OTERM209                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_write_OTERM211                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_write_OTERM213                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_write_OTERM215                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]_OTERM163                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]_OTERM165                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]_OTERM167                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]_OTERM169_OTERM459                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]_OTERM169_OTERM461                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]_OTERM255                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]_OTERM257                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]_OTERM259                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]_OTERM261                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]_OTERM171                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]_OTERM173                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]_OTERM175_OTERM457                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]_OTERM177                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[3]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[3]_OTERM247                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[3]_OTERM249                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[3]_OTERM251                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[3]_OTERM253                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[4]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[4]_OTERM99                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[4]_OTERM101                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[4]_OTERM103_OTERM451                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[4]_OTERM105                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]_OTERM33                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]_OTERM35                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]_OTERM37_OTERM429                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]_OTERM37_OTERM431                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]_OTERM81                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]_OTERM83                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]_OTERM85                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]_OTERM87                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]_OTERM89                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]_OTERM91                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]_OTERM227                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]_OTERM229                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]_OTERM231                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]_OTERM233                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]_OTERM115                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]_OTERM117                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]_OTERM119_OTERM453                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]_OTERM119_OTERM455                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]_OTERM157                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]_OTERM159                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]_OTERM161                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]_OTERM93                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]_OTERM95                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]_OTERM97_OTERM447                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]_OTERM97_OTERM449                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]_OTERM191                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]_OTERM193                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]_OTERM195_OTERM463                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]_OTERM197                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]_OTERM145                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]_OTERM147                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]_OTERM149                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[14]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[14]_OTERM67                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[14]_OTERM69                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[14]_OTERM71                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]_OTERM41                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]_OTERM43                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]_OTERM45_OTERM437                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]_OTERM45_OTERM439                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]_OTERM263                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]_OTERM265                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]_OTERM267                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[17]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[17]_OTERM221                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[17]_OTERM223                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[17]_OTERM225                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[18]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[18]_OTERM179                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[18]_OTERM181                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[18]_OTERM183                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]_OTERM239                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]_OTERM241                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]_OTERM243                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]_OTERM245                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]_OTERM59                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]_OTERM61                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]_OTERM63                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]_OTERM65                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[21]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[21]_OTERM185                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[21]_OTERM187                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[21]_OTERM189                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]_OTERM151                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]_OTERM153                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]_OTERM155                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[24]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[24]_OTERM235                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[24]_OTERM237                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]_OTERM107_OTERM441                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]_OTERM107_OTERM443                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]_OTERM109                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[27]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[27]_OTERM199                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[27]_OTERM201                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[27]_OTERM203                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[27]_OTERM205                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]_OTERM47                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]_OTERM49                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]_OTERM51_OTERM417                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]_OTERM51_OTERM419                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]_OTERM53                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[29]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[29]_OTERM73                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[29]_OTERM75                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[29]_OTERM77                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[29]_OTERM79_OTERM445                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[30]                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[30]_OTERM55_OTERM433                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[30]_OTERM55_OTERM435                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[30]_OTERM57                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdatavalid                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdatavalid_OTERM287                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdatavalid_OTERM289                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdatavalid_OTERM291                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdatavalid_OTERM293                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|use_reg_OTERM111                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|use_reg_OTERM113                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read_OTERM17                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write_OTERM9                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write_OTERM11                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write_OTERM13                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write_OTERM15                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]_OTERM277                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]_OTERM279                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]_OTERM281                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]_OTERM283                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][117]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][117]_OTERM477                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][117]_OTERM479                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][117]_OTERM481                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][117]_OTERM483                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][117]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][117]_OTERM485                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]_OTERM25                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]_OTERM27                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]_OTERM29_OTERM465                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]_OTERM29_OTERM467                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]_OTERM29_OTERM469                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]_OTERM31_OTERM411                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]_OTERM31_OTERM413                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]_OTERM31_OTERM415                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]_OTERM39_OTERM421                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]_OTERM39_OTERM423                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]_OTERM39_OTERM425                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]_OTERM39_OTERM427                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem~1_Duplicate_5                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|has_pending_responses                                                                                                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|has_pending_responses~_Duplicate_4                                                                                                                                                                 ; Q                ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|last_channel[2]_OTERM407                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|has_pending_responses                                                                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|has_pending_responses~_Duplicate_4                                                                                                                                                          ; Q                ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|last_channel[2]_OTERM409                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~3_RESYN1713_OTERM397                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|WideOr1                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|WideOr1~_Duplicate_1                                                                                                                                                                                               ; COMBOUT          ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|WideOr1                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|WideOr1~_Duplicate_3                                                                                                                                                                                               ; COMBOUT          ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~1_RESYN1721_OTERM285                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~3                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~3_RESYN1723_BDD1724                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~3_RESYN1723_OTERM301                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~3_RESYN1723_RTM0303                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~3_RESYN1723_RTM0303                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~3_RTM0302                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3_Duplicate_5                                                                                                                                                                                             ; COMBOUT          ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3_RESYN1253_BDD1254                                                                                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3_RESYN1253_BDD1254_Duplicate                                                                                                                                                                             ; COMBOUT          ;                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3_RESYN1253_BDD1254                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses_OTERM269                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses_OTERM271                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses_OTERM273                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses_OTERM275_OTERM471                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses_OTERM275_OTERM473                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses_OTERM275_OTERM475                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[1]                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[1]_OTERM1                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[1]_OTERM3                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[1]_OTERM5                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[2]                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[2]_OTERM7                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|response_sink_accepted~_Duplicate_1                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|response_sink_accepted~_Duplicate_3                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|Selector7~1_Duplicate_3                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|Selector10~1_Duplicate_3                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|WideOr11~_Duplicate_3                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|arc_to_putresp~0_Duplicate_2                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]_OTERM19                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]_OTERM21                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]_OTERM23                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready_OTERM487                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend_OTERM399                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend_OTERM401                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend_OTERM403                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend_OTERM405                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[0]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[0]_OTERM121                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[1]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[1]_OTERM123                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[2]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[2]_OTERM125                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[3]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[3]_OTERM127                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[4]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[4]_OTERM129                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[5]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[5]_OTERM131                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[6]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[6]_OTERM133                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[7]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[7]_OTERM143                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[8]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[8]_OTERM135                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[9]                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[9]_OTERM137                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[10]                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[10]_OTERM139                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[11]                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[11]_OTERM141                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_eop                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_eop_OTERM207                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_eop~0                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid_OTERM489                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid_OTERM491                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|set_eop                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_mul_shift_rot                                                                                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_mul_shift_rot~_Duplicate_1                                                                                                                                                                                                                                           ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_any                                                                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_any~_Duplicate_2                                                                                                                                                                                                                                                      ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_inst_result[13]                                                                                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_inst_result[13]~_Duplicate_2                                                                                                                                                                                                                                              ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_inst_result[13]                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_sh8                                                                                                                                                                                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_sh8~_Duplicate_1                                                                                                                                                                                                                                                 ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_sh16                                                                                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_sh16~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_sh16                                                                                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_sh16~_Duplicate_3                                                                                                                                                                                                                                                ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mul_cell_result_sel.00                                                                                                                                                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mul_cell_result_sel.00~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mul_cell_result_sel.01                                                                                                                                                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mul_cell_result_sel.01~_Duplicate_1                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_sel                                                                                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_sel~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[5]~66                                                                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[5]~66_Duplicate_100                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[5]~66                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[23]~14                                                                                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[23]~14_Duplicate_98                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[24]~11                                                                                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[24]~11_Duplicate_99                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[5]~70                                                                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[5]~70_Duplicate_127                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_alu_result[0]~28                                                                                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_alu_result[0]~28_Duplicate_31                                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_alu_result[16]                                                                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_alu_result[16]~_Duplicate_33                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_alu_result[25]                                                                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_alu_result[25]~_Duplicate_32                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_br_result~0                                                                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_br_result~0_Duplicate_2                                                                                                                                                                                                                                                   ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_alu_subtract~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_alu_subtract~_Duplicate_3                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[1]~_Duplicate_2_Duplicate_3                                                                                                                                                                                                                                          ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[3]~_Duplicate_2_Duplicate_4                                                                                                                                                                                                                                          ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]_OTERM575                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]_OTERM575~_Duplicate                                                                                                                                                                                                                                              ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]_OTERM575                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]_OTERM575~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[1]                                                                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[1]~_Duplicate_26                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[1]                                                                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[1]~_Duplicate_31                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[3]                                                                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[3]~_Duplicate_27                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[4]                                                                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[4]~_Duplicate_28                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[8]                                                                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[8]~_Duplicate_25                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[8]                                                                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[8]~_Duplicate_33                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[9]                                                                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[9]~_Duplicate_29                                                                                                                                                                                                                                                     ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]_OTERM375                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]_OTERM375~_Duplicate                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]_OTERM649                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]_OTERM649~_Duplicate                                                                                                                                                                                                                                              ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]_OTERM649                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]_OTERM377                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]_OTERM377~_Duplicate                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]_OTERM645                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]_OTERM645~_Duplicate                                                                                                                                                                                                                                              ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]_OTERM645                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[14]_OTERM381                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[14]_OTERM381~_Duplicate                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]_OTERM627                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]_OTERM627~_Duplicate                                                                                                                                                                                                                                              ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]_OTERM627                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[18]_OTERM389                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[18]_OTERM389~_Duplicate                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]_OTERM569                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]_OTERM569~_Duplicate                                                                                                                                                                                                                                              ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]_OTERM569                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[24]_OTERM401                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[24]_OTERM401~_Duplicate                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[26]_OTERM405                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[26]_OTERM405~_Duplicate                                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535~_Duplicate                                                                                                                                                                                                                                              ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535~_Duplicate_2                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535~_Duplicate_3                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535~_Duplicate_4                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535~_Duplicate_5                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535~_Duplicate_6                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535~_Duplicate_7                                                                                                                                                                                                                                            ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_mul_cell[19]~1                                                                                                                                                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_mul_cell[19]~1_Duplicate_35                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_mul_cell[23]~6                                                                                                                                                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_mul_cell[23]~6_Duplicate_34                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[31]_OTERM503                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[31]_OTERM503_OTERM295                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[31]_OTERM503_OTERM297                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[31]_OTERM503_OTERM299                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[4]                                                                                                                                                                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[4]~_Duplicate_21                                                                                                                                                                                                                                        ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[6]                                                                                                                                                                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[6]~_Duplicate_18                                                                                                                                                                                                                                        ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[7]                                                                                                                                                                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[7]~_Duplicate_20                                                                                                                                                                                                                                        ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[10]                                                                                                                                                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[10]~_Duplicate_19                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[11]                                                                                                                                                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[11]~_Duplicate_17                                                                                                                                                                                                                                       ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_read                                                                                                                                                                                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_read~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_write                                                                                                                                                                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_write~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|_~8                                                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|_~8_Duplicate_35                                                                                                                                                                                                                ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|_~8                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|_~15                                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|_~15_Duplicate_33                                                                                                                                                                                                               ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|_~15                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|_~16                                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; COMBOUT   ;                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|_~16_Duplicate_34                                                                                                                                                                                                               ; COMBOUT          ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|_~16                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~0_OTERM501  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~2_OTERM499  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~4_OTERM497  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~6_OTERM495  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~8_OTERM493  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~10_OTERM491 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~12_OTERM489 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~14_OTERM487 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~16_OTERM485 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~18_OTERM483 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~20_OTERM481 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~22_OTERM479 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~24_OTERM477 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~26_OTERM475 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~28_OTERM473 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~30_OTERM471 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~32_OTERM469 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~34_OTERM467 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~36_OTERM465 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~38_OTERM463 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~40_OTERM461 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~42_OTERM459 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~44_OTERM457 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~46_OTERM455 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~48_OTERM453 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~50_OTERM451 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~52_OTERM449 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~54_OTERM447 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~56_OTERM445 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~58_OTERM443 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~60_OTERM441 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~62_OTERM439 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~64_OTERM435 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~64_RTM0437  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~66_OTERM433 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~68_OTERM431 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~70_OTERM429 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~72_OTERM427 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~74_OTERM425 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~76_OTERM423 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~78_OTERM421 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~80_OTERM419 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~82_OTERM417 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~84_OTERM415 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~86_OTERM413 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~88_OTERM411 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~90_OTERM409 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]_OTERM87                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]~46_OTERM395                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]_OTERM85                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]~48_OTERM393                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]_OTERM83                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]~50_OTERM391                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]_OTERM81                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]~52_OTERM389                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]_OTERM79                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]~54_OTERM387                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]_OTERM77                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]~56_OTERM385                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]_OTERM75                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]~58_OTERM383                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]_OTERM73                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]~60_OTERM381                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]_OTERM71                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]~62_OTERM379                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]_OTERM69                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]~64_OTERM377                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]_OTERM67                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]~66_OTERM375                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]_OTERM65                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]~68_OTERM373                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]_OTERM63                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]~70_OTERM371                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]_OTERM61                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]~72_OTERM369                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]_OTERM59                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]~74_OTERM367                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]_OTERM57                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]~76_OTERM365                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]_OTERM55                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]~78_OTERM363                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]_OTERM53                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]~80_OTERM361                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]_OTERM31                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]~82_OTERM359                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]_OTERM29                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]~84_OTERM357                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]_OTERM27                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]~86_OTERM355                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]_OTERM25                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]~88_OTERM353                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]_OTERM23                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]~90_OTERM351                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]_OTERM21                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]~92_OTERM349                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]_OTERM19                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]~94_OTERM347                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]_OTERM17                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]~96_OTERM345                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]_OTERM15                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]~98_OTERM343                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]_OTERM13                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]~100_OTERM341                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]_OTERM11                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]~102_OTERM339                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]_OTERM9                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]~104_OTERM337                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]_OTERM7                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]~106_OTERM335                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]_OTERM5                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]~108_OTERM333                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]_OTERM3                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]~110                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]~110_OTERM331                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[51]~112_OTERM329                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[52]~114_OTERM327                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[53]~116_OTERM325                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[54]~118_OTERM323                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[55]~120_OTERM321                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[56]~122_OTERM319                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[57]~124_OTERM317                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[58]~126_OTERM315                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[59]~128_OTERM313                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[60]~130_OTERM311                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[61]~132_OTERM309                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[62]~134_OTERM307                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[63]~136_OTERM305                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization                    ; Q         ;                ; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|entries[1]~_Duplicate_5                                                                                                                                                                                           ; Q                ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                ;              ; AUD_L            ; PIN_121       ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_R            ; PIN_120       ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[0]           ; PIN_28        ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[10]          ; PIN_50        ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[11]          ; PIN_52        ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[12]          ; PIN_55        ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[13]          ; PIN_56        ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[14]          ; PIN_57        ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[15]          ; PIN_58        ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[16]          ; PIN_59        ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[17]          ; PIN_60        ; QSF Assignment             ;
; Location                    ;                ;              ; PIO[1]           ; PIN_29        ; QSF Assignment             ;
; Location                    ;                ;              ; ROTENC_KEY       ; PIN_122       ; QSF Assignment             ;
; Location                    ;                ;              ; ROTENC_PA        ; PIN_127       ; QSF Assignment             ;
; Location                    ;                ;              ; ROTENC_PB        ; PIN_124       ; QSF Assignment             ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; testcore_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; testcore_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12727 ) ; 0.00 % ( 0 / 12727 )       ; 0.00 % ( 0 / 12727 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12727 ) ; 0.00 % ( 0 / 12727 )       ; 0.00 % ( 0 / 12727 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 12457 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 258 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/output_files/niostest_top.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 7,698 / 8,064 ( 95 % )     ;
;     -- Combinational with no register       ; 2699                       ;
;     -- Register only                        ; 533                        ;
;     -- Combinational with a register        ; 4466                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3688                       ;
;     -- 3 input functions                    ; 1995                       ;
;     -- <=2 input functions                  ; 1482                       ;
;     -- Register only                        ; 533                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 6296                       ;
;     -- arithmetic mode                      ; 869                        ;
;                                             ;                            ;
; Total registers*                            ; 5,084 / 8,542 ( 60 % )     ;
;     -- Dedicated logic registers            ; 4,999 / 8,064 ( 62 % )     ;
;     -- I/O registers                        ; 85 / 478 ( 18 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 499 / 504 ( 99 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 55 / 101 ( 54 % )          ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 37 / 42 ( 88 % )           ;
; UFM blocks                                  ; 1 / 1 ( 100 % )            ;
; Total block memory bits                     ; 239,616 / 387,072 ( 62 % ) ;
; Total block memory implementation bits      ; 340,992 / 387,072 ( 88 % ) ;
; Embedded Multiplier 9-bit elements          ; 22 / 48 ( 46 % )           ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global clocks                               ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 46.0% / 44.5% / 48.1%      ;
; Peak interconnect usage (total/H/V)         ; 69.5% / 65.5% / 75.4%      ;
; Maximum fan-out                             ; 3612                       ;
; Highest non-global fan-out                  ; 979                        ;
; Total fan-out                               ; 43661                      ;
; Average fan-out                             ; 3.36                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                            ;
;                                              ;                      ;                    ;                                ;
; Total logic elements                         ; 7523 / 8064 ( 93 % ) ; 175 / 8064 ( 2 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register        ; 2621                 ; 78                 ; 0                              ;
;     -- Register only                         ; 519                  ; 14                 ; 0                              ;
;     -- Combinational with a register         ; 4383                 ; 83                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                                ;
;     -- 4 input functions                     ; 3619                 ; 69                 ; 0                              ;
;     -- 3 input functions                     ; 1946                 ; 49                 ; 0                              ;
;     -- <=2 input functions                   ; 1439                 ; 43                 ; 0                              ;
;     -- Register only                         ; 519                  ; 14                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic elements by mode                       ;                      ;                    ;                                ;
;     -- normal mode                           ; 6143                 ; 153                ; 0                              ;
;     -- arithmetic mode                       ; 861                  ; 8                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total registers                              ; 4987                 ; 97                 ; 0                              ;
;     -- Dedicated logic registers             ; 4902 / 8064 ( 61 % ) ; 97 / 8064 ( 1 % )  ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                         ; 170                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total LABs:  partially or completely used    ; 495 / 504 ( 98 % )   ; 17 / 504 ( 3 % )   ; 0 / 504 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                              ;
; I/O pins                                     ; 55                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 22 / 48 ( 46 % )     ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                            ; 239616               ; 0                  ; 0                              ;
; Total RAM block bits                         ; 340992               ; 0                  ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )      ; 1 / 1 ( 100 % )                ;
; M9K                                          ; 37 / 42 ( 88 % )     ; 0 / 42 ( 0 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                          ; 5 / 12 ( 41 % )      ; 0 / 12 ( 0 % )     ; 5 / 12 ( 41 % )                ;
; User Flash Memory                            ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; Double Data Rate I/O output circuitry        ; 45 / 252 ( 17 % )    ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 252 ( 6 % )     ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
;                                              ;                      ;                    ;                                ;
; Connections                                  ;                      ;                    ;                                ;
;     -- Input Connections                     ; 5278                 ; 140                ; 2                              ;
;     -- Registered Input Connections          ; 5033                 ; 105                ; 0                              ;
;     -- Output Connections                    ; 253                  ; 172                ; 4995                           ;
;     -- Registered Output Connections         ; 4                    ; 171                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Internal Connections                         ;                      ;                    ;                                ;
;     -- Total Connections                     ; 43439                ; 1026               ; 5006                           ;
;     -- Registered Connections                ; 20879                ; 709                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; External Connections                         ;                      ;                    ;                                ;
;     -- Top                                   ; 224                  ; 310                ; 4997                           ;
;     -- sld_hub:auto_hub                      ; 310                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 4997                 ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Partition Interface                          ;                      ;                    ;                                ;
;     -- Input Ports                           ; 43                   ; 23                 ; 2                              ;
;     -- Output Ports                          ; 43                   ; 40                 ; 6                              ;
;     -- Bidir Ports                           ; 16                   ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Registered Ports                             ;                      ;                    ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 29                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Port Connectivity                            ;                      ;                    ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 9                  ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 1                  ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 1                  ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 2                  ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 26                 ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; 27    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; RESET_N  ; 126   ; 8        ; 11           ; 25           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SD_DAT0  ; 134   ; 8        ; 6            ; 10           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; FREQ_SEL     ; 26    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED          ; 135   ; 8        ; 3            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[0]     ; 77    ; 5        ; 31           ; 1            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[10]    ; 78    ; 5        ; 31           ; 4            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[11]    ; 61    ; 4        ; 22           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[12]    ; 87    ; 5        ; 31           ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[1]     ; 76    ; 5        ; 31           ; 1            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[2]     ; 75    ; 5        ; 31           ; 1            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[3]     ; 74    ; 5        ; 31           ; 1            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[4]     ; 69    ; 4        ; 29           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[5]     ; 70    ; 4        ; 29           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[6]     ; 66    ; 4        ; 27           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[7]     ; 65    ; 4        ; 27           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[8]     ; 64    ; 4        ; 27           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[9]     ; 62    ; 4        ; 22           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_BA[0]    ; 80    ; 5        ; 31           ; 4            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_BA[1]    ; 79    ; 5        ; 31           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CAS_N    ; 85    ; 5        ; 31           ; 6            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CKE      ; 88    ; 6        ; 31           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CLK      ; 89    ; 6        ; 31           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CS_N     ; 81    ; 5        ; 31           ; 4            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_DQM[0]   ; 96    ; 6        ; 31           ; 17           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_DQM[1]   ; 90    ; 6        ; 31           ; 11           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_RAS_N    ; 84    ; 5        ; 31           ; 6            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_WE_N     ; 86    ; 5        ; 31           ; 6            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_CLK       ; 132   ; 8        ; 6            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_CMD       ; 131   ; 8        ; 6            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_DAT3      ; 130   ; 8        ; 11           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCK_N ; 38    ; 3        ; 3            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCK_P ; 39    ; 3        ; 3            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA0_N ; 41    ; 3        ; 6            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA0_P ; 43    ; 3        ; 6            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA1_N ; 44    ; 3        ; 9            ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA1_P ; 45    ; 3        ; 9            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA2_N ; 46    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA2_P ; 47    ; 3        ; 11           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+----------------------+-----------------------------------------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Output Enable Source ; Output Enable Group                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+----------------------+-----------------------------------------------------+
; SDR_DQ[0]  ; 106   ; 6        ; 31           ; 22           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_15 ;
; SDR_DQ[10] ; 93    ; 6        ; 31           ; 12           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_5  ;
; SDR_DQ[11] ; 110   ; 7        ; 29           ; 25           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_4  ;
; SDR_DQ[12] ; 111   ; 7        ; 29           ; 25           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_3  ;
; SDR_DQ[13] ; 113   ; 7        ; 27           ; 25           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_2  ;
; SDR_DQ[14] ; 114   ; 7        ; 24           ; 25           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_1  ;
; SDR_DQ[15] ; 118   ; 7        ; 19           ; 25           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe               ;
; SDR_DQ[1]  ; 105   ; 6        ; 31           ; 22           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_14 ;
; SDR_DQ[2]  ; 102   ; 6        ; 31           ; 19           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_13 ;
; SDR_DQ[3]  ; 101   ; 6        ; 31           ; 19           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_12 ;
; SDR_DQ[4]  ; 100   ; 6        ; 31           ; 19           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_11 ;
; SDR_DQ[5]  ; 99    ; 6        ; 31           ; 19           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_10 ;
; SDR_DQ[6]  ; 98    ; 6        ; 31           ; 17           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_9  ;
; SDR_DQ[7]  ; 97    ; 6        ; 31           ; 17           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_8  ;
; SDR_DQ[8]  ; 91    ; 6        ; 31           ; 11           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_7  ;
; SDR_DQ[9]  ; 92    ; 6        ; 31           ; 12           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_6  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+----------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; 126      ; BOOT_SEL, Low_Speed                                ; Use as regular IO              ; RESET_N             ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; 130      ; DIFFIO_RX_T20p, DIFFOUT_T20p, Low_Speed            ; Use as regular IO              ; SD_DAT3             ; Dual Purpose Pin ;
; 131      ; DIFFIO_RX_T20n, DIFFOUT_T20n, Low_Speed            ; Use as regular IO              ; SD_CMD              ; Dual Purpose Pin ;
; 132      ; DIFFIO_RX_T22p, DIFFOUT_T22p, Low_Speed            ; Use as regular IO              ; SD_CLK              ; Dual Purpose Pin ;
; 134      ; DIFFIO_RX_T22n, DIFFOUT_T22n, CRC_ERROR, Low_Speed ; Use as regular IO              ; SD_DAT0             ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )     ; 3.3V          ; --           ;
; 1B       ; 4 / 10 ( 40 % )   ; 3.3V          ; --           ;
; 2        ; 2 / 7 ( 29 % )    ; 3.3V          ; --           ;
; 3        ; 8 / 18 ( 44 % )   ; 3.3V          ; --           ;
; 4        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 5        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 15 / 15 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 5 / 7 ( 71 % )    ; 3.3V          ; --           ;
; 8        ; 9 / 17 ( 53 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                  ;
+----------+------------+----------+-------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                      ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                               ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ; --       ; VCCIO1A                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; altera_reserved_tms                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; altera_reserved_tck                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; altera_reserved_tdi                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 20       ; 26         ; 1B       ; altera_reserved_tdo                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; --       ; VCCIO1B                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; FREQ_SEL                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 27       ; 38         ; 2        ; CLOCK_50                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                               ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                               ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; TMDS_CLOCK_N                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 62         ; 3        ; TMDS_CLOCK_P                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; TMDS_DATA0_N                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; TMDS_DATA0_P                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 68         ; 3        ; TMDS_DATA1_N                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 70         ; 3        ; TMDS_DATA1_P                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 46       ; 72         ; 3        ; TMDS_DATA2_N                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ; 74         ; 3        ; TMDS_DATA2_P                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 49       ;            ; 3        ; VCCIO3                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 57       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 58       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ; 101        ; 4        ; SDR_A[11]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 62       ; 102        ; 4        ; SDR_A[9]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 63       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; SDR_A[8]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 110        ; 4        ; SDR_A[7]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 112        ; 4        ; SDR_A[6]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ;            ; 4        ; VCCIO4                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; SDR_A[4]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 118        ; 4        ; SDR_A[5]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ; --       ; VCCA5                               ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; SDR_A[3]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 120        ; 5        ; SDR_A[2]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 123        ; 5        ; SDR_A[1]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 122        ; 5        ; SDR_A[0]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ; 133        ; 5        ; SDR_A[10]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 79       ; 132        ; 5        ; SDR_BA[1]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 135        ; 5        ; SDR_BA[0]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ; 134        ; 5        ; SDR_CS_N                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 82       ;            ; 5        ; VCCIO5                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; SDR_RAS_N                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 140        ; 5        ; SDR_CAS_N                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 143        ; 5        ; SDR_WE_N                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 142        ; 5        ; SDR_A[12]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 6        ; SDR_CKE                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 150        ; 6        ; SDR_CLK                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 152        ; 6        ; SDR_DQM[1]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 154        ; 6        ; SDR_DQ[8]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 156        ; 6        ; SDR_DQ[9]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 93       ; 158        ; 6        ; SDR_DQ[10]                          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 94       ;            ; 6        ; VCCIO6                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; SDR_DQM[0]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 97       ; 173        ; 6        ; SDR_DQ[7]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 98       ; 174        ; 6        ; SDR_DQ[6]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 176        ; 6        ; SDR_DQ[5]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 177        ; 6        ; SDR_DQ[4]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 178        ; 6        ; SDR_DQ[3]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ; 179        ; 6        ; SDR_DQ[2]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 103      ;            ; 6        ; VCCIO6                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; SDR_DQ[1]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 190        ; 6        ; SDR_DQ[0]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA3                               ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; SDR_DQ[11]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 194        ; 7        ; SDR_DQ[12]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; SDR_DQ[13]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 204        ; 7        ; SDR_DQ[14]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; SDR_DQ[15]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; RESET_N                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ;            ; 8        ; VCCIO8                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ; 236        ; 8        ; SD_DAT3                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 131      ; 238        ; 8        ; SD_CMD                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 132      ; 240        ; 8        ; SD_CLK                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; SD_DAT0                             ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 243        ; 8        ; LED                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 141      ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                               ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                             ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                            ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------+
; SDC pin name                  ; inst3|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                                 ;
; Compensate clock              ; clock0                                                                 ;
; Compensated input/output pins ; --                                                                     ;
; Switchover type               ; --                                                                     ;
; Input frequency 0             ; 50.0 MHz                                                               ;
; Input frequency 1             ; --                                                                     ;
; Nominal PFD frequency         ; 50.0 MHz                                                               ;
; Nominal VCO frequency         ; 1000.0 MHz                                                             ;
; VCO post scale K counter      ; --                                                                     ;
; VCO frequency control         ; Auto                                                                   ;
; VCO phase shift step          ; 125 ps                                                                 ;
; VCO multiply                  ; --                                                                     ;
; VCO divide                    ; --                                                                     ;
; Freq min lock                 ; 30.01 MHz                                                              ;
; Freq max lock                 ; 65.02 MHz                                                              ;
; M VCO Tap                     ; 0                                                                      ;
; M Initial                     ; 3                                                                      ;
; M value                       ; 20                                                                     ;
; N value                       ; 1                                                                      ;
; Charge pump current           ; setting 1                                                              ;
; Loop filter resistance        ; setting 27                                                             ;
; Loop filter capacitance       ; setting 0                                                              ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                   ;
; Bandwidth type                ; Medium                                                                 ;
; Real time reconfigurable      ; Off                                                                    ;
; Scan chain MIF file           ; --                                                                     ;
; Preserve PLL counter order    ; Off                                                                    ;
; PLL location                  ; PLL_1                                                                  ;
; Inclk0 signal                 ; CLOCK_50                                                               ;
; Inclk1 signal                 ; --                                                                     ;
; Inclk0 signal type            ; Dedicated Pin                                                          ;
; Inclk1 signal type            ; --                                                                     ;
+-------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                               ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; -72 (-2000 ps) ; 4.50 (125 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 4.50 (125 ps)    ; 50/50      ; C4      ; 10            ; 5/5 Even   ; --            ; 3       ; 0       ; inst3|altpll_component|auto_generated|pll1|clk[1] ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 4    ; 5   ; 40.0 MHz         ; 0 (0 ps)       ; 1.80 (125 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 3       ; 0       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 1.13 (125 ps)    ; 50/50      ; C3      ; 40            ; 20/20 Even ; --            ; 3       ; 0       ; inst3|altpll_component|auto_generated|pll1|clk[3] ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[4] ; clock4       ; 5    ; 2   ; 125.0 MHz        ; 0 (0 ps)       ; 5.63 (125 ps)    ; 50/50      ; C2      ; 8             ; 4/4 Even   ; --            ; 3       ; 0       ; inst3|altpll_component|auto_generated|pll1|clk[4] ;
+------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ckplay_top                                                                                                                  ; 7698 (1)    ; 4999 (0)                  ; 85 (85)       ; 239616      ; 37   ; 1          ; 22           ; 6       ; 8         ; 55   ; 0            ; 2699 (1)     ; 533 (0)           ; 4466 (0)         ; |ckplay_top                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |dvi_tx_pdiff:inst1|                                                                                                      ; 266 (0)     ; 135 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 6 (0)             ; 138 (0)          ; |ckplay_top|dvi_tx_pdiff:inst1                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |pdiff_transmitter:SER|                                                                                                ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 73 (73)          ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |ddio_out_cyclone3:TX0_N|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX0_P|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX1_N|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX1_P|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX2_N|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX2_P|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TXC_N|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TXC_P|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;       |tmds_encoder:TMDS_B|                                                                                                  ; 75 (75)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 40 (40)          ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |tmds_encoder:TMDS_G|                                                                                                  ; 77 (77)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 2 (2)             ; 33 (33)          ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |tmds_encoder:TMDS_R|                                                                                                  ; 76 (76)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 3 (3)             ; 28 (28)          ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                        ; 175 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (1)       ; 14 (0)            ; 83 (0)           ; |ckplay_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                         ; 174 (131)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (62)      ; 14 (12)           ; 83 (58)          ; |ckplay_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                           ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |ckplay_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                         ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |ckplay_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                     ; work         ;
;    |syspll:inst3|                                                                                                            ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |ckplay_top|syspll:inst3                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |altpll:altpll_component|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |ckplay_top|syspll:inst3|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |syspll_altpll:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                                                           ; work         ;
;    |testcore:inst|                                                                                                           ; 7264 (0)    ; 4766 (0)                  ; 0 (0)         ; 239616      ; 37   ; 1          ; 22           ; 6       ; 8         ; 0    ; 0            ; 2497 (0)     ; 513 (0)           ; 4254 (0)         ; |ckplay_top|testcore:inst                                                                                                                                                                                                                                                                                                                                                               ; testcore     ;
;       |altera_avalon_mm_bridge:peripheral_bridge|                                                                            ; 220 (220)   ; 217 (217)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 48 (48)           ; 169 (169)        ; |ckplay_top|testcore:inst|altera_avalon_mm_bridge:peripheral_bridge                                                                                                                                                                                                                                                                                                                     ; testcore     ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_004|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004                                                                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                     ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                 ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                               ; work         ;
;       |altera_onchip_flash:onchip_flash_0|                                                                                   ; 543 (0)     ; 194 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 228 (0)      ; 0 (0)             ; 315 (0)          ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                       ; 78 (78)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 71 (71)          ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                                                ; testcore     ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                     ; 465 (433)   ; 161 (129)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 221 (221)    ; 0 (0)             ; 244 (212)        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                                              ; testcore     ;
;             |lpm_shiftreg:ufm_data_shiftreg|                                                                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                                               ; work         ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                                                        ; testcore     ;
;       |altera_reset_controller:rst_controller_001|                                                                           ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (1)             ; 14 (9)           ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                     ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                         ; testcore     ;
;       |altera_reset_controller:rst_controller_002|                                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                         ; testcore     ;
;       |altera_reset_controller:rst_controller_003|                                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                         ; testcore     ;
;       |altera_reset_controller:rst_controller|                                                                               ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 16 (11)          ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                        ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                         ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                             ; testcore     ;
;       |avalonif_mmcdma:mmcdma|                                                                                               ; 280 (138)   ; 142 (61)                  ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (57)     ; 0 (0)             ; 175 (82)         ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma                                                                                                                                                                                                                                                                                                                                        ; testcore     ;
;          |avalonif_mmc:U_mmcif|                                                                                              ; 143 (143)   ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 95 (95)          ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |dmamem:U_mem|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem                                                                                                                                                                                                                                                                                                                           ; testcore     ;
;             |altsyncram:altsyncram_component|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_d0o1:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_d0o1:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;       |pixelsimd:pixelsimd|                                                                                                  ; 449 (144)   ; 202 (66)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 14           ; 6       ; 4         ; 0    ; 0            ; 141 (49)     ; 36 (0)            ; 272 (98)         ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd                                                                                                                                                                                                                                                                                                                                           ; testcore     ;
;          |pixelsimd_blend_u8:blend_b|                                                                                        ; 55 (55)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; 11 (11)      ; 11 (11)           ; 33 (33)          ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b                                                                                                                                                                                                                                                                                                                ; testcore     ;
;             |pixelsimd_mult_u8xu8:u0|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;             |pixelsimd_mult_u8xu8:u1|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;          |pixelsimd_blend_u8:blend_g|                                                                                        ; 48 (48)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 28 (28)          ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g                                                                                                                                                                                                                                                                                                                ; testcore     ;
;             |pixelsimd_mult_u8xu8:u0|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;             |pixelsimd_mult_u8xu8:u1|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;          |pixelsimd_blend_u8:blend_r|                                                                                        ; 40 (40)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; 12 (12)      ; 10 (10)           ; 18 (18)          ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r                                                                                                                                                                                                                                                                                                                ; testcore     ;
;             |pixelsimd_mult_u8xu8:u0|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;             |pixelsimd_mult_u8xu8:u1|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;          |pixelsimd_sat_u8:sat_u0|                                                                                           ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 15 (15)          ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u0                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |pixelsimd_sat_u8:sat_u1|                                                                                           ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u1                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |pixelsimd_sat_u8:sat_u2|                                                                                           ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 15 (15)          ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u2                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |pixelsimd_sat_u8:sat_u3|                                                                                           ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u3                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |pixelsimd_yuvdec:yuvdec|                                                                                           ; 136 (136)   ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 50 (50)      ; 6 (6)             ; 80 (80)          ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;             |pixelsimd_mult_s8xs10:u0|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0                                                                                                                                                                                                                                                                                          ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                              ; work         ;
;                   |mult_ovm:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated                                                                                                                                                                                                                                      ; work         ;
;             |pixelsimd_mult_s8xs10:u1|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1                                                                                                                                                                                                                                                                                          ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                              ; work         ;
;                   |mult_ovm:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component|mult_ovm:auto_generated                                                                                                                                                                                                                                      ; work         ;
;             |pixelsimd_mult_s8xs10:v0|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0                                                                                                                                                                                                                                                                                          ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                              ; work         ;
;                   |mult_ovm:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated                                                                                                                                                                                                                                      ; work         ;
;             |pixelsimd_mult_s8xs10:v1|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1                                                                                                                                                                                                                                                                                          ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                              ; work         ;
;                   |mult_ovm:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component|mult_ovm:auto_generated                                                                                                                                                                                                                                      ; work         ;
;       |testcore_ipl_memory:ipl_memory|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_ipl_memory:ipl_memory                                                                                                                                                                                                                                                                                                                                ; testcore     ;
;          |altsyncram:the_altsyncram|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_ffc1:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_ffc1:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;       |testcore_jtag_uart:jtag_uart|                                                                                         ; 154 (39)    ; 103 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (10)      ; 12 (3)            ; 112 (27)         ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                  ; testcore     ;
;          |alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|                                                            ; 65 (65)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 9 (9)             ; 46 (46)          ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                           ; work         ;
;          |testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                      ; testcore     ;
;             |scfifo:rfifo|                                                                                                   ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_7k21:auto_generated|                                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_eq21:dpfifo|                                                                                     ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                               ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (3)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                 ; work         ;
;                         |cntr_1h7:count_usedw|                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw                                                                                                                                                            ; work         ;
;                      |cntr_lgb:rd_ptr_count|                                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count                                                                                                                                                                                   ; work         ;
;                      |cntr_lgb:wr_ptr|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                         ; work         ;
;                      |dpram_be21:FIFOram|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram                                                                                                                                                                                      ; work         ;
;                         |altsyncram_fql1:altsyncram1|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1                                                                                                                                                          ; work         ;
;          |testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                      ; testcore     ;
;             |scfifo:wfifo|                                                                                                   ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_7k21:auto_generated|                                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_eq21:dpfifo|                                                                                     ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                               ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                 ; work         ;
;                         |cntr_1h7:count_usedw|                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw                                                                                                                                                            ; work         ;
;                      |cntr_lgb:rd_ptr_count|                                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count                                                                                                                                                                                   ; work         ;
;                      |cntr_lgb:wr_ptr|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                         ; work         ;
;                      |dpram_be21:FIFOram|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram                                                                                                                                                                                      ; work         ;
;                         |altsyncram_fql1:altsyncram1|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1                                                                                                                                                          ; work         ;
;       |testcore_led:led|                                                                                                     ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_led:led                                                                                                                                                                                                                                                                                                                                              ; testcore     ;
;       |testcore_mm_interconnect_0:mm_interconnect_0|                                                                         ; 1700 (0)    ; 965 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 516 (0)      ; 128 (0)           ; 1056 (0)         ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                  ; testcore     ;
;          |altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|                                                                ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; testcore     ;
;          |altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|                                                 ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                ; testcore     ;
;          |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|                                                          ; 14 (14)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                                                                                                                         ; testcore     ;
;          |altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|                                                       ; 102 (102)   ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 88 (88)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo                                                                                                                                                                                                                                                      ; testcore     ;
;          |altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|                                                         ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 19 (19)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                        ; testcore     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                   ; 188 (188)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 65 (65)           ; 106 (106)        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; testcore     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                     ; 210 (210)   ; 192 (192)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 1 (1)             ; 192 (192)        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                              ; 77 (0)      ; 74 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 75 (0)           ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                             ; testcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                       ; 77 (73)     ; 74 (70)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (1)             ; 75 (72)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                    ; testcore     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                     ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                  ; 107 (0)     ; 106 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 35 (0)            ; 71 (0)           ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                 ; testcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                       ; 107 (103)   ; 106 (102)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 35 (34)           ; 71 (69)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                        ; testcore     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                         ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                         ; work         ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                ; 274 (0)     ; 111 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (0)      ; 2 (0)             ; 151 (0)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                               ; testcore     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                           ; 274 (0)     ; 111 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (0)      ; 2 (0)             ; 151 (0)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                                          ; testcore     ;
;                |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                          ; 274 (274)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (121)    ; 2 (2)             ; 151 (151)        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                                       ; testcore     ;
;          |altera_merlin_master_agent:nios2_gen2_f_data_master_agent|                                                         ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent                                                                                                                                                                                                                                                        ; testcore     ;
;          |altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent|                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_merlin_master_agent:vga_m1_agent|                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent                                                                                                                                                                                                                                                                          ; testcore     ;
;          |altera_merlin_master_translator:vga_m1_translator|                                                                 ; 77 (77)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 56 (56)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator                                                                                                                                                                                                                                                                ; testcore     ;
;          |altera_merlin_slave_agent:ipl_memory_s1_agent|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent                                                                                                                                                                                                                                                     ; testcore     ;
;          |altera_merlin_slave_agent:onchip_flash_0_data_agent|                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                                                                                                                                              ; testcore     ;
;          |altera_merlin_slave_agent:peripheral_bridge_s0_agent|                                                              ; 6 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (4)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent                                                                                                                                                                                                                                                             ; testcore     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; testcore     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                          ; 51 (7)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (7)       ; 0 (0)             ; 28 (0)           ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                         ; testcore     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                  ; 44 (44)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 28 (28)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                           ; testcore     ;
;          |altera_merlin_slave_translator:ipl_memory_s1_translator|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator                                                                                                                                                                                                                                                          ; testcore     ;
;          |altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator|                                            ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator                                                                                                                                                                                                                                           ; testcore     ;
;          |altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|                                                    ; 28 (28)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 3 (3)             ; 14 (14)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter                                                                                                                                                                                                                                                   ; testcore     ;
;          |altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|                                             ; 21 (21)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 14 (14)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                            ; 69 (69)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 57 (57)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                           ; testcore     ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                            ; 50 (50)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 34 (34)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                           ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_demux:cmd_demux|                                                                    ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                   ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                            ; 20 (20)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 5 (5)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                           ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                    ; 56 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (20)      ; 1 (1)             ; 33 (31)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                   ; testcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                    ; 16 (13)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 1 (1)             ; 6 (3)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                   ; testcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_mux:cmd_mux|                                                                        ; 54 (50)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 50 (48)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                       ; testcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                ; 129 (120)   ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (53)      ; 0 (0)             ; 70 (65)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                               ; testcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                   ; 11 (6)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (2)        ; 0 (0)             ; 5 (4)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; testcore     ;
;                |altera_merlin_arb_adder:adder|                                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                    ; testcore     ;
;          |testcore_mm_interconnect_0_router:router|                                                                          ; 13 (13)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                         ; testcore     ;
;          |testcore_mm_interconnect_0_router_001:router_001|                                                                  ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 5 (5)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                 ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                               ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                               ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_demux:rsp_demux|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                   ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                           ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_mux:rsp_mux|                                                                        ; 97 (97)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 38 (38)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                       ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                ; 164 (164)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 113 (113)        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                               ; testcore     ;
;       |testcore_mm_interconnect_1:mm_interconnect_1|                                                                         ; 648 (0)     ; 450 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (0)      ; 80 (0)            ; 465 (0)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                  ; testcore     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                  ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                       ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; testcore     ;
;          |altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|                                                                    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; testcore     ;
;          |altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|                                               ; 16 (16)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 10 (10)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo                                                                                                                                                                                                                                              ; testcore     ;
;          |altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|                                                  ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|                                                         ; 98 (98)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 16 (16)           ; 81 (81)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo                                                                                                                                                                                                                                                        ; testcore     ;
;          |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|                                                           ; 14 (14)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                          ; testcore     ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                          ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; testcore     ;
;          |altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|                                                                  ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 5 (5)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|                                                                       ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; testcore     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                              ; 77 (0)      ; 74 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 65 (0)           ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                             ; testcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                       ; 77 (73)     ; 74 (70)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (11)           ; 65 (62)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                    ; testcore     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                     ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                  ; 74 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 30 (0)            ; 43 (0)           ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                 ; testcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                       ; 74 (70)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 30 (29)           ; 43 (40)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                        ; testcore     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                         ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                         ; work         ;
;          |altera_merlin_master_agent:peripheral_bridge_m0_agent|                                                             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent                                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent                                                                                                                                                                                                                                                      ; testcore     ;
;          |altera_merlin_slave_agent:onchip_flash_0_csr_agent|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent                                                                                                                                                                                                                                                               ; testcore     ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                              ; testcore     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                             ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 22 (22)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                  ; 12 (12)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_merlin_slave_translator:mmcdma_s1_translator|                                                               ; 43 (43)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 7 (7)             ; 29 (29)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator                                                                                                                                                                                                                                                              ; testcore     ;
;          |altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator                                                                                                                                                                                                                                         ; testcore     ;
;          |altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator|                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_slave_translator:onchip_flash_0_csr_translator|                                                      ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 35 (35)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                                                                                                                     ; testcore     ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                     ; 13 (13)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_merlin_slave_translator:systimer_s1_translator|                                                             ; 24 (24)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 3 (3)             ; 16 (16)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator                                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_slave_translator:vga_s1_translator|                                                                  ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 34 (34)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|                                                        ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 2 (2)             ; 22 (22)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter                                                                                                                                                                                                                                                       ; testcore     ;
;          |testcore_mm_interconnect_1_cmd_demux:cmd_demux|                                                                    ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                   ; testcore     ;
;          |testcore_mm_interconnect_1_router:router|                                                                          ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 12 (12)          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                         ; testcore     ;
;          |testcore_mm_interconnect_1_rsp_mux:rsp_mux|                                                                        ; 124 (124)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 114 (114)        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                       ; testcore     ;
;       |testcore_modular_adc_0:modular_adc_0|                                                                                 ; 130 (0)     ; 87 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 2 (0)             ; 90 (0)           ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                                                                          ; testcore     ;
;          |altera_modular_adc_control:control_internal|                                                                       ; 62 (0)      ; 41 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 1 (0)             ; 42 (0)           ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                                                              ; testcore     ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                                                                   ; 52 (50)     ; 41 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 40 (40)          ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                                                                 ; testcore     ;
;                |altera_std_synchronizer:u_eoc_synchronizer|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                                                                      ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                      ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 3 (0)            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                                                                    ; testcore     ;
;                |chsel_code_converter_sw_to_hw:decoder|                                                                       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 3 (3)            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                                                                              ; testcore     ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                                                                           ; testcore     ;
;          |altera_modular_adc_sample_store:sample_store_internal|                                                             ; 34 (34)     ; 27 (27)                   ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 28 (28)          ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                                                                                                                    ; testcore     ;
;             |altera_modular_adc_sample_store_ram:u_ss_ram|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                                                                                                                                                                       ; testcore     ;
;                |altsyncram:altsyncram_component|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                                                                                                                                                                       ; work         ;
;                   |altsyncram_tjs1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_tjs1:auto_generated                                                                                                                                                        ; work         ;
;          |altera_modular_adc_sequencer:sequencer_internal|                                                                   ; 39 (0)      ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 25 (0)           ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                                                                                                                          ; testcore     ;
;             |altera_modular_adc_sequencer_csr:u_seq_csr|                                                                     ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 10 (10)          ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr                                                                                                                                                                                                                               ; testcore     ;
;             |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                                                                   ; 26 (26)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 15 (15)          ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                                                                                                                                                                                             ; testcore     ;
;       |testcore_nios2_gen2_f:nios2_gen2_f|                                                                                   ; 2890 (2359) ; 1814 (1476)               ; 0 (0)         ; 152576      ; 23   ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 1045 (911)   ; 155 (132)         ; 1690 (1315)      ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f                                                                                                                                                                                                                                                                                                                            ; testcore     ;
;          |lpm_add_sub:Add9|                                                                                                  ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 44 (0)           ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9                                                                                                                                                                                                                                                                                                           ; work         ;
;             |add_sub_eoi:auto_generated|                                                                                     ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 44 (44)          ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;          |testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht                                                                                                                                                                                                                                                                 ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tvc1:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram|altsyncram_tvc1:auto_generated                                                                                                                                                                                                        ; work         ;
;          |testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data                                                                                                                                                                                                                                                         ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_6cf1:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram|altsyncram_6cf1:auto_generated                                                                                                                                                                                                ; work         ;
;          |testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag                                                                                                                                                                                                                                                           ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_1fc1:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated                                                                                                                                                                                                  ; work         ;
;          |testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim                                                                                                                                                                                                                                                     ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_fsc1:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated                                                                                                                                                                                            ; work         ;
;          |testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|                                                ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data                                                                                                                                                                                                                                                         ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_gcd1:auto_generated|                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated                                                                                                                                                                                                ; work         ;
;          |testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5888        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag                                                                                                                                                                                                                                                           ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5888        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_33d1:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5888        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated                                                                                                                                                                                                  ; work         ;
;          |testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|                                               ; 114 (0)     ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 43 (0)       ; 5 (0)             ; 66 (0)           ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell                                                                                                                                                                                                                                                        ; testcore     ;
;             |altera_mult_add:the_altmult_add|                                                                                ; 114 (0)     ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 43 (0)       ; 5 (0)             ; 66 (0)           ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add                                                                                                                                                                                                                        ; work         ;
;                |altera_mult_add_5kh2:auto_generated|                                                                         ; 114 (0)     ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 43 (0)       ; 5 (0)             ; 66 (0)           ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated                                                                                                                                                                                    ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                 ; 114 (0)     ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 43 (0)       ; 5 (0)             ; 66 (0)           ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                           ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                           ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                               ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block                                      ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                           ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                               ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block                                      ; work         ;
;                         |ama_register_function:data_register_block_0|                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0                                                   ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                              ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 6 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                  ; work         ;
;                         |lpm_mult:Mult0|                                                                                     ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 6 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                   ; work         ;
;                            |mult_8i01:auto_generated|                                                                        ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 6 (6)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated                                                          ; work         ;
;                      |ama_register_function:output_reg_block|                                                                ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 59 (59)          ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                                                                    ; work         ;
;          |testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|                                               ; 363 (85)    ; 273 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (5)       ; 18 (4)            ; 276 (75)         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci                                                                                                                                                                                                                                                        ; testcore     ;
;             |testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|              ; 126 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 11 (0)            ; 89 (0)           ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper                                                                                                                                                      ; testcore     ;
;                |sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy|                                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy                                                                                    ; work         ;
;                |testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|             ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 10 (8)            ; 39 (37)          ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk                                                      ; testcore     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|                   ; 85 (81)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 1 (1)             ; 65 (64)          ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck                                                            ; testcore     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|                              ; 12 (12)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg                                                                                                                                                                      ; testcore     ;
;             |testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break|                                ; 35 (35)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 33 (33)          ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break                                                                                                                                                                        ; testcore     ;
;             |testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug|                                ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (8)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug                                                                                                                                                                        ; testcore     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; work         ;
;             |testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|                                      ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 84 (84)          ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem                                                                                                                                                                              ; testcore     ;
;                |testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram                                                                                               ; testcore     ;
;                   |altsyncram:the_altsyncram|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram                                                                     ; work         ;
;                      |altsyncram_o231:auto_generated|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_o231:auto_generated                                      ; work         ;
;          |testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a                                                                                                                                                                                                                                         ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_3bc1:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram|altsyncram_3bc1:auto_generated                                                                                                                                                                                ; work         ;
;          |testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b                                                                                                                                                                                                                                         ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_3bc1:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bc1:auto_generated                                                                                                                                                                                ; work         ;
;       |testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect| ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 10 (10)          ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                          ; testcore     ;
;       |testcore_sdram:sdram|                                                                                                 ; 409 (308)   ; 214 (123)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 187 (177)    ; 3 (0)             ; 219 (175)        ; |ckplay_top|testcore:inst|testcore_sdram:sdram                                                                                                                                                                                                                                                                                                                                          ; testcore     ;
;          |testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|                                           ; 101 (101)   ; 91 (91)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 88 (88)          ; |ckplay_top|testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module                                                                                                                                                                                                                                                                  ; testcore     ;
;       |testcore_systimer:systimer|                                                                                           ; 153 (153)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 14 (14)           ; 109 (109)        ; |ckplay_top|testcore:inst|testcore_systimer:systimer                                                                                                                                                                                                                                                                                                                                    ; testcore     ;
;       |vga_component:vga|                                                                                                    ; 267 (93)    ; 204 (66)                  ; 0 (0)         ; 15360       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (5)       ; 27 (19)           ; 206 (64)         ; |ckplay_top|testcore:inst|vga_component:vga                                                                                                                                                                                                                                                                                                                                             ; testcore     ;
;          |vga_avm:U1|                                                                                                        ; 122 (122)   ; 110 (110)                 ; 0 (0)         ; 15360       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 7 (7)             ; 108 (108)        ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1                                                                                                                                                                                                                                                                                                                                  ; testcore     ;
;             |vga_linebuffer:U0|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0                                                                                                                                                                                                                                                                                                                ; testcore     ;
;                |altsyncram:altsyncram_component|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; work         ;
;                   |altsyncram_ddj1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_ddj1:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;          |vga_syncgen:U0|                                                                                                    ; 58 (58)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 1 (1)             ; 35 (35)          ; |ckplay_top|testcore:inst|vga_component:vga|vga_syncgen:U0                                                                                                                                                                                                                                                                                                                              ; testcore     ;
+------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; SDR_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDR_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDR_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SD_DAT3      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SD_CLK       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SD_CMD       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; TMDS_DATA0_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; TMDS_DATA0_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; TMDS_DATA1_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; TMDS_DATA1_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; TMDS_DATA2_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; TMDS_DATA2_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; TMDS_CLOCK_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; TMDS_CLOCK_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; FREQ_SEL     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDR_A[12]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[11]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[10]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[9]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[8]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[7]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[6]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[5]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[4]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[3]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[2]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[1]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[0]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; RESET_N      ; Input    ; --            ; (6) 833 ps    ; --                    ; --       ; --       ;
; CLOCK_50     ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SD_DAT0      ; Input    ; --            ; (6) 833 ps    ; --                    ; --       ; --       ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                       ;
+----------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------+-------------------+---------+
; SDR_DQ[15]                                                                             ;                   ;         ;
; SDR_DQ[14]                                                                             ;                   ;         ;
; SDR_DQ[13]                                                                             ;                   ;         ;
; SDR_DQ[12]                                                                             ;                   ;         ;
; SDR_DQ[11]                                                                             ;                   ;         ;
; SDR_DQ[10]                                                                             ;                   ;         ;
; SDR_DQ[9]                                                                              ;                   ;         ;
; SDR_DQ[8]                                                                              ;                   ;         ;
; SDR_DQ[7]                                                                              ;                   ;         ;
; SDR_DQ[6]                                                                              ;                   ;         ;
; SDR_DQ[5]                                                                              ;                   ;         ;
; SDR_DQ[4]                                                                              ;                   ;         ;
; SDR_DQ[3]                                                                              ;                   ;         ;
; SDR_DQ[2]                                                                              ;                   ;         ;
; SDR_DQ[1]                                                                              ;                   ;         ;
; SDR_DQ[0]                                                                              ;                   ;         ;
; RESET_N                                                                                ;                   ;         ;
;      - syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|pll_lock_sync ; 1                 ; 6       ;
;      - syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|pll1          ; 1                 ; 6       ;
; CLOCK_50                                                                               ;                   ;         ;
; SD_DAT0                                                                                ;                   ;         ;
;      - testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|rxddata[0]            ; 1                 ; 6       ;
+----------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Location               ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                        ; PIN_27                 ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; RESET_N                                                                                                                                                                                                                                                                                                                                         ; PIN_126                ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                    ; JTAG_X10_Y11_N0        ; 183     ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                    ; JTAG_X10_Y11_N0        ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|de_reg                                                                                                                                                                                                                                                                                                   ; FF_X17_Y2_N23          ; 43      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                           ; FF_X7_Y9_N31           ; 71      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                ; LCCOMB_X2_Y9_N28       ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                  ; LCCOMB_X2_Y9_N26       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y9_N22      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                                   ; LCCOMB_X3_Y9_N26       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                  ; LCCOMB_X2_Y9_N6        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y10_N28     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y10_N18     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y9_N18      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13                                                                                                                                                                                                                                                              ; LCCOMB_X2_Y9_N12       ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14                                                                                                                                                                                                                                                              ; LCCOMB_X3_Y9_N16       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y9_N14      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                            ; LCCOMB_X9_Y9_N14       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                            ; LCCOMB_X11_Y10_N6      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~19                                                                                                                                                                                                                                             ; LCCOMB_X3_Y9_N24       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                                        ; LCCOMB_X10_Y8_N10      ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                                        ; LCCOMB_X3_Y9_N30       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                ; FF_X7_Y9_N29           ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                               ; FF_X7_Y9_N9            ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                ; FF_X7_Y9_N1            ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                ; FF_X6_Y9_N13           ; 46      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ; FF_X6_Y9_N25           ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                         ; LCCOMB_X7_Y9_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ; FF_X4_Y9_N19           ; 30      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|locked                                                                                                                                                                                                                                                                        ; LCCOMB_X2_Y8_N18       ; 80      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|locked                                                                                                                                                                                                                                                                        ; LCCOMB_X2_Y8_N18       ; 29      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                                                              ; PLL_1                  ; 3596    ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                              ; PLL_1                  ; 1140    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                                                                                                                                              ; PLL_1                  ; 165     ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                                              ; PLL_1                  ; 54      ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                              ; PLL_1                  ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]                                                                                                                                                                                                                                                                          ; FF_X6_Y9_N29           ; 110     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                                                                                                                                                                                                                          ; FF_X9_Y8_N11           ; 50      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                       ; LCCOMB_X7_Y7_N4        ; 53      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wait_rise~1                                                                                                                                                                                                                                                                             ; LCCOMB_X7_Y7_N26       ; 51      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[2]~21                                                                                                                                                                                                      ; LCCOMB_X11_Y8_N0       ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[2]~1                                                                                                                                                                                                                   ; LCCOMB_X11_Y4_N4       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                                                       ; FF_X18_Y5_N31          ; 153     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always4~0                                                                                                                                                                                                                        ; LCCOMB_X15_Y14_N16     ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[0]~1                                                                                                                                                                                                   ; LCCOMB_X14_Y12_N6      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0]~6                                                                                                                                                                                                         ; LCCOMB_X15_Y15_N14     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[0]~6                                                                                                                                                                                                                  ; LCCOMB_X15_Y15_N26     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~20                                                                                                                                                                                                                   ; LCCOMB_X12_Y17_N12     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[1]~23                                                                                                                                                                                                       ; LCCOMB_X14_Y10_N4      ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                                                       ; FF_X15_Y14_N31         ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                                                      ; FF_X15_Y14_N29         ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                                                     ; FF_X13_Y15_N3          ; 57      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                                                    ; FF_X12_Y15_N17         ; 55      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~29                                                                                                                                                                                                                   ; LCCOMB_X12_Y15_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|busy                                                                                                                                                                                                                                       ; UNVM_X0_Y11_N40        ; 25      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                            ; FF_X22_Y8_N21          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                             ; FF_X22_Y8_N3           ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; FF_X30_Y10_N11         ; 1182    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; FF_X23_Y5_N7           ; 28      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                             ; LCCOMB_X2_Y8_N26       ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                ; FF_X25_Y8_N7           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                 ; FF_X25_Y8_N23          ; 57      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                 ; FF_X25_Y8_N23          ; 2498    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Selector1~1                                                                                                                                                                                                                                                                           ; LCCOMB_X10_Y3_N28      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]~4                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y3_N26      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divcount[2]~18                                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y6_N4       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divcount[2]~20                                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y3_N0       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[7]~1                                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y3_N16      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[6]~72                                                                                                                                                                                                                                                                         ; LCCOMB_X13_Y3_N4       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|ncs_reg~2                                                                                                                                                                                                                                                                             ; LCCOMB_X10_Y3_N6       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|process_0~1                                                                                                                                                                                                                                                                           ; LCCOMB_X13_Y3_N28      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|rxddata[7]~0                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y6_N0       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDI                                                                                                                                                                                                                                                                             ; FF_X10_Y6_N25          ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]~7                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y6_N28      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[8]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X4_Y3_N30       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|memsel_sig                                                                                                                                                                                                                                                                                                 ; LCCOMB_X4_Y5_N6        ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|memwen_sig                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y2_N26       ; 1       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|avalonif_mmcdma:mmcdma|state.READWAIT                                                                                                                                                                                                                                                                                             ; FF_X9_Y5_N13           ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|pixelsimd:pixelsimd|done_reg~3                                                                                                                                                                                                                                                                                                    ; LCCOMB_X22_Y14_N0      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_1_reg                                                                                                                                                                                                                                                                        ; FF_X15_Y18_N19         ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_ipl_memory:ipl_memory|wren~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X27_Y10_N14     ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                       ; LCCOMB_X2_Y4_N20       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|td_shift[0]~14                                                                                                                                                                                                                                ; LCCOMB_X1_Y6_N30       ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                               ; LCCOMB_X1_Y8_N16       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                       ; LCCOMB_X1_Y5_N0        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X1_Y4_N6        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                              ; FF_X7_Y6_N9            ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X1_Y7_N14       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X2_Y4_N0        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                               ; FF_X1_Y7_N5            ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                 ; LCCOMB_X4_Y4_N2        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                 ; LCCOMB_X2_Y4_N30       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                             ; LCCOMB_X4_Y4_N30       ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                     ; LCCOMB_X28_Y11_N2      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                      ; LCCOMB_X27_Y11_N14     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                               ; LCCOMB_X25_Y13_N20     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                ; LCCOMB_X13_Y7_N2       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                              ; LCCOMB_X14_Y7_N16      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                 ; LCCOMB_X27_Y3_N14      ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                              ; LCCOMB_X30_Y9_N10      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                              ; LCCOMB_X29_Y9_N30      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                              ; LCCOMB_X29_Y9_N2       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                              ; LCCOMB_X30_Y9_N22      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                              ; LCCOMB_X29_Y9_N28      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                              ; LCCOMB_X29_Y9_N8       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                              ; LCCOMB_X29_Y9_N6       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                              ; LCCOMB_X29_Y9_N0       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                ; LCCOMB_X30_Y9_N26      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                              ; LCCOMB_X27_Y3_N24      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                              ; LCCOMB_X27_Y2_N30      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                              ; LCCOMB_X22_Y3_N18      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                              ; LCCOMB_X22_Y3_N4       ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                              ; LCCOMB_X27_Y1_N12      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                              ; LCCOMB_X27_Y1_N18      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                              ; LCCOMB_X22_Y3_N0       ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; FF_X27_Y2_N3           ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                          ; LCCOMB_X27_Y2_N4       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                 ; LCCOMB_X27_Y3_N4       ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                           ; LCCOMB_X13_Y7_N28      ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                             ; LCCOMB_X24_Y12_N2      ; 50      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                        ; LCCOMB_X25_Y4_N24      ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                         ; LCCOMB_X25_Y5_N6       ; 82      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ; FF_X28_Y13_N11         ; 28      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|uav_burstcount[8]~0                                                                                                                                                                                                                ; LCCOMB_X23_Y4_N12      ; 52      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~14                                                                                                                                                           ; LCCOMB_X20_Y2_N26      ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8                                                                                                                                                                            ; LCCOMB_X22_Y3_N30      ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                    ; LCCOMB_X27_Y3_N12      ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|pending_response_count[3]~12                                                                                                                                                                                          ; LCCOMB_X23_Y12_N14     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|save_dest_id~1                                                                                                                                                                                                        ; LCCOMB_X22_Y14_N26     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|pending_response_count[1]~12                                                                                                                                                                                   ; LCCOMB_X27_Y13_N4      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                 ; LCCOMB_X27_Y13_N6      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[1]~11                                                                                                                                                                                                            ; LCCOMB_X25_Y5_N26      ; 52      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                       ; FF_X25_Y4_N1           ; 88      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                    ; LCCOMB_X28_Y10_N8      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                        ; LCCOMB_X28_Y10_N18     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                    ; LCCOMB_X23_Y14_N2      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~2                                                                                                                                                                                                                        ; LCCOMB_X23_Y11_N20     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                        ; LCCOMB_X27_Y10_N2      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                            ; LCCOMB_X27_Y10_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                ; LCCOMB_X24_Y8_N2       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                    ; LCCOMB_X24_Y8_N18      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                       ; LCCOMB_X1_Y7_N16       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                            ; LCCOMB_X6_Y5_N26       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                         ; LCCOMB_X4_Y6_N30       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                        ; LCCOMB_X4_Y8_N14       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|always1~0                                                                                                                                                                                                        ; LCCOMB_X6_Y8_N16       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                    ; LCCOMB_X4_Y8_N30       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                       ; LCCOMB_X6_Y8_N22       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                  ; LCCOMB_X13_Y4_N10      ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                ; LCCOMB_X12_Y8_N14      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                               ; LCCOMB_X4_Y7_N0        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                       ; LCCOMB_X3_Y7_N12       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                            ; LCCOMB_X15_Y5_N12      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                           ; LCCOMB_X12_Y8_N24      ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                             ; LCCOMB_X14_Y6_N30      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[2]~3                                                                                                                                                                                               ; LCCOMB_X7_Y7_N30       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|save_dest_id~1                                                                                                                                                                                                            ; LCCOMB_X3_Y6_N12       ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|WideOr11~_Duplicate_3                                                                                                                                                                               ; LCCOMB_X11_Y18_N26     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|arc_to_putresp~0_Duplicate_2                                                                                                                                                                        ; LCCOMB_X12_Y18_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_rsp~1                                                                                                                                                                                          ; LCCOMB_X11_Y15_N10     ; 15      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|ram_rd_en~0                                                                                                                                                                                                                            ; LCCOMB_X3_Y8_N8        ; 2       ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|set_eop                                                                                                                                                                                                                                ; LCCOMB_X11_Y11_N2      ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|always0~0                                                                                                                                                                                         ; LCCOMB_X2_Y8_N16       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0]~6                                                                                                                                                                                ; LCCOMB_X11_Y19_N16     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_custom_multi                                                                                                                                                                                                                                                                            ; FF_X14_Y17_N23         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_rd_addr_cnt_nxt[1]~3                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y12_N4      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_rd_data_cnt[0]~4                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y14_N30     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_rd_data_cnt[0]~5                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y14_N28     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y13_N2      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                        ; LCCOMB_X20_Y12_N28     ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wr_data_cnt_nxt[2]~3                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y13_N20     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                     ; FF_X19_Y11_N7          ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                            ; FF_X22_Y17_N11         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_active_no_break                                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y17_N8      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_iw[7]                                                                                                                                                                                                                                                                                        ; FF_X12_Y22_N19         ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_pipe_flush_waddr[6]~12                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y18_N6      ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y21_N14     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_stall                                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y16_N24     ; 979     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y17_N8      ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ic_fill_starting                                                                                                                                                                                                                                                                             ; LCCOMB_X29_Y18_N30     ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[4]                                                                                                                                                                                                                                                                                        ; FF_X24_Y18_N31         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[30]~4                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y16_N28     ; 57      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_mem8                                                                                                                                                                                                                                                                                    ; FF_X25_Y18_N17         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[0]                                                                                                                                                                                                                                                                                        ; FF_X19_Y18_N1          ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|Equal340~1                                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y19_N14     ; 28      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_stall~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y18_N28     ; 183     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y17_N28     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y17_N26     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_dc_raw_hazard~20                                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y15_N24     ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_ienable_reg_irq0_nxt~2                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y17_N20     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y15_N20     ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y15_N8      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_wb_rd_port_en                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y13_N4      ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|i_readdatavalid_d1                                                                                                                                                                                                                                                                             ; FF_X24_Y11_N11         ; 11      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y13_N30     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y15_N16     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y15_N20     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y18_N24     ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wren                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y16_N26     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a0~0                                                                                                                                                     ; LCCOMB_X29_Y18_N14     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|address[8]                                                                                                                                                                                                                 ; FF_X20_Y12_N3          ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy|virtual_state_sdr~0                                    ; LCCOMB_X18_Y11_N6      ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy|virtual_state_uir~0                                    ; LCCOMB_X12_Y9_N16      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|jxuir                    ; FF_X12_Y9_N5           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|take_action_ocimem_a     ; LCCOMB_X16_Y11_N28     ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|take_action_ocimem_a~0   ; LCCOMB_X14_Y8_N12      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|take_action_ocimem_a~1   ; LCCOMB_X14_Y8_N16      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|take_action_ocimem_b     ; LCCOMB_X14_Y8_N28      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|take_no_action_break_a~0 ; LCCOMB_X12_Y9_N18      ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|update_jdo_strobe        ; FF_X27_Y11_N27         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr[17]~54                      ; LCCOMB_X15_Y11_N30     ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr[36]~64                      ; LCCOMB_X15_Y11_N10     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr[9]~46                       ; LCCOMB_X18_Y11_N2      ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                          ; LCCOMB_X9_Y9_N6        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonDReg[0]~47                                                                                                                                    ; LCCOMB_X16_Y11_N24     ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|ociram_wr_en~1                                                                                                                                   ; LCCOMB_X18_Y12_N24     ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect|ci_slave_result[31]~1                                                                                                                                                                                        ; LCCOMB_X12_Y19_N4      ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|Selector34~2                                                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y2_N20      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|Selector92~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y3_N24      ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y4_N6       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                            ; FF_X29_Y2_N19          ; 61      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                            ; FF_X30_Y2_N1           ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X19_Y25_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X24_Y25_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y19_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y19_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y19_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y19_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y22_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y22_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X27_Y25_N33 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X29_Y25_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X29_Y25_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y12_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y12_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y11_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y17_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y17_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                                        ; LCCOMB_X29_Y5_N24      ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|entry_1[42]~0                                                                                                                                                                                                                        ; LCCOMB_X29_Y5_N22      ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_systimer:systimer|always0~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X1_Y6_N4        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_systimer:systimer|always0~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X1_Y6_N0        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_systimer:systimer|control_wr_strobe                                                                                                                                                                                                                                                                                      ; LCCOMB_X2_Y6_N18       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_systimer:systimer|period_h_wr_strobe                                                                                                                                                                                                                                                                                     ; LCCOMB_X2_Y6_N30       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_systimer:systimer|period_l_wr_strobe                                                                                                                                                                                                                                                                                     ; LCCOMB_X2_Y6_N2        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|testcore_systimer:systimer|snap_strobe~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X2_Y6_N22       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|framebuff_addr_reg[10]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y3_N16      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|fs_riseedge_sig                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y3_N22      ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|process_0~2                                                                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y5_N6       ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|scanena_reg~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y3_N18      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|vga_avm:U1|Selector15~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X20_Y3_N4       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|vga_avm:U1|Selector1~2                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y3_N28      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|vga_avm:U1|avm_state.IDLE                                                                                                                                                                                                                                                                                       ; FF_X20_Y3_N13          ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[29]~37                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y3_N2       ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|vga_avm:U1|readdatavalid_sig~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y3_N0       ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|Equal2~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y3_N28      ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|frame_reg~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y3_N30      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|pixelena~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y2_N4       ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; testcore:inst|vga_component:vga|vsynccounter_reg[1]~34                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y5_N28      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                        ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                ; JTAG_X10_Y11_N0  ; 183     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|locked                                                                    ; LCCOMB_X2_Y8_N18 ; 29      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0]                                                          ; PLL_1            ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]                                                          ; PLL_1            ; 3596    ; 215                                  ; Global Clock         ; GCLK2            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]                                                          ; PLL_1            ; 1140    ; 62                                   ; Global Clock         ; GCLK3            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[3]                                                          ; PLL_1            ; 165     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[4]                                                          ; PLL_1            ; 54      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X30_Y10_N11   ; 1182    ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; LCCOMB_X2_Y8_N26 ; 3       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; testcore:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; FF_X25_Y8_N23    ; 2498    ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_stall                                                                                                                                                                                                                                                                                        ; 979     ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_stall~0                                                                                                                                                                                                                                                                                      ; 184     ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                                                       ; 153     ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ctrl_b_not_src                                                                                                                                                                                                                                                                               ; 128     ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]                                                                                                                                                                                                                                                                          ; 110     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                       ; 88      ;
; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                           ; 87      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                               ; 83      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                         ; 82      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg                                             ; 81      ;
; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|locked                                                                                                                                                                                                                                                                        ; 79      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_hazard_E                                                                                                                                                                                                                                                                                ; 72      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                           ; 71      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_readdatavalid_reg                                                                                                                                                                                                           ; 71      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                    ; 68      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                  ; 67      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_invalid_addr                                                                                                                                                                                                                ; 64      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|take_no_action_break_a~0 ; 64      ;
; testcore:inst|testcore_sdram:sdram|WideOr9~1                                                                                                                                                                                                                                                                                                    ; 62      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_mul_shift_rot                                                                                                                                                                                                                                                                           ; 61      ;
; testcore:inst|testcore_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                            ; 61      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[21]~0                                                                                                                                                                                                                                                                                   ; 60      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_any                                                                                                                                                                                                                                                                                      ; 58      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_iw[6]                                                                                                                                                                                                                                                                                        ; 57      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[30]~4                                                                                                                                                                                                                                                                                   ; 57      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                        ; 57      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                                                     ; 57      ;
; testcore:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                 ; 56      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                                                    ; 55      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[2]                                                                                                                                                                                                                    ; 54      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                        ; 54      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[21]~1                                                                                                                                                                                                                                                                                   ; 53      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                       ; 53      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                            ; 53      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_fill_active                                                                                                                                                                                                                                                                               ; 53      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[1]~11                                                                                                                                                                                                            ; 52      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|uav_burstcount[8]~0                                                                                                                                                                                                                ; 52      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[31]~0                                                                                                                                                                                                                                                                     ; 51      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wait_rise~1                                                                                                                                                                                                                                                                             ; 51      ;
; testcore:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                                                                                                                                                                ; 51      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                             ; 50      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                                              ; 50      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                                                                                                                                                                                                                          ; 50      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1                                                                                                                                                                                                                      ; 49      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0                                                                                                                                                                                                                      ; 49      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_exc_any                                                                                                                                                                                                                                                                                      ; 49      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|use_reg~0                                                                                                                                                                                                                                                                               ; 48      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|jtag_ram_access                                                                                                                                  ; 47      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                ; 46      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2]                                       ; 46      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_iw[7]                                                                                                                                                                                                                                                                                        ; 44      ;
; testcore:inst|testcore_sdram:sdram|m_state~22                                                                                                                                                                                                                                                                                                   ; 44      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|de_reg                                                                                                                                                                                                                                                                                                   ; 43      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_write~0                                                                                                                                                                                                                                                                              ; 43      ;
; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                                        ; 43      ;
; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|entry_1[42]~0                                                                                                                                                                                                                        ; 43      ;
; testcore:inst|testcore_sdram:sdram|Selector57~2                                                                                                                                                                                                                                                                                                 ; 43      ;
; testcore:inst|testcore_sdram:sdram|Selector57~0                                                                                                                                                                                                                                                                                                 ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                     ; 42      ;
; testcore:inst|pixelsimd:pixelsimd|Mux21~0                                                                                                                                                                                                                                                                                                       ; 42      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[23]~2                                                                                                                                                                                                                                                                                     ; 42      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_wr_active                                                                                                                                                                                                                                                                              ; 42      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                                                                                                                                                                                                                          ; 42      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[23]~1                                                                                                                                                                                                                                                                                     ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                ; 40      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_iw[8]                                                                                                                                                                                                                                                                                        ; 40      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_bypass_pending                                                                                                                                                                                                                                                                           ; 40      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_regnum_b_cmp_D                                                                                                                                                                                                                                                                               ; 40      ;
; testcore:inst|testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect|ci_slave_result[31]~1                                                                                                                                                                                        ; 39      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|update_jdo_strobe        ; 39      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                     ; 39      ;
; testcore:inst|vga_component:vga|vga_avm:U1|read_reg                                                                                                                                                                                                                                                                                             ; 39      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy|virtual_state_sdr~0                                    ; 39      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_regnum_b_cmp_D                                                                                                                                                                                                                                                                               ; 39      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_shift_rot                                                                                                                                                                                                                                                                               ; 38      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[23]~0                                                                                                                                                                                                                                                                                     ; 37      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                ; 37      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|address[8]                                                                                                                                                                                                                 ; 37      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]~0                                                                                                                                                                                                            ; 36      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[23]~3                                                                                                                                                                                                                                                                                     ; 36      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                               ; 36      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                        ; 36      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                    ; 36      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                         ; 36      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|av_readdatavalid~5                                                                                                                                                                                                             ; 35      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_logic                                                                                                                                                                                                                                                                                   ; 35      ;
; testcore:inst|testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect|LessThan1~1                                                                                                                                                                                                  ; 35      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ic_fill_starting                                                                                                                                                                                                                                                                             ; 35      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                              ; 35      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                                                       ; 35      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                           ; 34      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                           ; 34      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_alu_result~0                                                                                                                                                                                                                                                                                 ; 34      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003|src0_valid~1                                                                                                                                                                                                                  ; 34      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_001|src0_valid                                                                                                                                                                                                                        ; 34      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003|src1_valid~0                                                                                                                                                                                                                  ; 34      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_001|src1_valid                                                                                                                                                                                                                        ; 34      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                            ; 34      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_dc_raw_hazard~20                                                                                                                                                                                                                                                                             ; 34      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                       ; 33      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]~1                                                                                                                                                                                                            ; 33      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                ; 33      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                             ; 33      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid                                                                                                                                                                                                                            ; 33      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[31]~3                                                                                                                                                                                                                                                                     ; 33      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                   ; 33      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[12]                                                                                                                                                                                                                                                                                       ; 33      ;
; testcore:inst|testcore_systimer:systimer|snap_strobe~1                                                                                                                                                                                                                                                                                          ; 32      ;
; testcore:inst|testcore_systimer:systimer|always0~1                                                                                                                                                                                                                                                                                              ; 32      ;
; testcore:inst|testcore_systimer:systimer|always0~0                                                                                                                                                                                                                                                                                              ; 32      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                ; 32      ;
; testcore:inst|vga_component:vga|framebuff_addr_reg[10]~0                                                                                                                                                                                                                                                                                        ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_fill_wr_data~2                                                                                                                                                                                                                                                                            ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                        ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[21]                                                                                                                                                                                                                                                                                       ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~2                                                                                                                                                                                                                                                                      ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                    ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|take_action_ocimem_b     ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|jdo[36]                  ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|jdo[37]                  ; 32      ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[6]~72                                                                                                                                                                                                                                                                         ; 32      ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|process_0~1                                                                                                                                                                                                                                                                           ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                    ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_logic_op[0]                                                                                                                                                                                                                                                                                  ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_logic_op[1]                                                                                                                                                                                                                                                                                  ; 32      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                            ; 32      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal8~10                                                                                                                                                                                                                        ; 32      ;
; testcore:inst|testcore_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                            ; 32      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|LessThan4~0                                                                                                                                                                                                                      ; 32      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                  ; 31      ;
; testcore:inst|avalonif_mmcdma:mmcdma|memsel_sig                                                                                                                                                                                                                                                                                                 ; 31      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonDReg[0]~47                                                                                                                                    ; 31      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[13]                                                                                                                                                                                                                                                                                       ; 31      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[14]                                                                                                                                                                                                                                                                                       ; 31      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                           ; 31      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_control_access                                                                                                                                                                                                                 ; 31      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_sel                                                                                                                                                                                                                                                                                ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ; 30      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[15]                                                                                                                                                                                                                                                                                       ; 30      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_busy_reg                                                                                                                                                                                                                   ; 30      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal1~0                                                                                                                                                                                                                         ; 30      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                        ; 29      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[16]                                                                                                                                                                                                                                                                                       ; 29      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_custom_multi                                                                                                                                                                                                                                                                            ; 28      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|Equal340~1                                                                                                                                                                                                                                                                                     ; 28      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_retaddr                                                                                                                                                                                                                                                                                 ; 28      ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|start_reg[0]                                                                                                                                                                                                                                                                                           ; 28      ;
; testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; 28      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent|av_waitrequest                                                                                                                                                                                                                               ; 28      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                      ; 28      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_read~0                                                                                                                                                                                                                                                                               ; 28      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ; 28      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                                                                                                                                                  ; 28      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_bht_data[1]                                                                                                                                                                                                                                                                                  ; 28      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_mem                                                                                                                                                                                                                                                                                     ; 28      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_mem8                                                                                                                                                                                                                                                                                    ; 28      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                            ; 27      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                            ; 27      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                                                                                           ; 27      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                            ; 27      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                            ; 27      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; 27      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                            ; 27      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                 ; 27      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_jmp_indirect                                                                                                                                                                                                                                                                            ; 26      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[11]                                                                                                                                                                                                                                                                                       ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                     ; 25      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|readdata~0                                                                                                                                                                                                                 ; 25      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_rd_ctl_reg                                                                                                                                                                                                                                                                              ; 25      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                         ; 25      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_ld_signed                                                                                                                                                                                                                                                                               ; 25      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_hazard_E                                                                                                                                                                                                                                                                                ; 25      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                     ; 25      ;
; testcore:inst|testcore_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                              ; 25      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|busy                                                                                                                                                                                                                                       ; 25      ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_1_reg                                                                                                                                                                                                                                                                        ; 24      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_ld_data_fill_bit                                                                                                                                                                                                                                                                        ; 24      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[88]                                                                                                                                                                                                                      ; 24      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                                   ; 24      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                        ; 24      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field_nxt~0                                                                                                                                                                                                                                                                      ; 24      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_stall                                                                                                                                                                                                                                                                               ; 24      ;
; testcore:inst|testcore_sdram:sdram|f_select                                                                                                                                                                                                                                                                                                     ; 24      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                        ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                   ; 23      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                              ; 23      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                              ; 23      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                              ; 23      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                              ; 23      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                              ; 23      ;
; testcore:inst|vga_component:vga|vga_avm:U1|Selector1~2                                                                                                                                                                                                                                                                                          ; 23      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                              ; 23      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_sh16                                                                                                                                                                                                                                                                                ; 23      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ctrl_hi_imm16                                                                                                                                                                                                                                                                                ; 23      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                              ; 23      ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                                          ; 23      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[2]~21                                                                                                                                                                                                      ; 23      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_stall                                                                                                                                                                                                                                                                                    ; 23      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal7~8                                                                                                                                                                                                                         ; 23      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal0~0                                                                                                                                                                                                                         ; 23      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|Equal339~1                                                                                                                                                                                                                                                                                     ; 22      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[4]                                                                                                                                                                                                                                                                                        ; 22      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator|read_latency_shift_reg[1]                                                                                                                                                                                   ; 22      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                      ; 22      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_WAIT_BUSY                                                                                                                                                                                                ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                    ; 21      ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|td_shift[0]~14                                                                                                                                                                                                                                ; 21      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                        ; 21      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_write                                                                                                                                                                                                                                                                                        ; 21      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE                                                                                                                                                                                                     ; 21      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[3]                                                                                                                                                                                                                                                                                        ; 20      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                 ; 20      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_mem16                                                                                                                                                                                                                                                                                   ; 20      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                              ; 20      ;
; testcore:inst|testcore_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                            ; 20      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                                                      ; 20      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qm_reg[8]                                                                                                                                                                                                                                                                                                ; 19      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|i_readdatavalid_d1                                                                                                                                                                                                                                                                             ; 19      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[5]                                                                                                                                                                                                                                                                                        ; 19      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[0]                                                                                                                                                                                                                                                                                        ; 19      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                            ; 19      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                    ; 19      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                    ; 19      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg                                             ; 19      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]_OTERM59                                                                                                                                                                                                                                                                ; 18      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                    ; 18      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|process_1~5                                                                                                                                                                                                                                                                                              ; 18      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qm_reg[8]                                                                                                                                                                                                                                                                                                ; 18      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr[17]~54                      ; 18      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[1]                                                                                                                                                                                                                                                                                        ; 18      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[2]                                                                                                                                                                                                                                                                                        ; 18      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[0]                                                                                                                                                                                                                                                                                        ; 18      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_valid_from_M                                                                                                                                                                                                                                                                                 ; 18      ;
; testcore:inst|testcore_sdram:sdram|always5~0                                                                                                                                                                                                                                                                                                    ; 18      ;
; testcore:inst|testcore_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                            ; 18      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WAIT_BUSY                                                                                                                                                                                                ; 18      ;
; testcore:inst|testcore_systimer:systimer|Equal6~3                                                                                                                                                                                                                                                                                               ; 17      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2                                                                                                                                                                                                                      ; 17      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|cp_ready~1                                                                                                                                                                                                                                  ; 17      ;
; testcore:inst|avalonif_mmcdma:mmcdma|state.IDLE                                                                                                                                                                                                                                                                                                 ; 17      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                             ; 17      ;
; testcore:inst|testcore_sdram:sdram|pending~10                                                                                                                                                                                                                                                                                                   ; 17      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                                                                                                                                                                                                                 ; 17      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[0]                                                                                                                                                                                                                 ; 17      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_read                                                                                                                                                                                                                                                                                         ; 17      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[1]                                                                                                                                                             ; 17      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WAIT_DONE                                                                                                                                                                                                ; 17      ;
; testcore:inst|testcore_systimer:systimer|Equal6~5                                                                                                                                                                                                                                                                                               ; 16      ;
; testcore:inst|testcore_systimer:systimer|period_h_wr_strobe                                                                                                                                                                                                                                                                                     ; 16      ;
; testcore:inst|testcore_systimer:systimer|period_l_wr_strobe                                                                                                                                                                                                                                                                                     ; 16      ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|ram_rd_en_flp                                                                                                                                                                                                                          ; 16      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                              ; 16      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                              ; 16      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                              ; 16      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                              ; 16      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                              ; 16      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                              ; 16      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                              ; 16      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                              ; 16      ;
; testcore:inst|testcore_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                               ; 16      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                           ; 16      ;
; testcore:inst|testcore_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                              ; 16      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr~52                          ; 16      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                          ; 16      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                       ; 16      ;
; testcore:inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                             ; 16      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|take_action_ocimem_a~0   ; 16      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[2]                                                                                                                                                                                                                                                                                        ; 16      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS                                     ; 16      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[0]                                                                                                                                                                                                                                                                        ; 16      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; 16      ;
; testcore:inst|testcore_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                    ; 16      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[2]                                                                                                                                                             ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                ; 15      ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_rsp~1                                                                                                                                                                                          ; 15      ;
; testcore:inst|vga_component:vga|vga_avm:U1|valid_reg[1]                                                                                                                                                                                                                                                                                         ; 15      ;
; testcore:inst|vga_component:vga|vga_avm:U1|avm_state.IDLE                                                                                                                                                                                                                                                                                       ; 15      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[5]                                                                                                                                                                                                                                                                                        ; 15      ;
; testcore:inst|avalonif_mmcdma:mmcdma|state.READWAIT                                                                                                                                                                                                                                                                                             ; 15      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|m0_read~0                                                                                                                                                                                                                                   ; 15      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_active                                                                                                                                                                                                                                                                                 ; 15      ;
; testcore:inst|avalonif_mmcdma:mmcdma|mmcifaddr_sig[1]~0                                                                                                                                                                                                                                                                                         ; 15      ;
; testcore:inst|avalonif_mmcdma:mmcdma|readdara_reg[15]~1                                                                                                                                                                                                                                                                                         ; 15      ;
; testcore:inst|avalonif_mmcdma:mmcdma|mmcregsel_sig~3                                                                                                                                                                                                                                                                                            ; 15      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|Equal8~1                                                                                                                                                                                                                                    ; 15      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_WAIT_DONE                                                                                                                                                                                                ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                       ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                       ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                            ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[30]_OTERM511                                                                                                                                                                                                                                                                        ; 14      ;
; testcore:inst|testcore_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                             ; 14      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|process_1~0                                                                                                                                                                                                                                                                                              ; 14      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|process_1~0                                                                                                                                                                                                                                                                                              ; 14      ;
; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[29]~37                                                                                                                                                                                                                                                                                  ; 14      ;
; testcore:inst|vga_component:vga|fs_riseedge_sig                                                                                                                                                                                                                                                                                                 ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                       ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_exc_break~0                                                                                                                                                                                                                                                                                  ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|Equal93~3                                                                                                                                                                                                                                                                                      ; 14      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[1]                                       ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|jdo[34]                  ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[4]                                                                                                                                                                                                                                                                                        ; 14      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses~2                                                                                                                                                                                                   ; 14      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|save_dest_id~1                                                                                                                                                                                                            ; 14      ;
; testcore:inst|testcore_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                   ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[11]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[12]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[9]                                                                                                                                                                                                                                                                                 ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[10]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[7]                                                                                                                                                                                                                                                                                 ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[8]                                                                                                                                                                                                                                                                                 ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[5]                                                                                                                                                                                                                                                                                 ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[6]                                                                                                                                                                                                                                                                                 ; 14      ;
; testcore:inst|testcore_sdram:sdram|m_addr[8]~12                                                                                                                                                                                                                                                                                                 ; 14      ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Equal0~2                                                                                                                                                                                                                                                                              ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_line[7]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_line[6]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_line[5]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_line[4]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_line[3]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_line[2]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_line[1]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_line[0]                                                                                                                                                                                                                                                                                ; 14      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                       ; 13      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]_OTERM577                                                                                                                                                                                                                                                                            ; 13      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[30]_OTERM509                                                                                                                                                                                                                                                                        ; 13      ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|Equal2~1                                                                                                                                                                                                                                                                                         ; 13      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qm_reg[8]                                                                                                                                                                                                                                                                                                ; 13      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_pipe_flush_waddr[6]~12                                                                                                                                                                                                                                                                       ; 13      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                            ; 13      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[71]                                           ; 13      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                          ; 13      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8                                                                                                                                                                            ; 13      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[1]                                                                                                                                                                                                                                                                                        ; 13      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr[9]~46                       ; 13      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                 ; 13      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                ; 13      ;
; testcore:inst|testcore_sdram:sdram|Equal0~4                                                                                                                                                                                                                                                                                                     ; 13      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector9~0                                                                                                                                                                                                                      ; 13      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[1]~23                                                                                                                                                                                                       ; 13      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_pipe_flush                                                                                                                                                                                                                                                                                   ; 13      ;
; testcore:inst|testcore_sdram:sdram|Selector92~1                                                                                                                                                                                                                                                                                                 ; 13      ;
; testcore:inst|testcore_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                            ; 13      ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO                                                                                                                                                                                                                                                                             ; 13      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|src_channel[7]~1                                                                                                                                                                                                                            ; 13      ;
; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                           ; 13      ;
; testcore:inst|testcore_sdram:sdram|m_state.000001000                                                                                                                                                                                                                                                                                            ; 13      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|i_read                                                                                                                                                                                                                                                                                         ; 13      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]~0                                                                                                                                                                                                                          ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                       ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                               ; 12      ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|seq_state                                                                                                                                                                                       ; 12      ;
; testcore:inst|avalonif_mmcdma:mmcdma|readdara_reg[20]~2                                                                                                                                                                                                                                                                                         ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[24]                                                                                                                                                                                                                                                                            ; 12      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|process_1~5                                                                                                                                                                                                                                                                                              ; 12      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_result[6]~25                                                                                                                                                                                                                                                                       ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_result[6]~24                                                                                                                                                                                                                                                                       ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|take_action_ocimem_a~1   ; 12      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                            ; 12      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[3]                                                                                                                                                                                                                                                                        ; 12      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[2]                                                                                                                                                                                                                                                                        ; 12      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]                                                                                                                                                                                                                                                                        ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                           ; 12      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~14                                                                                                                                                           ; 12      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|uav_burstcount[4]~1                                                                                                                                                                                                                ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[0]                                                                                                                                                                                                                                                                                      ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[2]                                                                                                                                                                                                                                                                                      ; 12      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|src_channel[1]~3                                                                                                                                                                                                                            ; 12      ;
; testcore:inst|testcore_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                  ; 12      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~7                                                                                                                                                                            ; 12      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                            ; 12      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST                               ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_byte_en[2]                                                                                                                                                                                                                                                                               ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_byte_en[3]                                                                                                                                                                                                                                                                               ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_byte_en[0]                                                                                                                                                                                                                                                                               ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_byte_en[1]                                                                                                                                                                                                                                                                               ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_fill_starting~0                                                                                                                                                                                                                                                                           ; 12      ;
; testcore:inst|testcore_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                   ; 12      ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.IDLE                                                                                                                                                                                                                                                                            ; 12      ;
; testcore:inst|testcore_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                            ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[3]                                                                                                                                                             ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[0]                                                                                                                                                             ; 12      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[4]                                                                                                                                                             ; 12      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state                                                                                                                                                                                                            ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                 ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                 ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                 ; 11      ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|arc_to_putresp~0                                                                                                                                                                                    ; 11      ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|pixelena~0                                                                                                                                                                                                                                                                                       ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                         ; 11      ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[4]                                                                                                                                                                                                                                                                                        ; 11      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|process_1~6                                                                                                                                                                                                                                                                                              ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_tag_rd_addr_nxt[4]~19                                                                                                                                                                                                                                                                     ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_tag_rd_addr_nxt[3]~15                                                                                                                                                                                                                                                                     ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_tag_rd_addr_nxt[2]~11                                                                                                                                                                                                                                                                     ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_tag_rd_addr_nxt[1]~7                                                                                                                                                                                                                                                                      ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_tag_rd_addr_nxt[0]~3                                                                                                                                                                                                                                                                      ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_sh8                                                                                                                                                                                                                                                                                 ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[6]                                                                                                                                                                                                                                                                                        ; 11      ;
; testcore:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[8]~0                                                                                                                                                                                                                                                                                       ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|address[0]                                                                                                                                                                                                                 ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_readdatavalid_d1                                                                                                                                                                                                                                                                             ; 11      ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                      ; 11      ;
; testcore:inst|testcore_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                  ; 11      ;
; testcore:inst|testcore_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                  ; 11      ;
; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|Equal1~0                                                                                                                                                                                                                             ; 11      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector56~0                                                                                                                                                                                                                     ; 11      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector27~3                                                                                                                                                                                                                     ; 11      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector33~2                                                                                                                                                                                                                     ; 11      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1                                                                                                                                                                                                                     ; 11      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|hbreak_req~1                                                                                                                                                                                                                                                                                   ; 11      ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]                                                                                                                                                                                                                                                                          ; 11      ;
; testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                           ; 11      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector76~0                                                                                                                                                                                                                     ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                     ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~147                                                                                                                                                                                                                                ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~123                                                                                                                                                                                                                                ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_sh_cnt_row[2]~0                                                                                                                                                                                                                                                                              ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~99                                                                                                                                                                                                                                 ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~75                                                                                                                                                                                                                                 ; 10      ;
; testcore:inst|testcore_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                              ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~51                                                                                                                                                                                                                                 ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_inst_result[20]~24                                                                                                                                                                                                                                                                           ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_data_rd_addr_nxt[2]~11                                                                                                                                                                                                                                                                    ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_data_rd_addr_nxt[1]~7                                                                                                                                                                                                                                                                     ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_data_rd_addr_nxt[0]~3                                                                                                                                                                                                                                                                     ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_tag_rd_addr_nxt[7]~31                                                                                                                                                                                                                                                                     ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_tag_rd_addr_nxt[6]~27                                                                                                                                                                                                                                                                     ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_tag_rd_addr_nxt[5]~23                                                                                                                                                                                                                                                                     ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~27                                                                                                                                                                                                                                 ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                            ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonAReg[2]                                                                                                                                       ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_dp_offset_nxt[2]~1                                                                                                                                                                                                                                                                     ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                                                                                     ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                           ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~4                                                                                                                                                                                                                                  ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[2]                                ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3]                                ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4]                                ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[5]                                ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6]                                ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[7]                                ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[8]                                ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[9]                                ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[10]                               ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[11]                               ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_break                                                                                                                                                                                                                                                                                    ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|Equal0~2                                                                                                                                 ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[3]                                                                                                                                                                                                                                                                                      ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1]                                   ; 10      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                      ; 10      ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Mux22~1                                                                                                                                                                                                                                                                               ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[51]                                           ; 10      ;
; testcore:inst|testcore_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                   ; 10      ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector45~0                                                                                                                                                                                                                     ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                 ; 10      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_norm_intr_req                                                                                                                                                                                                                                                                                ; 10      ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDI                                                                                                                                                                                                                                                                             ; 10      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|Equal6~2                                                                                                                                                                                                                                    ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[5]                                                                                                                                                             ; 10      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|result_int[32]~64                                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                 ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]_OTERM575                                                                                                                                                                                                                                                                            ; 9       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arshft_reg~0                                                                                                                                                                                                               ; 9       ;
; testcore:inst|avalonif_mmcdma:mmcdma|readdara_reg~11                                                                                                                                                                                                                                                                                            ; 9       ;
; testcore:inst|vga_component:vga|process_0~2                                                                                                                                                                                                                                                                                                     ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_sh_cnt_row[3]~1                                                                                                                                                                                                                                                                              ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|Equal376~0                                                                                                                                                                                                                                                                                     ; 9       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|process_1~3                                                                                                                                                                                                                                                                                              ; 9       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|c_reg[0]                                                                                                                                                                                                                                                                                                 ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                                    ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                      ; 9       ;
; testcore:inst|vga_component:vga|vga_avm:U1|Selector15~0                                                                                                                                                                                                                                                                                         ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_inst_result[3]~0                                                                                                                                                                                                                                                                             ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_dp_offset_nxt[0]~2                                                                                                                                                                                                                                                                     ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonAReg[3]                                                                                                                                       ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonAReg[4]                                                                                                                                       ; 9       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[6]                                                                                                                                                                                                                                                                        ; 9       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[5]                                                                                                                                                                                                                                                                        ; 9       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[4]                                                                                                                                                                                                                                                                        ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                           ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|Equal93~2                                                                                                                                                                                                                                                                                      ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|jdo[35]                  ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[3]                                                                                                                                                                                                                                                                                        ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[4]                                                                                                                                                                                                                                                                                      ; 9       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[7]                                                                                                                                                                                                                                                                        ; 9       ;
; testcore:inst|avalonif_mmcdma:mmcdma|dmastart_reg                                                                                                                                                                                                                                                                                               ; 9       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; 9       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|WideOr0                                                                                                                                                                                                                                     ; 9       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|save_dest_id~1                                                                                                                                                                                                        ; 9       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS                                       ; 9       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                        ; 9       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; 9       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                                                                                                                                                                                                                          ; 9       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[10]                                                                                                                                                                                                                                                                         ; 9       ;
; testcore:inst|testcore_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                                                            ; 9       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector79~0                                                                                                                                                                                                                     ; 9       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_offset_field[0]                                                                                                                                                                                                                                                                      ; 9       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_RESET                                                                                                                                                                                                    ; 9       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]_OTERM239                                                                                                                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]_OTERM631                                                                                                                                                                                                                                                                            ; 8       ;
; ~GND                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|Selector7~0                                                                                                                                                                                         ; 8       ;
; testcore:inst|vga_component:vga|vsynccounter_reg[1]~34                                                                                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|avalonif_mmcdma:mmcdma|readdara_reg[15]~5                                                                                                                                                                                                                                                                                         ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                  ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                  ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                  ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                  ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                  ; 8       ;
; testcore:inst|testcore_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                  ; 8       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                       ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[48]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[47]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[46]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[45]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[44]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[43]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[42]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[41]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[40]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[39]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[38]                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_ipl_memory:ipl_memory|wren~0                                                                                                                                                                                                                                                                                             ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                   ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[28]                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[29]                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[30]                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[25]                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[26]                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[27]                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[10]~21                                                                                                                                                                                                                                                                    ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[9]~19                                                                                                                                                                                                                                                                     ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[8]~17                                                                                                                                                                                                                                                                     ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[7]~15                                                                                                                                                                                                                                                                     ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[6]~13                                                                                                                                                                                                                                                                     ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[5]~11                                                                                                                                                                                                                                                                     ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[4]~9                                                                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[3]~7                                                                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[2]~5                                                                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[1]~3                                                                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[0]~1                                                                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_wr_port_addr[2]~2                                                                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_wr_port_addr[1]~1                                                                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_wr_port_addr[0]~0                                                                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                         ; 8       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|process_1~5                                                                                                                                                                                                                                                                                              ; 8       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|process_1~0                                                                                                                                                                                                                                                                                              ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a0~0                                                                                                                                                     ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_burstwrap_reg[0]                                      ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[7]                                                                                                                                                                                                                                                                                        ; 8       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[7]~1                                                                                                                                                                                                                                                                       ; 8       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|rxddata[7]~0                                                                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]                                   ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg                                  ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|write                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                         ; 8       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divcount[2]~20                                                                                                                                                                                                                                                                        ; 8       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divcount[2]~18                                                                                                                                                                                                                                                                        ; 8       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                       ; 8       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; 8       ;
; testcore:inst|testcore_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                                                  ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[50]                                           ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[53]                                           ; 8       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_wr_starting                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                                                                                                                                                                                                                       ; 8       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal4~2                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_want_fill                                                                                                                                                                                                                                                                                 ; 8       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|Equal7~1                                                                                                                                                                                                                                    ; 8       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[9]                                                                                                                                                                                                                                                                          ; 8       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[12]                                                                                                                                                                                                                                                                         ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_offset_field[1]                                                                                                                                                                                                                                                                      ; 8       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_erase_addr_reg[1]                                                                                                                                                                                                       ; 8       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_erase_addr_reg[2]                                                                                                                                                                                                       ; 8       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_erase_addr_reg[0]                                                                                                                                                                                                       ; 8       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u0|Add1~0                                                                                                                                                                                                                                                                                ; 8       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u0|Add0~0                                                                                                                                                                                                                                                                                ; 8       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u1|Add1~0                                                                                                                                                                                                                                                                                ; 8       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u1|Add0~0                                                                                                                                                                                                                                                                                ; 8       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u2|Add1~0                                                                                                                                                                                                                                                                                ; 8       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u2|Add0~0                                                                                                                                                                                                                                                                                ; 8       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u3|Add1~0                                                                                                                                                                                                                                                                                ; 8       ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u3|Add0~0                                                                                                                                                                                                                                                                                ; 8       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qout_reg[0]~0                                                                                                                                                                                                                                                                                            ; 8       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[7]                                                                                                                                                                                                                                                                         ; 8       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[27]_OTERM201                                                                                                                                                                                                                                                               ; 7       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[27]_OTERM199                                                                                                                                                                                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                           ; 7       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|Selector15~0                                                                                                                                                                                        ; 7       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|Equal2~0                                                                                                                                                                                          ; 7       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                            ; 7       ;
; testcore:inst|avalonif_mmcdma:mmcdma|mmcregsel_sig                                                                                                                                                                                                                                                                                              ; 7       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|set_eop                                                                                                                                                                                                                                ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_sh_cnt_row[1]~3                                                                                                                                                                                                                                                                              ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_sh_cnt_row[0]~2                                                                                                                                                                                                                                                                              ; 7       ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|vcount[0]                                                                                                                                                                                                                                                                                        ; 7       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                              ; 7       ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|Equal7~1                                                                                                                                                                                                                                                                                         ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[31]                                                                                                                                                                                                                                                                            ; 7       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                              ; 7       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[15]                                                                                                                                                                                                                                                                       ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wrctl_status~0                                                                                                                                                                                                                                                                               ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[8]                                                                                                                                                                                                                                                                                        ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[23]                                                                                                                                                                                                                                                                               ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[24]                                                                                                                                                                                                                                                                               ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ctrl_cmp~0                                                                                                                                                                                                                                                                                   ; 7       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator|read_latency_shift_reg~1                                                                                                                                                                                       ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                              ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                              ; 7       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[10]                                                                                                                                                                                                                                                                       ; 7       ;
; testcore:inst|testcore_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                   ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[81]                                           ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[80]                                           ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|source0_data[57]~0                                        ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[97]                                           ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[1]                                                                                                                                                                                                                                                                                      ; 7       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]~7                                                                                                                                                                                                                                                                          ; 7       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[9]                                                                                                                                                                                                                                                                        ; 7       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                           ; 7       ;
; testcore:inst|avalonif_mmcdma:mmcdma|state.RESWAIT                                                                                                                                                                                                                                                                                              ; 7       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; 7       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem~0                                                                                                                                                                                                                               ; 7       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                         ; 7       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                         ; 7       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector114~1                                                                                                                                                                                                                    ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                         ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                    ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                            ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent|av_waitrequest                                                                                                                                                                                                             ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~5                                                                                                                                                                                                                     ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|waitrequest                                                                                                                                      ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_pipe_flush                                                                                                                                                                                                                                                                                   ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy|virtual_state_cdr                                      ; 7       ;
; testcore:inst|avalonif_mmcdma:mmcdma|mmcifwrite_sig~3                                                                                                                                                                                                                                                                                           ; 7       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector2_writable~3                                                                                                                                                                                                            ; 7       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_addr_writable~1                                                                                                                                                                                                               ; 7       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[5]                                                                                                                                                                                                                   ; 7       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]                                                                                                                                                                                                                   ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|src_data[47]                                                                                                                                                                                                                          ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_offset_field[2]                                                                                                                                                                                                                                                                      ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                           ; 7       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|m0_read                                                                                                                                                                                                                          ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_tag[7]                                                                                                                                                                                                                                                                                 ; 7       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_FINAL                                                                                                                                                                                                      ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[13]                                                                                                                                                            ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[12]                                                                                                                                                            ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[11]                                                                                                                                                            ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[15]                                                                                                                                                            ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|result_int[1]~2                                                                                                                                                                                                                                    ; 7       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ld_align_sh16~_Duplicate_3                                                                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]                                                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]                                                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0]~6                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD                                                                                                                                                                                   ; 6       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|always1~1                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|eoc_synch_dly                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux|src_payload~7                                                                                                                                                                                                                             ; 6       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                    ; 6       ;
; testcore:inst|testcore_systimer:systimer|period_l_wr_strobe~0                                                                                                                                                                                                                                                                                   ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_sh_cnt_col[7]~4                                                                                                                                                                                                                                                                              ; 6       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                 ; 6       ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|Equal7~2                                                                                                                                                                                                                                                                                         ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[0]                                                                                                                                                                                                                                                                             ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[3]                                                                                                                                                                                                                                                                             ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[4]                                                                                                                                                                                                                                                                             ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[5]                                                                                                                                                                                                                                                                             ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[6]                                                                                                                                                                                                                                                                             ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[7]                                                                                                                                                                                                                                                                             ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[8]                                                                                                                                                                                                                                                                             ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[11]                                                                                                                                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[12]                                                                                                                                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[13]                                                                                                                                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[14]                                                                                                                                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                                    ; 6       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[1]                                                                                                             ; 6       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[0]                                                                                                             ; 6       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                                            ; 6       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add13~0                                                                                                                                                                                                                                                                                                  ; 6       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qm_reg[3]                                                                                                                                                                                                                                                                                                ; 6       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qm_reg[4]                                                                                                                                                                                                                                                                                                ; 6       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|Add17~1                                                                                                                                                                                                                                                                                                  ; 6       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|Add13~0                                                                                                                                                                                                                                                                                                  ; 6       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|Add12~0                                                                                                                                                                                                                                                                                                  ; 6       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add13~0                                                                                                                                                                                                                                                                                                  ; 6       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qm_reg[3]                                                                                                                                                                                                                                                                                                ; 6       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qm_reg[4]                                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                          ; 6       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[14]                                                                                                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                          ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[29]                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[30]                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[31]~90                                                                                                                                                                                                                                                                              ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[28]                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[9]                                                                                                                                                                                                                                                                                        ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[21]~20                                                                                                                                                                                                                                                                              ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[21]                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[22]~17                                                                                                                                                                                                                                                                              ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[22]                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[25]~8                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[25]                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[26]~5                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[26]                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[27]~2                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|Equal148~2                                                                                                                                                                                                                                                                                     ; 6       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[12]                                                                                                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                   ; 6       ;
; testcore:inst|testcore_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                   ; 6       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_op_opx_rsv15~0                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[0]                                                                                                                                                                                                                                                                                        ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_issue                                                                                                                                                                                                                                                                                        ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src3_valid~1                                                                                                                                                                                                                  ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[12]                                                                                                                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[11]                                                                                                                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw[14]                                                                                                                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|av_wr_data_transfer~0                                                                                                                                                                                                                                                                          ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_rd_addr_starting                                                                                                                                                                                                                                                                     ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[18]                                                                                                                                                                                                                                                                                     ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[19]                                                                                                                                                                                                                                                                                     ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[20]                                                                                                                                                                                                                                                                                     ; 6       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Mux19~1                                                                                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                      ; 6       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|Equal3~0                                                                                                                                                                                                                                    ; 6       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_readdata_ready                                                                                                                                                                                                              ; 6       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                    ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|response_sink_accepted~2                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|response_sink_accepted~3                                                                                                                                                                                              ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|cp_ready~0                                                                                                                                                                                                                                  ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[12]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[11]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[10]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[9]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[8]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[7]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[6]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[5]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_hit                                                                                                                                                                                                                                                                                       ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[4]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[3]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_baddr[2]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_debug_mode                                                                                                                                                                                                                                                                                   ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_allowed                                                                                                                                                                                                                                                                                  ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_exc_any~0                                                                                                                                                                                                                                                                                    ; 6       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_waitrequest~3                                                                                                                                                                                                               ; 6       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE                                                                                                                                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|always1~0                                                                                                                                                                                                                                   ; 6       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|Equal2~2                                                                                                                                                                                                                                    ; 6       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                                                                                                                                                                                                                          ; 6       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]                                                                                                                                                                                                                                                                          ; 6       ;
; testcore:inst|avalonif_mmcdma:mmcdma|mmcifwrite_sig~0                                                                                                                                                                                                                                                                                           ; 6       ;
; testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; 6       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]                                                                                                                                                                                                                                                                        ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|m0_burstcount[2]~0                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem~0                                                                                                                                                                                                                       ; 6       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal9~0                                                                                                                                                                                                                         ; 6       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0]                                                                                                                                                                                                           ; 6       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~15                                                                                                                                                                                                                    ; 6       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector44~0                                                                                                                                                                                                                     ; 6       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[14]~29                                                                                                                                                                                                               ; 6       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[13]~28                                                                                                                                                                                                               ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_tag[1]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_tag[0]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                           ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~1                                                                                                                                                                                                                          ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|has_pending_responses                                                                                                                                                                                          ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_tag[5]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_tag[9]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_tag[10]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~3                                                                                                                                                                                                                  ; 6       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|has_pending_responses                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[16]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[17]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[18]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[19]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[20]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[21]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[22]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[23]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[24]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[25]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[26]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[27]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[1]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[2]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[4]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[5]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[6]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[10]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[11]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[12]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[13]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[14]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[15]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[7]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[9]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[28]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[0]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[8]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[29]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[30]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[28]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[29]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[31]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[27]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[25]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[23]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[24]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[26]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|q_b[22]                                                                                                                                                            ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[3]                                                                                                                                                                                                                                                                                 ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[30]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated|result_int[2]~4                                                                                                                                                                                                                                    ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[31]                                                                                                                                                                                                                                                                                ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_fill_has_started                                                                                                                                                                                                                                                                          ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[11]                                                                                                                                                                                                                                                                        ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[5]                                                                                                                                                                                                                                                                         ; 6       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_ERROR                                                                                                                                                                                                    ; 6       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_any~_Duplicate_2                                                                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0                                                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                                                         ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]_OTERM399                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[19]_OTERM391                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|suppress_change_dest_id~4                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder|WideOr4~1                                                                                                                                                        ; 5       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop~0                                                                                                                                                                                       ; 5       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel_nxt[2]~6                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel_nxt[0]~2                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|Selector8~0                                                                                                                                                                                         ; 5       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state_nxt~0                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]                                                                                                                                                  ; 5       ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|run                                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                     ; 5       ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|Equal3~1                                                                                                                                                                                                                                                                                         ; 5       ;
; testcore:inst|testcore_systimer:systimer|control_wr_strobe                                                                                                                                                                                                                                                                                      ; 5       ;
; testcore:inst|testcore_systimer:systimer|Equal6~1                                                                                                                                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_sh_cnt_col[3]~1                                                                                                                                                                                                                                                                              ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[0]                                                                                                             ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[3]                                                                                                             ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[4]                                                                                                             ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[5]                                                                                                             ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[1]                                                                                                             ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[2]                                                                                                             ; 5       ;
; testcore:inst|vga_component:vga|vga_avm:U1|rout_reg[2]                                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|vga_component:vga|vga_avm:U1|rout_reg[0]                                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|vga_component:vga|vga_avm:U1|rout_reg[1]                                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|vga_component:vga|vga_avm:U1|gout_reg[2]                                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|vga_component:vga|vga_avm:U1|gout_reg[0]                                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|vga_component:vga|vga_avm:U1|gout_reg[1]                                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|vga_component:vga|vga_avm:U1|bout_reg[2]                                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|vga_component:vga|vga_avm:U1|bout_reg[0]                                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|vga_component:vga|vga_avm:U1|bout_reg[1]                                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[0]                                                                                                                                                                                                                                                                                        ; 5       ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[8]                                                                                                                                                                                                                                                                                        ; 5       ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[9]                                                                                                                                                                                                                                                                                        ; 5       ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[6]                                                                                                                                                                                                                                                                                        ; 5       ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[7]                                                                                                                                                                                                                                                                                        ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[0]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[1]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[2]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_control_reg_rddata_muxed[4]~0                                                                                                                                                                                                                                                                ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[8]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[15]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[9]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[3]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[4]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[5]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[6]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[10]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[7]                                                                                                                                                                                                                                                                             ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[11]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[12]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[16]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[16]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[19]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[20]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[21]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[21]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[22]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[22]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src1[23]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[23]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[13]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[14]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[15]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[19]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ci_multi_src2[20]                                                                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[4]                                                                                                             ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[5]                                                                                                             ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[2]                                                                                                             ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[3]                                                                                                             ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add13~1                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add20~1                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add17~1                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add19~0                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add12~0                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|cnt[4]                                                                                                                                                                                                                                                                                                   ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|Add20~3                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|Add13~1                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|Add20~1                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|Add19~0                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qm_reg[3]                                                                                                                                                                                                                                                                                                ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qm_reg[4]                                                                                                                                                                                                                                                                                                ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|cnt[4]                                                                                                                                                                                                                                                                                                   ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add13~1                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add20~3                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add20~2                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add17~1                                                                                                                                                                                                                                                                                                  ; 5       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|cnt[4]                                                                                                                                                                                                                                                                                                   ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_ienable_reg_irq0_nxt~2                                                                                                                                                                                                                                                                       ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                         ; 5       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_1_reg                                                                                                                                                                                                                                                                          ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                               ; 5       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[11]                                                                                                                                                                                                                                                                       ; 5       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[13]                                                                                                                                                                                                                                                                       ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                ; 5       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                            ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|jdo[17]                  ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[29]~96                                                                                                                                                                                                                                                                              ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[30]~93                                                                                                                                                                                                                                                                              ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[31]~18                                                                                                                                                                                                                                                                                  ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[31]                                                                                                                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                       ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_op_cmpge~0                                                                                                                                                                                                                                                                                   ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[28]~86                                                                                                                                                                                                                                                                              ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                       ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~131                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_inst_result[0]                                                                                                                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[1]~126                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[2]~121                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[3]~116                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[4]~111                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[2]~7                                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[5]~106                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[6]~101                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[7]~95                                                                                                                                                                                                                                                                     ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[8]~90                                                                                                                                                                                                                                                                     ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[9]~85                                                                                                                                                                                                                                                                     ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[10]~80                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[11]~75                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[18]                                                                                                                                                                                                                                                                                       ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[12]~70                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[19]                                                                                                                                                                                                                                                                                       ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[13]~65                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[20]                                                                                                                                                                                                                                                                                       ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[14]~60                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[15]~55                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[17]~46                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[18]                                                                                                                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[19]                                                                                                                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[19]~38                                                                                                                                                                                                                                                                    ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[20]                                                                                                                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[23]~14                                                                                                                                                                                                                                                                              ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[24]~11                                                                                                                                                                                                                                                                              ; 5       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_alu_result[27]                                                                                                                                                                                                                                                                               ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                                                                     ; 5       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                                                       ; 5       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                     ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_d0o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 128                         ; 32                          ; 4096                ; 1    ; None                    ; M9K_X8_Y2_N0                                                                                                                   ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_ffc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8    ; testcore_ipl_memory.hex ; M9K_X26_Y9_N0, M9K_X26_Y7_N0, M9K_X26_Y8_N0, M9K_X8_Y3_N0, M9K_X26_Y6_N0, M9K_X26_Y4_N0, M9K_X26_Y5_N0, M9K_X8_Y4_N0           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                    ; M9K_X5_Y4_N0                                                                                                                   ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                    ; M9K_X5_Y5_N0                                                                                                                   ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_tjs1:auto_generated|ALTSYNCRAM                                                                                                                   ; M9K  ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None                    ; M9K_X8_Y5_N0                                                                                                                   ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram|altsyncram_tvc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                    ; M9K_X26_Y17_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram|altsyncram_6cf1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8    ; None                    ; M9K_X8_Y9_N0, M9K_X8_Y6_N0, M9K_X5_Y6_N0, M9K_X5_Y7_N0, M9K_X8_Y8_N0, M9K_X8_Y7_N0, M9K_X5_Y9_N0, M9K_X5_Y8_N0                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                    ; M9K_X26_Y15_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                    ; M9K_X26_Y13_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8    ; None                    ; M9K_X26_Y20_N0, M9K_X26_Y21_N0, M9K_X26_Y18_N0, M9K_X26_Y22_N0, M9K_X26_Y19_N0, M9K_X26_Y14_N0, M9K_X26_Y12_N0, M9K_X26_Y11_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 23           ; 256          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 5888  ; 256                         ; 23                          ; 256                         ; 23                          ; 5888                ; 1    ; None                    ; M9K_X26_Y16_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_o231:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                    ; M9K_X26_Y10_N0                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram|altsyncram_3bc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                    ; M9K_X26_Y24_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                    ; M9K_X26_Y23_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_ddj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 512                         ; 30                          ; 1024                        ; 15                          ; 15360               ; 2    ; None                    ; M9K_X26_Y3_N0, M9K_X26_Y2_N0                                                                                                   ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ckplay_top|testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_ffc1:auto_generated|ALTSYNCRAM                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 6           ; 2                   ; 48                ;
; Simple Multipliers (18-bit)           ; 8           ; 1                   ; 24                ;
; Embedded Multiplier Blocks            ; 11          ; --                  ; 24                ;
; Embedded Multiplier 9-bit elements    ; 22          ; 2                   ; 48                ;
; Signed Embedded Multipliers           ; 5           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 7           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                            ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3 ;                            ; DSPMULT_X21_Y21_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult5 ;                            ; DSPMULT_X21_Y22_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|w589w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1 ;                            ; DSPMULT_X21_Y24_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult7 ;                            ; DSPMULT_X21_Y20_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                                ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|mac_mult1                                                                                                                                                                             ;                            ; DSPMULT_X21_Y14_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_v1_reg[0]                                                                                                                                                                                                                                                        ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|mac_mult1                                                                                                                                                                             ;                            ; DSPMULT_X21_Y18_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u1_reg[0]                                                                                                                                                                                                                                                        ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|mac_mult1                                                                                                                                                                             ;                            ; DSPMULT_X21_Y19_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                       ; Simple Multiplier (9-bit)  ; DSPOUT_X21_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ;                            ; DSPMULT_X21_Y16_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                       ; Simple Multiplier (9-bit)  ; DSPOUT_X21_Y15_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ;                            ; DSPMULT_X21_Y15_N1 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|result[0]                                                                                                                                                                                ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated|mac_mult1                                                                                                                                                                             ;                            ; DSPMULT_X21_Y23_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multa_reg[0]                                                                                                                                                                                                                                                       ; Simple Multiplier (9-bit)  ; DSPOUT_X21_Y16_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ;                            ; DSPMULT_X21_Y16_N1 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|multb_reg[0]                                                                                                                                                                                                                                                       ; Simple Multiplier (9-bit)  ; DSPOUT_X21_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ;                            ; DSPMULT_X21_Y15_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multa_reg[0]                                                                                                                                                                                                                                                       ; Simple Multiplier (9-bit)  ; DSPOUT_X21_Y17_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ;                            ; DSPMULT_X21_Y17_N1 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|multb_reg[0]                                                                                                                                                                                                                                                       ; Simple Multiplier (9-bit)  ; DSPOUT_X21_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated|mac_mult1                                                                                                                                                                           ;                            ; DSPMULT_X21_Y17_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 14,497 / 27,275 ( 53 % ) ;
; C16 interconnects     ; 296 / 1,240 ( 24 % )     ;
; C4 interconnects      ; 9,636 / 20,832 ( 46 % )  ;
; Direct links          ; 1,881 / 27,275 ( 7 % )   ;
; Global clocks         ; 10 / 10 ( 100 % )        ;
; Local interconnects   ; 3,635 / 8,064 ( 45 % )   ;
; R24 interconnects     ; 320 / 1,320 ( 24 % )     ;
; R4 interconnects      ; 12,276 / 28,560 ( 43 % ) ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 15.43) ; Number of LABs  (Total = 499) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 3                             ;
; 2                                           ; 3                             ;
; 3                                           ; 2                             ;
; 4                                           ; 3                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 1                             ;
; 10                                          ; 1                             ;
; 11                                          ; 2                             ;
; 12                                          ; 4                             ;
; 13                                          ; 5                             ;
; 14                                          ; 12                            ;
; 15                                          ; 38                            ;
; 16                                          ; 423                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.81) ; Number of LABs  (Total = 499) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 376                           ;
; 1 Clock                            ; 421                           ;
; 1 Clock enable                     ; 281                           ;
; 1 Sync. clear                      ; 49                            ;
; 1 Sync. load                       ; 47                            ;
; 2 Async. clears                    ; 45                            ;
; 2 Clock enables                    ; 110                           ;
; 2 Clocks                           ; 72                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 25.26) ; Number of LABs  (Total = 499) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 2                             ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 4                             ;
; 14                                           ; 0                             ;
; 15                                           ; 1                             ;
; 16                                           ; 5                             ;
; 17                                           ; 4                             ;
; 18                                           ; 11                            ;
; 19                                           ; 22                            ;
; 20                                           ; 19                            ;
; 21                                           ; 23                            ;
; 22                                           ; 38                            ;
; 23                                           ; 26                            ;
; 24                                           ; 26                            ;
; 25                                           ; 36                            ;
; 26                                           ; 38                            ;
; 27                                           ; 32                            ;
; 28                                           ; 30                            ;
; 29                                           ; 39                            ;
; 30                                           ; 30                            ;
; 31                                           ; 30                            ;
; 32                                           ; 69                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 13.21) ; Number of LABs  (Total = 499) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 4                             ;
; 2                                                ; 3                             ;
; 3                                                ; 6                             ;
; 4                                                ; 5                             ;
; 5                                                ; 7                             ;
; 6                                                ; 11                            ;
; 7                                                ; 8                             ;
; 8                                                ; 29                            ;
; 9                                                ; 34                            ;
; 10                                               ; 31                            ;
; 11                                               ; 36                            ;
; 12                                               ; 46                            ;
; 13                                               ; 48                            ;
; 14                                               ; 51                            ;
; 15                                               ; 35                            ;
; 16                                               ; 49                            ;
; 17                                               ; 27                            ;
; 18                                               ; 19                            ;
; 19                                               ; 6                             ;
; 20                                               ; 10                            ;
; 21                                               ; 8                             ;
; 22                                               ; 6                             ;
; 23                                               ; 5                             ;
; 24                                               ; 1                             ;
; 25                                               ; 3                             ;
; 26                                               ; 1                             ;
; 27                                               ; 2                             ;
; 28                                               ; 4                             ;
; 29                                               ; 1                             ;
; 30                                               ; 1                             ;
; 31                                               ; 0                             ;
; 32                                               ; 2                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 25.89) ; Number of LABs  (Total = 499) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 0                             ;
; 4                                            ; 0                             ;
; 5                                            ; 2                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 7                             ;
; 10                                           ; 1                             ;
; 11                                           ; 5                             ;
; 12                                           ; 1                             ;
; 13                                           ; 11                            ;
; 14                                           ; 8                             ;
; 15                                           ; 9                             ;
; 16                                           ; 7                             ;
; 17                                           ; 11                            ;
; 18                                           ; 18                            ;
; 19                                           ; 16                            ;
; 20                                           ; 23                            ;
; 21                                           ; 15                            ;
; 22                                           ; 11                            ;
; 23                                           ; 17                            ;
; 24                                           ; 25                            ;
; 25                                           ; 23                            ;
; 26                                           ; 26                            ;
; 27                                           ; 30                            ;
; 28                                           ; 21                            ;
; 29                                           ; 15                            ;
; 30                                           ; 20                            ;
; 31                                           ; 17                            ;
; 32                                           ; 22                            ;
; 33                                           ; 19                            ;
; 34                                           ; 29                            ;
; 35                                           ; 17                            ;
; 36                                           ; 26                            ;
; 37                                           ; 20                            ;
; 38                                           ; 13                            ;
; 39                                           ; 1                             ;
; 40                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 55           ; 45           ; 55           ; 0            ; 0            ; 59        ; 55           ; 0            ; 59        ; 59        ; 0            ; 0            ; 0            ; 0            ; 19           ; 0            ; 0            ; 19           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 59        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 14           ; 4            ; 59           ; 59           ; 0         ; 4            ; 59           ; 0         ; 0         ; 59           ; 59           ; 59           ; 59           ; 40           ; 59           ; 59           ; 40           ; 59           ; 59           ; 59           ; 59           ; 59           ; 59           ; 59           ; 59           ; 59           ; 0         ; 59           ; 59           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SDR_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CAS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CKE             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CS_N            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_RAS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_WE_N            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT3             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CMD              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA0_P        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA0_N        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA1_P        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA1_N        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA2_P        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA2_N        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCK_P        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCK_N        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FREQ_SEL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[12]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[11]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[10]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[9]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[8]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_BA[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_BA[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQM[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQM[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[15]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[14]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[13]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Internal Configuration   ;
; Enable Error Detection CRC_ERROR pin                             ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                       ;
; Enable JTAG pin sharing                                          ; Off                      ;
; Enable nCE pin                                                   ; Off                      ;
; Enable BOOT_SEL pin                                              ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                             ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; Source Clock(s)                                   ; Destination Clock(s)                              ; Delay Added in ns ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; inst3|altpll_component|auto_generated|pll1|clk[1] ; inst3|altpll_component|auto_generated|pll1|clk[1] ; 30.7              ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 10.4              ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                              ; Destination Register                                                                                                                                                                                                                               ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                                                                              ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|drdout[31]                                                                                                                                    ; 2.522             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[0]                                                                       ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 2.394             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[0]                                                                      ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 2.002             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arshft_reg                                                                              ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.628             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_erase_addr_reg[0]                                                                    ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.352             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_erase_addr_reg[2]                                                                    ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.341             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_erase_addr_reg[1]                                                                    ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.290             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                    ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.241             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[0]                                                                              ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.164             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                                                                              ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.164             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_ap_offset[0]                                                                                                                                        ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.095             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                     ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.095             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                     ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.095             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_offset_field[0]                                                                                                                                   ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                         ; 1.095             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[4] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a7~portb_address_reg0 ; 0.363             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[5] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a7~portb_address_reg0 ; 0.363             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[4] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a5~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[3] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a5~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[2] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a5~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[1] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a5~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[0] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a5~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[5] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a5~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[3] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a7~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[2] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a7~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[1] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a7~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[0] ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ram_block2a7~portb_address_reg0 ; 0.361             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|i_readdata_d1[16]                                                                                                                                           ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a16~porta_datain_reg0                                       ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[23]                                                                                                                                             ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated|ram_block1a10~porta_datain_reg0                                         ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[16]                                                                                                                                             ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated|ram_block1a3~porta_datain_reg0                                          ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_wr_data[16]                                                                                                                                       ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ram_block1a16~porta_datain_reg0                                   ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_wr_data[15]                                                                                                                                       ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ram_block1a15~porta_datain_reg0                                   ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_wr_data[9]                                                                                                                                        ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ram_block1a9~porta_datain_reg0                                    ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[24]                                                                                                                                             ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated|ram_block1a11~porta_datain_reg0                                         ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[22]                                                                                                                                             ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated|ram_block1a9~porta_datain_reg0                                          ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[21]                                                                                                                                             ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated|ram_block1a8~porta_datain_reg0                                          ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_wr_data[18]                                                                                                                                       ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ram_block1a18~porta_datain_reg0                                   ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_wr_data[19]                                                                                                                                       ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ram_block1a19~porta_datain_reg0                                   ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[15]                                                                                                                                             ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated|ram_block1a2~porta_datain_reg0                                          ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_baddr[20]                                                                                                                                             ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated|ram_block1a7~porta_datain_reg0                                          ; 0.323             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_xfer_wr_data[24]                                                                                                                                       ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ram_block1a24~porta_datain_reg0                                   ; 0.217             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_rd_addr_offset[0]                                                                                                                                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ram_block1a24~portb_address_reg0                                  ; 0.206             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_rd_addr_offset[1]                                                                                                                                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ram_block1a24~portb_address_reg0                                  ; 0.206             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_rd_addr_offset[2]                                                                                                                                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ram_block1a24~portb_address_reg0                                  ; 0.206             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wraddress[0]                                                                                                                                         ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ram_block1a12~porta_address_reg0                                        ; 0.195             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wraddress[1]                                                                                                                                         ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ram_block1a12~porta_address_reg0                                        ; 0.195             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wraddress[2]                                                                                                                                         ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ram_block1a12~porta_address_reg0                                        ; 0.195             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wraddress[3]                                                                                                                                         ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ram_block1a12~porta_address_reg0                                        ; 0.195             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wraddress[4]                                                                                                                                         ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ram_block1a12~porta_address_reg0                                        ; 0.195             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wraddress[5]                                                                                                                                         ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ram_block1a12~porta_address_reg0                                        ; 0.195             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wraddress[6]                                                                                                                                         ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ram_block1a12~porta_address_reg0                                        ; 0.195             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wraddress[7]                                                                                                                                         ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ram_block1a14~porta_address_reg0                                        ; 0.195             ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                  ; testcore:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; 0.179             ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                              ; testcore:inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                ; 0.179             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][99]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][99]                                                                                                                                ; 0.178             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent|hold_waitrequest                                                                        ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_ap_cnt[1]                                                                                                                                                                                 ; 0.178             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_pipe_flush_waddr[6]                                                                                                                                       ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_br_taken_waddr_partial[6]                                                                                                                                 ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_valid_jmp_indirect                                                                                                                                        ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw_valid                                                                                                                                                  ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_kill                                                                                                                                                      ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ctrl_jmp_direct                                                                                                                                           ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ctrl_br                                                                                                                                                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_ctrl_br_uncond                                                                                                                                            ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_issue                                                                                                                                                     ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_bht_data[1]                                                                                                                                               ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[3]                                                                                                                                                     ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[2]                                                                                                                                                     ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[0]                                                                                                                                                     ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[1]                                                                                                                                                     ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[4]                                                                                                                                                     ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[5]                                                                                                                                                     ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[8]~_Duplicate_2                                                                                                                                      ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[6]                                                                                                                                                     ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_pc[6]                                                                                                                                                     ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_pipe_flush_waddr[6]                                                                                                                                       ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_iw[12]                                                                                                                                                    ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_pipe_flush                                                                                                                                                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_pipe_flush                                                                                                                                                ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ram_block1a2~portb_address_reg0                                       ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][80]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][80]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][80]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][81]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][97]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][97]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][97]                                                                                          ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                ; 0.177             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][100]                                                                                         ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][100]                                                                                                                               ; 0.177             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wb_tag[5]                                                                                                                                              ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[5]                                                                                                                                                                            ; 0.173             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 10M08SAE144C8GES for design "niostest_top"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '1.2V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|pll1" as MAX 10 FPGA PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -72 degrees (-2000 ps) for syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[3] port
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[4] port
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sodalite_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -72.00 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[1]} {inst3|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[2]} {inst3|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[3]} {inst3|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[4]} {inst3|altpll_component|auto_generated|pll1|clk[4]}
Info (332104): Reading SDC File: 'testcore/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'testcore/synthesis/submodules/altera_onchip_flash_avmm_data_controller.sdc'
Warning (332174): Ignored filter at altera_onchip_flash_avmm_data_controller.sdc(15): *altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~NPROGRAM[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_onchip_flash_avmm_data_controller.sdc(15): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_registers {*altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.*}] -to {*altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~NPROGRAM[*]}
Warning (332174): Ignored filter at altera_onchip_flash_avmm_data_controller.sdc(16): *altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~NERASE[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_onchip_flash_avmm_data_controller.sdc(16): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_registers {*altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.*}] -to {*altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~NERASE[*]}
Info (332104): Reading SDC File: 'testcore/synthesis/submodules/testcore_nios2_gen2_f.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[1] (Fall) to inst3|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[3] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[1] (Fall) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[3] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[3] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[3] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Critical Warning (332169): From inst3|altpll_component|auto_generated|pll1|clk[4] (Rise) to inst3|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.000 inst3|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 inst3|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   25.000 inst3|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   40.000 inst3|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    8.000 inst3|altpll_component|auto_generated|pll1|clk[4]
Info (176353): Automatically promoted node syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node testcore:inst|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_rnw
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_addr[22]
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_addr[21]
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_addr[20]
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_addr[19]
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_addr[18]
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_addr[17]
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_addr[16]
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_addr[15]
        Info (176357): Destination node testcore:inst|testcore_sdram:sdram|active_addr[14]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divcount[2]~19
        Info (176357): Destination node testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]~7
        Info (176357): Destination node testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|rxddata[7]~0
        Info (176357): Destination node testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]~3
        Info (176357): Destination node testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]~8
        Info (176357): Destination node testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]~9
Info (176353): Automatically promoted node syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qout_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qout_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qout_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qout_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qout_reg[3]
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qout_reg[3]
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qout_reg[3]
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qout_reg[5]
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qout_reg[4]
        Info (176357): Destination node dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qout_reg[5]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node testcore:inst|altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type EC
    Extra Info (176218): Packed 132 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 152 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 144 register duplicates
Warning (15058): PLL "syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "SDR_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_L" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_R" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ROTENC_KEY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ROTENC_PA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ROTENC_PB" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:13
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 188 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 52 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:40
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 32% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25
Info (170194): Fitter routing operations ending: elapsed time is 00:01:24
Info (11888): Total time spent on timing analysis during the Fitter is 17.23 seconds.
Info (334003): Started post-fitting delay annotation
Warning (12535): Advance timing characteristics for device 10M08SAE144C8GES
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (12535): Advance timing characteristics for device 10M08SAE144C8GES
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:12
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 19 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 FPGA Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SDR_DQ[15] uses I/O standard 3.3-V LVTTL at 118
    Info (169178): Pin SDR_DQ[14] uses I/O standard 3.3-V LVTTL at 114
    Info (169178): Pin SDR_DQ[13] uses I/O standard 3.3-V LVTTL at 113
    Info (169178): Pin SDR_DQ[12] uses I/O standard 3.3-V LVTTL at 111
    Info (169178): Pin SDR_DQ[11] uses I/O standard 3.3-V LVTTL at 110
    Info (169178): Pin SDR_DQ[10] uses I/O standard 3.3-V LVTTL at 93
    Info (169178): Pin SDR_DQ[9] uses I/O standard 3.3-V LVTTL at 92
    Info (169178): Pin SDR_DQ[8] uses I/O standard 3.3-V LVTTL at 91
    Info (169178): Pin SDR_DQ[7] uses I/O standard 3.3-V LVTTL at 97
    Info (169178): Pin SDR_DQ[6] uses I/O standard 3.3-V LVTTL at 98
    Info (169178): Pin SDR_DQ[5] uses I/O standard 3.3-V LVTTL at 99
    Info (169178): Pin SDR_DQ[4] uses I/O standard 3.3-V LVTTL at 100
    Info (169178): Pin SDR_DQ[3] uses I/O standard 3.3-V LVTTL at 101
    Info (169178): Pin SDR_DQ[2] uses I/O standard 3.3-V LVTTL at 102
    Info (169178): Pin SDR_DQ[1] uses I/O standard 3.3-V LVTTL at 105
    Info (169178): Pin SDR_DQ[0] uses I/O standard 3.3-V LVTTL at 106
    Info (169178): Pin RESET_N uses I/O standard 3.3-V LVTTL at 126
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at 27
    Info (169178): Pin SD_DAT0 uses I/O standard 3.3-V LVCMOS at 134
Warning (14579): Pin SD_DAT3 uses I/O standard 3.3-V LVCMOS located at 130 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin SD_CLK uses I/O standard 3.3-V LVCMOS located at 132 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin SD_CMD uses I/O standard 3.3-V LVCMOS located at 131 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin LED uses I/O standard 3.3-V LVCMOS located at 135 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RESET_N uses I/O standard 3.3-V LVTTL located at 126 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin SD_DAT0 uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Info (144001): Generated suppressed messages file C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/output_files/niostest_top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 1394 megabytes
    Info: Processing ended: Sun Nov 16 01:44:29 2014
    Info: Elapsed time: 00:03:04
    Info: Total CPU time (on all processors): 00:04:33


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/output_files/niostest_top.fit.smsg.


