-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity syr2k is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    alpha : IN STD_LOGIC_VECTOR (31 downto 0);
    beta : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of syr2k is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "syr2k_syr2k,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7v585t-ffg1761-2,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.600000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4780,HLS_SYN_LUT=8317,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_4E000000 : STD_LOGIC_VECTOR (31 downto 0) := "01001110000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv8_30 : STD_LOGIC_VECTOR (7 downto 0) := "00110000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal A : STD_LOGIC_VECTOR (63 downto 0);
    signal B : STD_LOGIC_VECTOR (63 downto 0);
    signal C : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_254_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_read_reg_529 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal B_read_reg_541 : STD_LOGIC_VECTOR (63 downto 0);
    signal A_read_reg_549 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_557 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_93_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvars_iv79_load_reg_576 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_2_fu_302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_95_fu_314_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_95_reg_583 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_341_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_reg_590 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal indvars_iv77_load_reg_595 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_3_fu_353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_96_fu_360_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_96_reg_608 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_613 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_fu_388_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_20_reg_618 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal indvars_iv75_load_reg_623 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal empty_97_fu_400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_97_reg_630 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_635 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_fu_427_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_22_reg_640 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal indvars_iv73_load_reg_645 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal empty_98_fu_439_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_98_reg_652 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_657 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_fu_466_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_23_reg_662 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_BREADY : STD_LOGIC;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal indvars_iv73_fu_112 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv_next74_fu_455_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv75_fu_116 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv_next76_fu_416_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv77_fu_120 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv_next78_fu_377_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv79_fu_124 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv_next80_fu_325_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv81_fu_128 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv_next82_fu_319_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component syr2k_syr2k_Pipeline_VITIS_LOOP_48_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        indvars_iv79 : IN STD_LOGIC_VECTOR (4 downto 0);
        indvars_iv81_cast5 : IN STD_LOGIC_VECTOR (3 downto 0);
        C : IN STD_LOGIC_VECTOR (63 downto 0);
        p_cast8 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        indvars_iv81_cast5 : IN STD_LOGIC_VECTOR (3 downto 0);
        B : IN STD_LOGIC_VECTOR (63 downto 0);
        A : IN STD_LOGIC_VECTOR (63 downto 0);
        indvars_iv79 : IN STD_LOGIC_VECTOR (4 downto 0);
        bound : IN STD_LOGIC_VECTOR (8 downto 0);
        p_cast21 : IN STD_LOGIC_VECTOR (31 downto 0);
        C : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component syr2k_syr2k_Pipeline_VITIS_LOOP_48_21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        indvars_iv77 : IN STD_LOGIC_VECTOR (4 downto 0);
        empty : IN STD_LOGIC_VECTOR (7 downto 0);
        C : IN STD_LOGIC_VECTOR (63 downto 0);
        p_cast8 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        tmp_8 : IN STD_LOGIC_VECTOR (3 downto 0);
        B : IN STD_LOGIC_VECTOR (63 downto 0);
        A : IN STD_LOGIC_VECTOR (63 downto 0);
        indvars_iv77 : IN STD_LOGIC_VECTOR (4 downto 0);
        bound240 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_cast21 : IN STD_LOGIC_VECTOR (31 downto 0);
        C : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component syr2k_syr2k_Pipeline_VITIS_LOOP_48_23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        indvars_iv75 : IN STD_LOGIC_VECTOR (4 downto 0);
        empty : IN STD_LOGIC_VECTOR (7 downto 0);
        C : IN STD_LOGIC_VECTOR (63 downto 0);
        p_cast8 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        tmp_s : IN STD_LOGIC_VECTOR (3 downto 0);
        B : IN STD_LOGIC_VECTOR (63 downto 0);
        A : IN STD_LOGIC_VECTOR (63 downto 0);
        indvars_iv75 : IN STD_LOGIC_VECTOR (4 downto 0);
        bound264 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_cast21 : IN STD_LOGIC_VECTOR (31 downto 0);
        C : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component syr2k_syr2k_Pipeline_VITIS_LOOP_48_25 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        indvars_iv73 : IN STD_LOGIC_VECTOR (4 downto 0);
        empty : IN STD_LOGIC_VECTOR (7 downto 0);
        C : IN STD_LOGIC_VECTOR (63 downto 0);
        p_cast8 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        tmp_15 : IN STD_LOGIC_VECTOR (3 downto 0);
        B : IN STD_LOGIC_VECTOR (63 downto 0);
        A : IN STD_LOGIC_VECTOR (63 downto 0);
        bound288 : IN STD_LOGIC_VECTOR (8 downto 0);
        indvars_iv73 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_cast21 : IN STD_LOGIC_VECTOR (31 downto 0);
        C : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component syr2k_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_fptoui_32ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        A : OUT STD_LOGIC_VECTOR (63 downto 0);
        B : OUT STD_LOGIC_VECTOR (63 downto 0);
        C : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component syr2k_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162 : component syr2k_syr2k_Pipeline_VITIS_LOOP_48_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start,
        ap_done => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_done,
        ap_idle => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_idle,
        ap_ready => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_ready,
        m_axi_gmem_AWVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        indvars_iv79 => indvars_iv79_load_reg_576,
        indvars_iv81_cast5 => empty_95_reg_583,
        C => C_read_reg_529,
        p_cast8 => empty_93_reg_565);

    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172 : component syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start,
        ap_done => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_done,
        ap_idle => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_idle,
        ap_ready => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_ready,
        m_axi_gmem_AWVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        indvars_iv81_cast5 => empty_95_reg_583,
        B => B_read_reg_541,
        A => A_read_reg_549,
        indvars_iv79 => indvars_iv79_load_reg_576,
        bound => tmp_5_reg_590,
        p_cast21 => empty_reg_557,
        C => C_read_reg_529);

    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185 : component syr2k_syr2k_Pipeline_VITIS_LOOP_48_21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start,
        ap_done => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_done,
        ap_idle => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_idle,
        ap_ready => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_ready,
        m_axi_gmem_AWVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        indvars_iv77 => indvars_iv77_load_reg_595,
        empty => empty_96_reg_608,
        C => C_read_reg_529,
        p_cast8 => empty_93_reg_565);

    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195 : component syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start,
        ap_done => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_done,
        ap_idle => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_idle,
        ap_ready => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_ready,
        m_axi_gmem_AWVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        tmp_8 => tmp_8_reg_613,
        B => B_read_reg_541,
        A => A_read_reg_549,
        indvars_iv77 => indvars_iv77_load_reg_595,
        bound240 => tmp_20_reg_618,
        p_cast21 => empty_reg_557,
        C => C_read_reg_529);

    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208 : component syr2k_syr2k_Pipeline_VITIS_LOOP_48_23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start,
        ap_done => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_done,
        ap_idle => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_idle,
        ap_ready => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_ready,
        m_axi_gmem_AWVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        indvars_iv75 => indvars_iv75_load_reg_623,
        empty => empty_97_reg_630,
        C => C_read_reg_529,
        p_cast8 => empty_93_reg_565);

    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218 : component syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start,
        ap_done => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_done,
        ap_idle => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_idle,
        ap_ready => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_ready,
        m_axi_gmem_AWVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        tmp_s => tmp_s_reg_635,
        B => B_read_reg_541,
        A => A_read_reg_549,
        indvars_iv75 => indvars_iv75_load_reg_623,
        bound264 => tmp_22_reg_640,
        p_cast21 => empty_reg_557,
        C => C_read_reg_529);

    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231 : component syr2k_syr2k_Pipeline_VITIS_LOOP_48_25
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start,
        ap_done => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_done,
        ap_idle => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_idle,
        ap_ready => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_ready,
        m_axi_gmem_AWVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        indvars_iv73 => indvars_iv73_load_reg_645,
        empty => empty_98_reg_652,
        C => C_read_reg_529,
        p_cast8 => empty_93_reg_565);

    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241 : component syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start,
        ap_done => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_done,
        ap_idle => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_idle,
        ap_ready => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_ready,
        m_axi_gmem_AWVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        tmp_15 => tmp_15_reg_657,
        B => B_read_reg_541,
        A => A_read_reg_549,
        bound288 => tmp_23_reg_662,
        indvars_iv73 => indvars_iv73_load_reg_645,
        p_cast21 => empty_reg_557,
        C => C_read_reg_529);

    control_s_axi_U : component syr2k_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        A => A,
        B => B,
        C => C);

    gmem_m_axi_U : component syr2k_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWLEN => gmem_AWLEN,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => gmem_WDATA,
        I_WSTRB => gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY);

    fmul_32ns_32ns_32_2_max_dsp_1_U75 : component syr2k_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => alpha,
        din1 => ap_const_lv32_4E000000,
        ce => ap_const_logic_1,
        dout => grp_fu_254_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U76 : component syr2k_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => beta,
        din1 => ap_const_lv32_4E000000,
        ce => ap_const_logic_1,
        dout => grp_fu_260_p2);

    fptoui_32ns_32_2_no_dsp_1_U77 : component syr2k_fptoui_32ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_254_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_266_p1);

    fptoui_32ns_32_2_no_dsp_1_U78 : component syr2k_fptoui_32ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_260_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_270_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0))) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvars_iv73_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvars_iv73_fu_112 <= ap_const_lv5_4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                indvars_iv73_fu_112 <= indvars_iv_next74_fu_455_p2;
            end if; 
        end if;
    end process;

    indvars_iv75_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvars_iv75_fu_116 <= ap_const_lv5_3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                indvars_iv75_fu_116 <= indvars_iv_next76_fu_416_p2;
            end if; 
        end if;
    end process;

    indvars_iv77_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvars_iv77_fu_120 <= ap_const_lv5_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                indvars_iv77_fu_120 <= indvars_iv_next78_fu_377_p2;
            end if; 
        end if;
    end process;

    indvars_iv79_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvars_iv79_fu_124 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0))) then 
                indvars_iv79_fu_124 <= indvars_iv_next80_fu_325_p2;
            end if; 
        end if;
    end process;

    indvars_iv81_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvars_iv81_fu_128 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0))) then 
                indvars_iv81_fu_128 <= indvars_iv_next82_fu_319_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                A_read_reg_549 <= A;
                B_read_reg_541 <= B;
                C_read_reg_529 <= C;
                empty_93_reg_565 <= grp_fu_270_p1;
                empty_reg_557 <= grp_fu_266_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0))) then
                empty_95_reg_583 <= empty_95_fu_314_p1;
                indvars_iv79_load_reg_576 <= indvars_iv79_fu_124;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    empty_96_reg_608(7 downto 5) <= empty_96_fu_360_p2(7 downto 5);
                indvars_iv77_load_reg_595 <= indvars_iv77_fu_120;
                    tmp_3_reg_602(7 downto 4) <= tmp_3_fu_353_p3(7 downto 4);
                tmp_8_reg_613 <= empty_96_fu_360_p2(7 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                    empty_97_reg_630(4) <= empty_97_fu_400_p2(4);    empty_97_reg_630(7 downto 6) <= empty_97_fu_400_p2(7 downto 6);
                indvars_iv75_load_reg_623 <= indvars_iv75_fu_116;
                tmp_s_reg_635 <= empty_97_fu_400_p2(7 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                    empty_98_reg_652(7 downto 6) <= empty_98_fu_439_p2(7 downto 6);
                indvars_iv73_load_reg_645 <= indvars_iv73_fu_112;
                tmp_15_reg_657 <= empty_98_fu_439_p2(7 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                    tmp_20_reg_618(8 downto 4) <= tmp_20_fu_388_p3(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                    tmp_22_reg_640(8 downto 4) <= tmp_22_fu_427_p3(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                    tmp_23_reg_662(8 downto 4) <= tmp_23_fu_466_p3(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    tmp_5_reg_590(8 downto 4) <= tmp_5_fu_341_p3(8 downto 4);
            end if;
        end if;
    end process;
    tmp_5_reg_590(3 downto 0) <= "0000";
    tmp_3_reg_602(3 downto 0) <= "0000";
    empty_96_reg_608(4 downto 0) <= "10000";
    tmp_20_reg_618(3 downto 0) <= "0000";
    empty_97_reg_630(3 downto 0) <= "0000";
    empty_97_reg_630(5) <= '1';
    tmp_22_reg_640(3 downto 0) <= "0000";
    empty_98_reg_652(5 downto 0) <= "110000";
    tmp_23_reg_662(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, tmp_2_fu_302_p3, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_done, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_done, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_done, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_done, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_done, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_done, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_done, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_done)
    begin
        if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_done)
    begin
        if ((grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_done)
    begin
        if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_done)
    begin
        if ((grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_done)
    begin
        if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_done)
    begin
        if ((grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_done)
    begin
        if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_done)
    begin
        if ((grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    empty_95_fu_314_p1 <= indvars_iv81_fu_128(4 - 1 downto 0);
    empty_96_fu_360_p2 <= (tmp_3_fu_353_p3 or ap_const_lv8_10);
    empty_97_fu_400_p2 <= (tmp_3_reg_602 or ap_const_lv8_20);
    empty_98_fu_439_p2 <= (tmp_3_reg_602 or ap_const_lv8_30);

    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARADDR, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARADDR, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARADDR, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARADDR, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARADDR, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARADDR, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARADDR, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARADDR, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARADDR <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_ARADDR <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_ARADDR <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_ARADDR <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_ARADDR <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_ARADDR <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_ARADDR <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_ARADDR <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARLEN, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARLEN, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARLEN, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARLEN, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARLEN, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARLEN, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARLEN, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARLEN, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARLEN <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_ARLEN <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_ARLEN <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_ARLEN <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_ARLEN <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_ARLEN <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_ARLEN <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_ARLEN <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARVALID, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARVALID, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARVALID, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARVALID, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_ARVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_ARVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_ARVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_ARVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_ARVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_ARVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_ARVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWADDR, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWADDR, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWADDR, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWADDR, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWADDR, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWADDR, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWADDR, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWADDR, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_AWADDR <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_AWADDR <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_AWADDR <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_AWADDR <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_AWADDR <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_AWADDR <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_AWADDR <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_AWADDR <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWADDR;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWLEN_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWLEN, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWLEN, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWLEN, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWLEN, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWLEN, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWLEN, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWLEN, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWLEN, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_AWLEN <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_AWLEN <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_AWLEN <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_AWLEN <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_AWLEN <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_AWLEN <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_AWLEN <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_AWLEN <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWLEN;
        else 
            gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWVALID, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWVALID, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWVALID, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWVALID, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_AWVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_AWVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_AWVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_AWVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_AWVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_AWVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_AWVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_AWVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_BREADY, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_BREADY, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_BREADY, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_BREADY, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_BREADY, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_BREADY, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_BREADY, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_BREADY, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_BREADY <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_BREADY <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_BREADY <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_BREADY <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_BREADY <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_BREADY <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_BREADY <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_BREADY <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_RREADY, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_RREADY, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_RREADY, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_RREADY, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_RREADY, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_RREADY, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_RREADY, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_RREADY, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_RREADY <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_RREADY <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_RREADY <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_RREADY <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_RREADY <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_RREADY <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_RREADY <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_RREADY <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WDATA_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WDATA, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WDATA, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WDATA, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WDATA, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WDATA, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WDATA, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WDATA, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WDATA, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_WDATA <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_WDATA <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_WDATA <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_WDATA <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_WDATA <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_WDATA <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_WDATA <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_WDATA <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WDATA;
        else 
            gmem_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_WSTRB_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WSTRB, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WSTRB, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WSTRB, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WSTRB, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WSTRB, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WSTRB, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WSTRB, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WSTRB, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_WSTRB <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_WSTRB <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_WSTRB <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_WSTRB <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_WSTRB <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_WSTRB <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_WSTRB <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_WSTRB <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WSTRB;
        else 
            gmem_WSTRB <= "XXXX";
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(ap_CS_fsm_state4, tmp_2_fu_302_p3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WVALID, grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WVALID, grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WVALID, grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WVALID, grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WVALID, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_WVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_WVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_WVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_WVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_WVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_WVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_WVALID <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_302_p3 = ap_const_lv1_0)))) then 
            gmem_WVALID <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_m_axi_gmem_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start <= grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start_reg;
    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start <= grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start_reg;
    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start <= grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start_reg;
    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start <= grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start_reg;
    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start_reg;
    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start_reg;
    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start_reg;
    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start <= grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start_reg;
    indvars_iv_next74_fu_455_p2 <= std_logic_vector(unsigned(indvars_iv73_fu_112) + unsigned(ap_const_lv5_4));
    indvars_iv_next76_fu_416_p2 <= std_logic_vector(unsigned(indvars_iv75_fu_116) + unsigned(ap_const_lv5_4));
    indvars_iv_next78_fu_377_p2 <= std_logic_vector(unsigned(indvars_iv77_fu_120) + unsigned(ap_const_lv5_4));
    indvars_iv_next80_fu_325_p2 <= std_logic_vector(unsigned(indvars_iv79_fu_124) + unsigned(ap_const_lv5_4));
    indvars_iv_next82_fu_319_p2 <= std_logic_vector(unsigned(indvars_iv81_fu_128) + unsigned(ap_const_lv5_4));
    tmp_20_fu_388_p3 <= (indvars_iv77_load_reg_595 & ap_const_lv4_0);
    tmp_22_fu_427_p3 <= (indvars_iv75_load_reg_623 & ap_const_lv4_0);
    tmp_23_fu_466_p3 <= (indvars_iv73_load_reg_645 & ap_const_lv4_0);
    tmp_2_fu_302_p3 <= indvars_iv81_fu_128(4 downto 4);
    tmp_3_fu_353_p3 <= (empty_95_reg_583 & ap_const_lv4_0);
    tmp_5_fu_341_p3 <= (indvars_iv79_load_reg_576 & ap_const_lv4_0);
end behav;
