design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/baungarten2/Desktop/Caravel_FPGA/openlane/user_project_wrapper,user_project_wrapper,24_04_02_10_01,flow completed,1h21m58s0ms,0h6m10s0ms,2236.145703611457,10.2784,1118.0728518057285,0.02,-1,6970.14,668,0,0,0,0,0,0,0,92,91,0,-1,-1,2689158,85919,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,2193563546.0,0.0,6.66,13.79,2.21,4.49,-1,2402,8751,2402,8751,0,0,0,394,0,0,0,0,0,0,0,0,-1,-1,-1,396003,77947,891,73365,11492,559698,10173980.1536,-1,-1,-1,0.000431,0.00155,4.23e-07,-1,-1,-1,-1,25.0,40.0,25,1,50,30,180,0.3,1,16,0.6,0,sky130_fd_sc_hd,AREA 0
