# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../stopwatch.srcs/sources_1/new/clock_enable.vhd" \
"../../../../stopwatch.srcs/sources_1/new/stopwatch_seconds.vhd" \
"../../../../stopwatch.srcs/sim_1/new/tb_stopwatch_seconds.vhd" \

# Do not sort compile order
nosort
