<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
time_elapsed: 0.008s
ram usage: 10352 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog -e ram_sp_sr_sw <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:40</a>:46-50:
   | 
   | assign data = (cs &amp;&amp; oe &amp;&amp; !we) ? data_out : 8&#39;bz;
   |                                              ^^^^ 
   = note: Casts `8&#39;bz` from `byte unsigned` to `logic [7:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:40</a>:46-50:
   | 
   | assign data = (cs &amp;&amp; oe &amp;&amp; !we) ? data_out : 8&#39;bz;
   |                                              ^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:57</a>:12-13:
   | 
   |     oe_r = 1;
   |            ^ 
   = note: Casts `1` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:57</a>:12-13:
   | 
   |     oe_r = 1;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:57</a>:12-13:
   | 
   |     oe_r = 1;
   |            ^ 
   = note: Casts `1` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:57</a>:12-13:
   | 
   |     oe_r = 1;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:57</a>:12-13:
   | 
   |     oe_r = 1;
   |            ^ 
   = note: Casts `1` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:57</a>:12-13:
   | 
   |     oe_r = 1;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:57</a>:12-13:
   | 
   |     oe_r = 1;
   |            ^ 
   = note: Casts `1` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:57</a>:12-13:
   | 
   |     oe_r = 1;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-59" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:59</a>:12-13:
   | 
   |     oe_r = 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-59" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:59</a>:12-13:
   | 
   |     oe_r = 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-59" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:59</a>:12-13:
   | 
   |     oe_r = 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-59" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:59</a>:12-13:
   | 
   |     oe_r = 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-59" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:59</a>:12-13:
   | 
   |     oe_r = 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-59" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:59</a>:12-13:
   | 
   |     oe_r = 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-59" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:59</a>:12-13:
   | 
   |     oe_r = 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-59" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:59</a>:12-13:
   | 
   |     oe_r = 0;
   |            ^ 

proc %ram_sp_sr_sw.always.206.0 (i1$ %clk, i8$ %address, i1$ %cs, i1$ %we, i8$ %data) -&gt; (i8$ %mem) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %cs1 = prb i1$ %cs
    %3 = neq i1 %cs1, %0
    %we1 = prb i1$ %we
    %4 = neq i1 %we1, %0
    %5 = and i1 %3, %4
    %6 = neq i1 %5, %0
    br %6, %init, %if_true
if_true:
    %address1 = prb i8$ %address
    %7 = const i8 0
    %8 = sig i8 %7
    %9 = shr i8$ %mem, i8$ %8, i8 %address1
    %10 = exts i1$, i8$ %9, 0, 1
    %data1 = prb i8$ %data
    %11 = exts i1, i8 %data1, 0, 1
    %12 = const time 0s 1e
    drv i1$ %10, %11, %12
    br %init
}

proc %ram_sp_sr_sw.always.267.0 (i8$ %mem, i1$ %clk, i8$ %address, i1$ %cs, i1$ %we, i1$ %oe) -&gt; (i8$ %data_out, i1$ %oe_r) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %cs1 = prb i1$ %cs
    %3 = neq i1 %cs1, %0
    %we1 = prb i1$ %we
    %4 = neq i1 %we1, %0
    %5 = not i1 %4
    %6 = neq i1 %5, %0
    %7 = and i1 %3, %6
    %8 = neq i1 %7, %0
    %oe1 = prb i1$ %oe
    %9 = neq i1 %oe1, %0
    %10 = and i1 %8, %9
    %11 = neq i1 %10, %0
    %12 = const time 0s 1e
    br %11, %if_false, %if_true
if_true:
    %13 = const i8 0
    %mem1 = prb i8$ %mem
    %address1 = prb i8$ %address
    %14 = shr i8 %mem1, i8 %13, i8 %address1
    %15 = exts i1, i8 %14, 0, 1
    %16 = inss i8 %13, i1 %15, 0, 1
    drv i8$ %data_out, %16, %12
    %17 = const i1 1
    drv i1$ %oe_r, %17, %12
    br %init
if_false:
    drv i1$ %oe_r, %0, %12
    br %init
}

entity @ram_sp_sr_sw (i1$ %clk, i8$ %address, i1$ %cs, i1$ %we, i1$ %oe) -&gt; (i8$ %data) {
    %0 = const i8 0
    %data_out = sig i8 %0
    %mem = sig i8 %0
    %1 = const i1 0
    %oe_r = sig i1 %1
    %cs1 = prb i1$ %cs
    %2 = neq i1 %cs1, %1
    %oe1 = prb i1$ %oe
    %3 = neq i1 %oe1, %1
    %4 = and i1 %2, %3
    %5 = neq i1 %4, %1
    %we1 = prb i1$ %we
    %6 = neq i1 %we1, %1
    %7 = not i1 %6
    %8 = neq i1 %7, %1
    %9 = and i1 %5, %8
    %10 = neq i1 %9, %1
    %data_out1 = prb i8$ %data_out
    %11 = [i8 %0, %data_out1]
    %12 = mux [2 x i8] %11, i1 %10
    %13 = const time 0s 1e
    drv i8$ %data, %12, %13
    inst %ram_sp_sr_sw.always.206.0 (i1$ %clk, i8$ %address, i1$ %cs, i1$ %we, i8$ %data) -&gt; (i8$ %mem)
    inst %ram_sp_sr_sw.always.267.0 (i8$ %mem, i1$ %clk, i8$ %address, i1$ %cs, i1$ %we, i1$ %oe) -&gt; (i8$ %data_out, i1$ %oe_r)
    halt
}

</pre>
</body>