
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (4 0)  (412 528)  (412 528)  routing T_8_33.span4_vert_0 <X> T_8_33.lc_trk_g0_0
 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (6 1)  (414 529)  (414 529)  routing T_8_33.span4_vert_0 <X> T_8_33.lc_trk_g0_0
 (7 1)  (415 529)  (415 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (4 11)  (832 538)  (832 538)  routing T_16_33.span12_vert_18 <X> T_16_33.lc_trk_g1_2
 (6 11)  (834 538)  (834 538)  routing T_16_33.span12_vert_18 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (13 7)  (1017 534)  (1017 534)  routing T_19_33.span4_vert_37 <X> T_19_33.span4_horz_r_2


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_vert_8 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (4 1)  (1052 529)  (1052 529)  routing T_20_33.span4_vert_8 <X> T_20_33.lc_trk_g0_0
 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span4_vert_38 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (5 15)  (1053 542)  (1053 542)  routing T_20_33.span4_vert_38 <X> T_20_33.lc_trk_g1_6
 (6 15)  (1054 542)  (1054 542)  routing T_20_33.span4_vert_38 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_38 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_31 <X> T_23_33.span4_horz_r_1
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0

 (14 7)  (1234 534)  (1234 534)  routing T_23_33.span4_horz_l_14 <X> T_23_33.span4_horz_r_2


IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_1 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (6 8)  (1324 536)  (1324 536)  routing T_25_33.span12_vert_17 <X> T_25_33.lc_trk_g1_1
 (7 8)  (1325 536)  (1325 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (8 9)  (1326 537)  (1326 537)  routing T_25_33.span12_vert_17 <X> T_25_33.lc_trk_g1_1


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (4 6)  (1364 535)  (1364 535)  routing T_26_33.span4_horz_r_14 <X> T_26_33.lc_trk_g0_6
 (5 7)  (1365 534)  (1365 534)  routing T_26_33.span4_horz_r_14 <X> T_26_33.lc_trk_g0_6
 (7 7)  (1367 534)  (1367 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (16 9)  (1352 537)  (1352 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g0_6 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (10 11)  (1380 538)  (1380 538)  routing T_26_33.lc_trk_g0_6 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1364 540)  (1364 540)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g1_4
 (5 12)  (1365 540)  (1365 540)  routing T_26_33.span4_horz_r_13 <X> T_26_33.lc_trk_g1_5
 (7 12)  (1367 540)  (1367 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1368 540)  (1368 540)  routing T_26_33.span4_horz_r_13 <X> T_26_33.lc_trk_g1_5
 (5 13)  (1365 541)  (1365 541)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g1_4
 (7 13)  (1367 541)  (1367 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (11 0)  (1435 528)  (1435 528)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_l_12
 (12 0)  (1436 528)  (1436 528)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_l_12
 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (6 4)  (1420 532)  (1420 532)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g0_5
 (7 4)  (1421 532)  (1421 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
 (8 4)  (1422 532)  (1422 532)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g0_5
 (10 4)  (1434 532)  (1434 532)  routing T_27_33.lc_trk_g0_5 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (8 5)  (1422 533)  (1422 533)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g0_5
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (14 6)  (1438 535)  (1438 535)  routing T_27_33.span4_horz_l_14 <X> T_27_33.span4_vert_13


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (5 7)  (1473 534)  (1473 534)  routing T_28_33.span4_vert_22 <X> T_28_33.lc_trk_g0_6
 (6 7)  (1474 534)  (1474 534)  routing T_28_33.span4_vert_22 <X> T_28_33.lc_trk_g0_6
 (7 7)  (1475 534)  (1475 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6
 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g0_6 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g0_6 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_30_33

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_19_32

 (4 2)  (986 514)  (986 514)  routing T_19_32.sp4_v_b_4 <X> T_19_32.sp4_v_t_37
 (6 2)  (988 514)  (988 514)  routing T_19_32.sp4_v_b_4 <X> T_19_32.sp4_v_t_37


LogicTile_20_32

 (4 6)  (1040 518)  (1040 518)  routing T_20_32.sp4_v_b_7 <X> T_20_32.sp4_v_t_38
 (6 6)  (1042 518)  (1042 518)  routing T_20_32.sp4_v_b_7 <X> T_20_32.sp4_v_t_38


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_19_31

 (8 8)  (990 504)  (990 504)  routing T_19_31.sp4_v_b_1 <X> T_19_31.sp4_h_r_7
 (9 8)  (991 504)  (991 504)  routing T_19_31.sp4_v_b_1 <X> T_19_31.sp4_h_r_7
 (10 8)  (992 504)  (992 504)  routing T_19_31.sp4_v_b_1 <X> T_19_31.sp4_h_r_7


LogicTile_23_31

 (8 11)  (1206 507)  (1206 507)  routing T_23_31.sp4_h_l_42 <X> T_23_31.sp4_v_t_42


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (2 1)  (15 481)  (15 481)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0
 (13 8)  (85 488)  (85 488)  routing T_2_30.sp4_h_l_45 <X> T_2_30.sp4_v_b_8
 (12 9)  (84 489)  (84 489)  routing T_2_30.sp4_h_l_45 <X> T_2_30.sp4_v_b_8


RAM_Tile_8_30

 (2 12)  (398 492)  (398 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_11_30

 (11 4)  (557 484)  (557 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (13 4)  (559 484)  (559 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (12 5)  (558 485)  (558 485)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5


LogicTile_16_30

 (3 14)  (819 494)  (819 494)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_v_t_22


LogicTile_19_30

 (19 1)  (1001 481)  (1001 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_28_30

 (11 14)  (1467 494)  (1467 494)  routing T_28_30.sp4_v_b_8 <X> T_28_30.sp4_v_t_46
 (12 15)  (1468 495)  (1468 495)  routing T_28_30.sp4_v_b_8 <X> T_28_30.sp4_v_t_46


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


RAM_Tile_8_29

 (4 2)  (400 466)  (400 466)  routing T_8_29.sp4_v_b_4 <X> T_8_29.sp4_v_t_37
 (6 2)  (402 466)  (402 466)  routing T_8_29.sp4_v_b_4 <X> T_8_29.sp4_v_t_37


LogicTile_18_29

 (3 12)  (931 476)  (931 476)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_r_1
 (3 13)  (931 477)  (931 477)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_r_1


LogicTile_20_29

 (11 10)  (1047 474)  (1047 474)  routing T_20_29.sp4_h_r_2 <X> T_20_29.sp4_v_t_45
 (13 10)  (1049 474)  (1049 474)  routing T_20_29.sp4_h_r_2 <X> T_20_29.sp4_v_t_45
 (12 11)  (1048 475)  (1048 475)  routing T_20_29.sp4_h_r_2 <X> T_20_29.sp4_v_t_45


LogicTile_21_29

 (19 14)  (1109 478)  (1109 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


RAM_Tile_25_29

 (3 14)  (1309 478)  (1309 478)  routing T_25_29.sp12_v_b_1 <X> T_25_29.sp12_v_t_22


LogicTile_27_29

 (9 3)  (1411 467)  (1411 467)  routing T_27_29.sp4_v_b_1 <X> T_27_29.sp4_v_t_36


LogicTile_31_29

 (3 0)  (1621 464)  (1621 464)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_v_b_0


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (3 1)  (75 449)  (75 449)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_v_b_0
 (2 4)  (74 452)  (74 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_28

 (8 9)  (242 457)  (242 457)  routing T_5_28.sp4_h_l_42 <X> T_5_28.sp4_v_b_7
 (9 9)  (243 457)  (243 457)  routing T_5_28.sp4_h_l_42 <X> T_5_28.sp4_v_b_7


LogicTile_6_28

 (2 8)  (290 456)  (290 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_9_28

 (4 12)  (442 460)  (442 460)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_v_b_9
 (5 13)  (443 461)  (443 461)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_v_b_9


LogicTile_10_28

 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0


LogicTile_19_28

 (9 7)  (991 455)  (991 455)  routing T_19_28.sp4_v_b_8 <X> T_19_28.sp4_v_t_41
 (10 7)  (992 455)  (992 455)  routing T_19_28.sp4_v_b_8 <X> T_19_28.sp4_v_t_41


LogicTile_20_28

 (9 11)  (1045 459)  (1045 459)  routing T_20_28.sp4_v_b_7 <X> T_20_28.sp4_v_t_42


LogicTile_27_28

 (19 1)  (1421 449)  (1421 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (2 4)  (74 436)  (74 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0


LogicTile_4_27

 (3 0)  (183 432)  (183 432)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_v_b_0


LogicTile_5_27

 (8 9)  (242 441)  (242 441)  routing T_5_27.sp4_h_l_42 <X> T_5_27.sp4_v_b_7
 (9 9)  (243 441)  (243 441)  routing T_5_27.sp4_h_l_42 <X> T_5_27.sp4_v_b_7


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_v_b_0


LogicTile_31_27

 (3 0)  (1621 432)  (1621 432)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_2_26

 (11 12)  (83 428)  (83 428)  routing T_2_26.sp4_v_t_45 <X> T_2_26.sp4_v_b_11
 (12 13)  (84 429)  (84 429)  routing T_2_26.sp4_v_t_45 <X> T_2_26.sp4_v_b_11


LogicTile_6_26

 (19 8)  (307 424)  (307 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (307 426)  (307 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_11_26

 (13 4)  (559 420)  (559 420)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_v_b_5


LogicTile_28_26

 (11 10)  (1467 426)  (1467 426)  routing T_28_26.sp4_v_b_0 <X> T_28_26.sp4_v_t_45
 (13 10)  (1469 426)  (1469 426)  routing T_28_26.sp4_v_b_0 <X> T_28_26.sp4_v_t_45


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (2 8)  (74 408)  (74 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (74 412)  (74 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0
 (19 13)  (199 413)  (199 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_5_25

 (11 4)  (245 404)  (245 404)  routing T_5_25.sp4_h_l_46 <X> T_5_25.sp4_v_b_5
 (13 4)  (247 404)  (247 404)  routing T_5_25.sp4_h_l_46 <X> T_5_25.sp4_v_b_5
 (12 5)  (246 405)  (246 405)  routing T_5_25.sp4_h_l_46 <X> T_5_25.sp4_v_b_5
 (4 12)  (238 412)  (238 412)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_9
 (5 13)  (239 413)  (239 413)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_9


LogicTile_6_25



LogicTile_7_25

 (8 1)  (350 401)  (350 401)  routing T_7_25.sp4_h_l_36 <X> T_7_25.sp4_v_b_1
 (9 1)  (351 401)  (351 401)  routing T_7_25.sp4_h_l_36 <X> T_7_25.sp4_v_b_1


RAM_Tile_8_25

 (9 7)  (405 407)  (405 407)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_41


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (37 10)  (853 410)  (853 410)  LC_5 Logic Functioning bit
 (39 10)  (855 410)  (855 410)  LC_5 Logic Functioning bit
 (40 10)  (856 410)  (856 410)  LC_5 Logic Functioning bit
 (42 10)  (858 410)  (858 410)  LC_5 Logic Functioning bit
 (52 10)  (868 410)  (868 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (843 411)  (843 411)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 411)  (844 411)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 411)  (845 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 411)  (852 411)  LC_5 Logic Functioning bit
 (38 11)  (854 411)  (854 411)  LC_5 Logic Functioning bit
 (41 11)  (857 411)  (857 411)  LC_5 Logic Functioning bit
 (43 11)  (859 411)  (859 411)  LC_5 Logic Functioning bit
 (14 12)  (830 412)  (830 412)  routing T_16_25.sp12_v_b_0 <X> T_16_25.lc_trk_g3_0
 (14 13)  (830 413)  (830 413)  routing T_16_25.sp12_v_b_0 <X> T_16_25.lc_trk_g3_0
 (15 13)  (831 413)  (831 413)  routing T_16_25.sp12_v_b_0 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (4 4)  (238 388)  (238 388)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_v_b_3
 (6 4)  (240 388)  (240 388)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_v_b_3


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24

 (6 0)  (444 384)  (444 384)  routing T_9_24.sp4_v_t_44 <X> T_9_24.sp4_v_b_0
 (5 1)  (443 385)  (443 385)  routing T_9_24.sp4_v_t_44 <X> T_9_24.sp4_v_b_0


LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24

 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (11 10)  (993 394)  (993 394)  routing T_19_24.sp4_v_b_5 <X> T_19_24.sp4_v_t_45
 (12 11)  (994 395)  (994 395)  routing T_19_24.sp4_v_b_5 <X> T_19_24.sp4_v_t_45
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (8 11)  (1044 395)  (1044 395)  routing T_20_24.sp4_v_b_4 <X> T_20_24.sp4_v_t_42
 (10 11)  (1046 395)  (1046 395)  routing T_20_24.sp4_v_b_4 <X> T_20_24.sp4_v_t_42


LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (7 12)  (1463 396)  (1463 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_4_23

 (3 0)  (183 368)  (183 368)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_v_b_0


LogicTile_5_23

 (8 13)  (242 381)  (242 381)  routing T_5_23.sp4_v_t_42 <X> T_5_23.sp4_v_b_10
 (10 13)  (244 381)  (244 381)  routing T_5_23.sp4_v_t_42 <X> T_5_23.sp4_v_b_10


LogicTile_6_23

 (4 5)  (292 373)  (292 373)  routing T_6_23.sp4_v_t_47 <X> T_6_23.sp4_h_r_3
 (12 8)  (300 376)  (300 376)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_r_8


LogicTile_10_23

 (11 0)  (503 368)  (503 368)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_2
 (13 0)  (505 368)  (505 368)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_2
 (12 1)  (504 369)  (504 369)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_2
 (4 4)  (496 372)  (496 372)  routing T_10_23.sp4_h_l_38 <X> T_10_23.sp4_v_b_3
 (5 5)  (497 373)  (497 373)  routing T_10_23.sp4_h_l_38 <X> T_10_23.sp4_v_b_3


LogicTile_14_23

 (3 0)  (711 368)  (711 368)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_b_0
 (3 1)  (711 369)  (711 369)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_b_0


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_v_t_23 <X> T_26_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 355)  (17 355)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_1_22

 (11 5)  (29 357)  (29 357)  routing T_1_22.sp4_h_l_40 <X> T_1_22.sp4_h_r_5


LogicTile_2_22

 (10 4)  (82 356)  (82 356)  routing T_2_22.sp4_v_t_46 <X> T_2_22.sp4_h_r_4


LogicTile_5_22

 (26 0)  (260 352)  (260 352)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 352)  (261 352)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 352)  (262 352)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 352)  (263 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 352)  (266 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 352)  (267 352)  routing T_5_22.lc_trk_g2_1 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (274 352)  (274 352)  LC_0 Logic Functioning bit
 (28 1)  (262 353)  (262 353)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 353)  (266 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (267 353)  (267 353)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.input_2_0
 (34 1)  (268 353)  (268 353)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.input_2_0
 (22 2)  (256 354)  (256 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 354)  (257 354)  routing T_5_22.sp12_h_l_12 <X> T_5_22.lc_trk_g0_7
 (13 4)  (247 356)  (247 356)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_b_5
 (12 5)  (246 357)  (246 357)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_b_5
 (26 6)  (260 358)  (260 358)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 358)  (262 358)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 358)  (264 358)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 358)  (267 358)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 358)  (268 358)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 358)  (270 358)  LC_3 Logic Functioning bit
 (53 6)  (287 358)  (287 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (260 359)  (260 359)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 359)  (266 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (267 359)  (267 359)  routing T_5_22.lc_trk_g2_1 <X> T_5_22.input_2_3
 (15 8)  (249 360)  (249 360)  routing T_5_22.sp4_h_r_41 <X> T_5_22.lc_trk_g2_1
 (16 8)  (250 360)  (250 360)  routing T_5_22.sp4_h_r_41 <X> T_5_22.lc_trk_g2_1
 (17 8)  (251 360)  (251 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (252 360)  (252 360)  routing T_5_22.sp4_h_r_41 <X> T_5_22.lc_trk_g2_1
 (18 9)  (252 361)  (252 361)  routing T_5_22.sp4_h_r_41 <X> T_5_22.lc_trk_g2_1
 (15 11)  (249 363)  (249 363)  routing T_5_22.sp4_v_t_33 <X> T_5_22.lc_trk_g2_4
 (16 11)  (250 363)  (250 363)  routing T_5_22.sp4_v_t_33 <X> T_5_22.lc_trk_g2_4
 (17 11)  (251 363)  (251 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (17 12)  (251 364)  (251 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (5 13)  (239 365)  (239 365)  routing T_5_22.sp4_h_r_9 <X> T_5_22.sp4_v_b_9
 (15 13)  (249 365)  (249 365)  routing T_5_22.sp4_v_t_29 <X> T_5_22.lc_trk_g3_0
 (16 13)  (250 365)  (250 365)  routing T_5_22.sp4_v_t_29 <X> T_5_22.lc_trk_g3_0
 (17 13)  (251 365)  (251 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_6_22

 (19 4)  (307 356)  (307 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 8)  (290 360)  (290 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_22

 (9 1)  (555 353)  (555 353)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_1
 (10 1)  (556 353)  (556 353)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_1


LogicTile_19_22

 (22 1)  (1004 353)  (1004 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 353)  (1005 353)  routing T_19_22.sp4_v_b_18 <X> T_19_22.lc_trk_g0_2
 (24 1)  (1006 353)  (1006 353)  routing T_19_22.sp4_v_b_18 <X> T_19_22.lc_trk_g0_2
 (31 8)  (1013 360)  (1013 360)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 360)  (1015 360)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (47 8)  (1029 360)  (1029 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (1008 361)  (1008 361)  routing T_19_22.lc_trk_g0_2 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 361)  (1011 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (38 9)  (1020 361)  (1020 361)  LC_4 Logic Functioning bit
 (16 10)  (998 362)  (998 362)  routing T_19_22.sp4_v_t_16 <X> T_19_22.lc_trk_g2_5
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1000 362)  (1000 362)  routing T_19_22.sp4_v_t_16 <X> T_19_22.lc_trk_g2_5


RAM_Tile_25_22

 (2 4)  (1308 356)  (1308 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_28_22

 (6 2)  (1462 354)  (1462 354)  routing T_28_22.sp4_h_l_42 <X> T_28_22.sp4_v_t_37


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_5_21

 (14 1)  (248 337)  (248 337)  routing T_5_21.top_op_0 <X> T_5_21.lc_trk_g0_0
 (15 1)  (249 337)  (249 337)  routing T_5_21.top_op_0 <X> T_5_21.lc_trk_g0_0
 (17 1)  (251 337)  (251 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 2)  (260 338)  (260 338)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 338)  (261 338)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 338)  (267 338)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 338)  (270 338)  LC_1 Logic Functioning bit
 (15 3)  (249 339)  (249 339)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g0_4
 (16 3)  (250 339)  (250 339)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g0_4
 (17 3)  (251 339)  (251 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (260 339)  (260 339)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 339)  (261 339)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 339)  (262 339)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 339)  (264 339)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 339)  (266 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (268 339)  (268 339)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.input_2_1
 (21 4)  (255 340)  (255 340)  routing T_5_21.sp4_v_b_11 <X> T_5_21.lc_trk_g1_3
 (22 4)  (256 340)  (256 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (257 340)  (257 340)  routing T_5_21.sp4_v_b_11 <X> T_5_21.lc_trk_g1_3
 (26 4)  (260 340)  (260 340)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (31 4)  (265 340)  (265 340)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 340)  (267 340)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 340)  (268 340)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (274 340)  (274 340)  LC_2 Logic Functioning bit
 (42 4)  (276 340)  (276 340)  LC_2 Logic Functioning bit
 (15 5)  (249 341)  (249 341)  routing T_5_21.sp4_v_t_5 <X> T_5_21.lc_trk_g1_0
 (16 5)  (250 341)  (250 341)  routing T_5_21.sp4_v_t_5 <X> T_5_21.lc_trk_g1_0
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (255 341)  (255 341)  routing T_5_21.sp4_v_b_11 <X> T_5_21.lc_trk_g1_3
 (29 5)  (263 341)  (263 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 341)  (265 341)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (41 5)  (275 341)  (275 341)  LC_2 Logic Functioning bit
 (43 5)  (277 341)  (277 341)  LC_2 Logic Functioning bit
 (29 6)  (263 342)  (263 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 342)  (267 342)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (47 6)  (281 342)  (281 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (284 342)  (284 342)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (261 343)  (261 343)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 343)  (263 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 343)  (265 343)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (43 7)  (277 343)  (277 343)  LC_3 Logic Functioning bit
 (52 7)  (286 343)  (286 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (259 344)  (259 344)  routing T_5_21.sp4_v_t_23 <X> T_5_21.lc_trk_g2_2
 (22 9)  (256 345)  (256 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (257 345)  (257 345)  routing T_5_21.sp4_v_t_23 <X> T_5_21.lc_trk_g2_2
 (25 9)  (259 345)  (259 345)  routing T_5_21.sp4_v_t_23 <X> T_5_21.lc_trk_g2_2
 (25 14)  (259 350)  (259 350)  routing T_5_21.sp4_v_b_38 <X> T_5_21.lc_trk_g3_6
 (22 15)  (256 351)  (256 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (257 351)  (257 351)  routing T_5_21.sp4_v_b_38 <X> T_5_21.lc_trk_g3_6
 (25 15)  (259 351)  (259 351)  routing T_5_21.sp4_v_b_38 <X> T_5_21.lc_trk_g3_6


LogicTile_7_21

 (9 1)  (351 337)  (351 337)  routing T_7_21.sp4_v_t_36 <X> T_7_21.sp4_v_b_1


RAM_Tile_8_21

 (9 7)  (405 343)  (405 343)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_v_t_41
 (10 7)  (406 343)  (406 343)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_v_t_41


LogicTile_10_21

 (3 9)  (495 345)  (495 345)  routing T_10_21.sp12_h_l_22 <X> T_10_21.sp12_v_b_1


LogicTile_29_21

 (5 8)  (1515 344)  (1515 344)  routing T_29_21.sp4_v_b_0 <X> T_29_21.sp4_h_r_6
 (4 9)  (1514 345)  (1514 345)  routing T_29_21.sp4_v_b_0 <X> T_29_21.sp4_h_r_6
 (6 9)  (1516 345)  (1516 345)  routing T_29_21.sp4_v_b_0 <X> T_29_21.sp4_h_r_6


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 340)  (1742 340)  IOB_0 IO Functioning bit
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 346)  (1731 346)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (6 10)  (1732 346)  (1732 346)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (7 10)  (1733 346)  (1733 346)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 346)  (1734 346)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (8 11)  (1734 347)  (1734 347)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (27 2)  (315 322)  (315 322)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 322)  (318 322)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 322)  (319 322)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 322)  (321 322)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (27 3)  (315 323)  (315 323)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 323)  (316 323)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 323)  (320 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (322 323)  (322 323)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.input_2_1
 (2 4)  (290 324)  (290 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (28 4)  (316 324)  (316 324)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 324)  (319 324)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 324)  (321 324)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (38 4)  (326 324)  (326 324)  LC_2 Logic Functioning bit
 (41 4)  (329 324)  (329 324)  LC_2 Logic Functioning bit
 (43 4)  (331 324)  (331 324)  LC_2 Logic Functioning bit
 (50 4)  (338 324)  (338 324)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (340 324)  (340 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (302 325)  (302 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (16 5)  (304 325)  (304 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 5)  (315 325)  (315 325)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 325)  (316 325)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (37 5)  (325 325)  (325 325)  LC_2 Logic Functioning bit
 (39 5)  (327 325)  (327 325)  LC_2 Logic Functioning bit
 (40 5)  (328 325)  (328 325)  LC_2 Logic Functioning bit
 (42 5)  (330 325)  (330 325)  LC_2 Logic Functioning bit
 (46 5)  (334 325)  (334 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (303 326)  (303 326)  routing T_6_20.sp12_h_r_5 <X> T_6_20.lc_trk_g1_5
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (306 326)  (306 326)  routing T_6_20.sp12_h_r_5 <X> T_6_20.lc_trk_g1_5
 (18 7)  (306 327)  (306 327)  routing T_6_20.sp12_h_r_5 <X> T_6_20.lc_trk_g1_5
 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (303 328)  (303 328)  routing T_6_20.tnl_op_1 <X> T_6_20.lc_trk_g2_1
 (17 8)  (305 328)  (305 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (306 329)  (306 329)  routing T_6_20.tnl_op_1 <X> T_6_20.lc_trk_g2_1
 (22 10)  (310 330)  (310 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (311 330)  (311 330)  routing T_6_20.sp4_v_b_47 <X> T_6_20.lc_trk_g2_7
 (24 10)  (312 330)  (312 330)  routing T_6_20.sp4_v_b_47 <X> T_6_20.lc_trk_g2_7
 (17 11)  (305 331)  (305 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (305 332)  (305 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (302 333)  (302 333)  routing T_6_20.sp12_v_b_16 <X> T_6_20.lc_trk_g3_0
 (16 13)  (304 333)  (304 333)  routing T_6_20.sp12_v_b_16 <X> T_6_20.lc_trk_g3_0
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_20

 (8 1)  (446 321)  (446 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (9 1)  (447 321)  (447 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (10 1)  (448 321)  (448 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (16 2)  (454 322)  (454 322)  routing T_9_20.sp4_v_b_5 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (456 322)  (456 322)  routing T_9_20.sp4_v_b_5 <X> T_9_20.lc_trk_g0_5
 (26 2)  (464 322)  (464 322)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 322)  (468 322)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 322)  (469 322)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 322)  (473 322)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.input_2_1
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (47 2)  (485 322)  (485 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 323)  (461 323)  routing T_9_20.sp4_v_b_22 <X> T_9_20.lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.sp4_v_b_22 <X> T_9_20.lc_trk_g0_6
 (26 3)  (464 323)  (464 323)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 323)  (466 323)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 323)  (468 323)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 323)  (470 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (6 4)  (444 324)  (444 324)  routing T_9_20.sp4_v_t_37 <X> T_9_20.sp4_v_b_3
 (5 5)  (443 325)  (443 325)  routing T_9_20.sp4_v_t_37 <X> T_9_20.sp4_v_b_3
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (459 331)  (459 331)  routing T_9_20.sp4_r_v_b_39 <X> T_9_20.lc_trk_g2_7
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 331)  (463 331)  routing T_9_20.sp4_r_v_b_38 <X> T_9_20.lc_trk_g2_6
 (4 12)  (442 332)  (442 332)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (5 13)  (443 333)  (443 333)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0
 (4 1)  (496 321)  (496 321)  routing T_10_20.sp4_h_l_41 <X> T_10_20.sp4_h_r_0
 (6 1)  (498 321)  (498 321)  routing T_10_20.sp4_h_l_41 <X> T_10_20.sp4_h_r_0


LogicTile_11_20

 (11 4)  (557 324)  (557 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (13 4)  (559 324)  (559 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (12 5)  (558 325)  (558 325)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9


LogicTile_14_20

 (19 2)  (727 322)  (727 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 8)  (712 328)  (712 328)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_6
 (6 8)  (714 328)  (714 328)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_6
 (5 9)  (713 329)  (713 329)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_6


LogicTile_19_20

 (11 6)  (993 326)  (993 326)  routing T_19_20.sp4_v_b_9 <X> T_19_20.sp4_v_t_40
 (13 6)  (995 326)  (995 326)  routing T_19_20.sp4_v_b_9 <X> T_19_20.sp4_v_t_40


LogicTile_20_20

 (9 7)  (1045 327)  (1045 327)  routing T_20_20.sp4_v_b_8 <X> T_20_20.sp4_v_t_41
 (10 7)  (1046 327)  (1046 327)  routing T_20_20.sp4_v_b_8 <X> T_20_20.sp4_v_t_41


LogicTile_28_20

 (17 3)  (1473 323)  (1473 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (1457 326)  (1457 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (0 7)  (1456 327)  (1456 327)  routing T_28_20.glb_netwk_5 <X> T_28_20.glb2local_0
 (1 7)  (1457 327)  (1457 327)  routing T_28_20.glb_netwk_5 <X> T_28_20.glb2local_0
 (17 8)  (1473 328)  (1473 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 12)  (1482 332)  (1482 332)  routing T_28_20.lc_trk_g0_4 <X> T_28_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (1484 332)  (1484 332)  routing T_28_20.lc_trk_g2_1 <X> T_28_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 332)  (1485 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 332)  (1488 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 332)  (1489 332)  routing T_28_20.lc_trk_g3_0 <X> T_28_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 332)  (1490 332)  routing T_28_20.lc_trk_g3_0 <X> T_28_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 332)  (1492 332)  LC_6 Logic Functioning bit
 (38 12)  (1494 332)  (1494 332)  LC_6 Logic Functioning bit
 (41 12)  (1497 332)  (1497 332)  LC_6 Logic Functioning bit
 (43 12)  (1499 332)  (1499 332)  LC_6 Logic Functioning bit
 (14 13)  (1470 333)  (1470 333)  routing T_28_20.sp12_v_b_16 <X> T_28_20.lc_trk_g3_0
 (16 13)  (1472 333)  (1472 333)  routing T_28_20.sp12_v_b_16 <X> T_28_20.lc_trk_g3_0
 (17 13)  (1473 333)  (1473 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (29 13)  (1485 333)  (1485 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (1493 333)  (1493 333)  LC_6 Logic Functioning bit
 (39 13)  (1495 333)  (1495 333)  LC_6 Logic Functioning bit
 (41 13)  (1497 333)  (1497 333)  LC_6 Logic Functioning bit
 (43 13)  (1499 333)  (1499 333)  LC_6 Logic Functioning bit
 (52 13)  (1508 333)  (1508 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (19 10)  (511 314)  (511 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (11 12)  (503 316)  (503 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (13 12)  (505 316)  (505 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (12 13)  (504 317)  (504 317)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1


LogicTile_14_19

 (2 4)  (710 308)  (710 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_19

 (11 12)  (773 316)  (773 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (13 12)  (775 316)  (775 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (12 13)  (774 317)  (774 317)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11


LogicTile_17_19

 (8 9)  (882 313)  (882 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7
 (9 9)  (883 313)  (883 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7


LogicTile_19_19

 (9 11)  (991 315)  (991 315)  routing T_19_19.sp4_v_b_11 <X> T_19_19.sp4_v_t_42
 (10 11)  (992 315)  (992 315)  routing T_19_19.sp4_v_b_11 <X> T_19_19.sp4_v_t_42


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 308)  (1731 308)  routing T_33_19.span4_vert_b_13 <X> T_33_19.lc_trk_g0_5
 (7 4)  (1733 308)  (1733 308)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 308)  (1734 308)  routing T_33_19.span4_vert_b_13 <X> T_33_19.lc_trk_g0_5
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g0_5 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (16 14)  (1742 318)  (1742 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_6_18

 (3 1)  (291 289)  (291 289)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_v_b_0
 (3 4)  (291 292)  (291 292)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_h_r_0
 (2 8)  (290 296)  (290 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (4 4)  (442 292)  (442 292)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_3
 (6 4)  (444 292)  (444 292)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_3
 (5 5)  (443 293)  (443 293)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_3


LogicTile_10_18

 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 289)  (517 289)  routing T_10_18.sp4_r_v_b_33 <X> T_10_18.lc_trk_g0_2
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (517 294)  (517 294)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g1_6
 (26 6)  (518 294)  (518 294)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 294)  (522 294)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (38 6)  (530 294)  (530 294)  LC_3 Logic Functioning bit
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (18 7)  (510 295)  (510 295)  routing T_10_18.sp4_r_v_b_29 <X> T_10_18.lc_trk_g1_5
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (2 8)  (494 296)  (494 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (47 8)  (539 296)  (539 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (542 296)  (542 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (543 296)  (543 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (519 297)  (519 297)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (517 298)  (517 298)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g2_6
 (18 11)  (510 299)  (510 299)  routing T_10_18.sp4_r_v_b_37 <X> T_10_18.lc_trk_g2_5
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (515 299)  (515 299)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g2_6
 (24 11)  (516 299)  (516 299)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g2_6
 (25 11)  (517 299)  (517 299)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g2_6
 (2 12)  (494 300)  (494 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (506 300)  (506 300)  routing T_10_18.bnl_op_0 <X> T_10_18.lc_trk_g3_0
 (21 12)  (513 300)  (513 300)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (519 300)  (519 300)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (14 13)  (506 301)  (506 301)  routing T_10_18.bnl_op_0 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (48 13)  (540 301)  (540 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (517 302)  (517 302)  routing T_10_18.sp12_v_b_6 <X> T_10_18.lc_trk_g3_6
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (40 14)  (532 302)  (532 302)  LC_7 Logic Functioning bit
 (41 14)  (533 302)  (533 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (47 14)  (539 302)  (539 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (542 302)  (542 302)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (506 303)  (506 303)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g3_4
 (16 15)  (508 303)  (508 303)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g3_4
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (516 303)  (516 303)  routing T_10_18.sp12_v_b_6 <X> T_10_18.lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.sp12_v_b_6 <X> T_10_18.lc_trk_g3_6
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 303)  (520 303)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit
 (40 15)  (532 303)  (532 303)  LC_7 Logic Functioning bit
 (41 15)  (533 303)  (533 303)  LC_7 Logic Functioning bit
 (42 15)  (534 303)  (534 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (4 0)  (550 288)  (550 288)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_v_b_0
 (6 0)  (552 288)  (552 288)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_v_b_0
 (9 1)  (555 289)  (555 289)  routing T_11_18.sp4_v_t_36 <X> T_11_18.sp4_v_b_1
 (11 2)  (557 290)  (557 290)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_t_39
 (4 4)  (550 292)  (550 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (6 4)  (552 292)  (552 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (11 4)  (557 292)  (557 292)  routing T_11_18.sp4_v_t_39 <X> T_11_18.sp4_v_b_5
 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (12 5)  (558 293)  (558 293)  routing T_11_18.sp4_v_t_39 <X> T_11_18.sp4_v_b_5
 (10 7)  (556 295)  (556 295)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_t_41
 (4 12)  (550 300)  (550 300)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_9
 (13 12)  (559 300)  (559 300)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11
 (5 13)  (551 301)  (551 301)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_9
 (12 13)  (558 301)  (558 301)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11


LogicTile_13_18

 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 288)  (689 288)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_0
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (40 0)  (694 288)  (694 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (46 0)  (700 288)  (700 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (46 1)  (700 289)  (700 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (707 289)  (707 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (21 2)  (675 290)  (675 290)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g0_7
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (21 3)  (675 291)  (675 291)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g0_7
 (4 4)  (658 292)  (658 292)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_3
 (6 4)  (660 292)  (660 292)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_3
 (11 4)  (665 292)  (665 292)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_5
 (13 4)  (667 292)  (667 292)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_5
 (14 4)  (668 292)  (668 292)  routing T_13_18.sp4_v_b_0 <X> T_13_18.lc_trk_g1_0
 (5 5)  (659 293)  (659 293)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_3
 (12 5)  (666 293)  (666 293)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_5
 (16 5)  (670 293)  (670 293)  routing T_13_18.sp4_v_b_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 6)  (675 294)  (675 294)  routing T_13_18.sp12_h_l_4 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.sp12_h_l_4 <X> T_13_18.lc_trk_g1_7
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp12_h_l_4 <X> T_13_18.lc_trk_g1_7
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (46 9)  (700 297)  (700 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (669 298)  (669 298)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g2_5
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (675 299)  (675 299)  routing T_13_18.sp4_r_v_b_39 <X> T_13_18.lc_trk_g2_7
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 299)  (677 299)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g2_6


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (25 0)  (733 288)  (733 288)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g0_2
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g0_2
 (25 1)  (733 289)  (733 289)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g0_2
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (46 2)  (754 290)  (754 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.bot_op_6 <X> T_14_18.lc_trk_g0_6
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (45 3)  (753 291)  (753 291)  LC_1 Logic Functioning bit
 (25 4)  (733 292)  (733 292)  routing T_14_18.bnr_op_2 <X> T_14_18.lc_trk_g1_2
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.bnr_op_2 <X> T_14_18.lc_trk_g1_2
 (15 6)  (723 294)  (723 294)  routing T_14_18.sp4_h_r_13 <X> T_14_18.lc_trk_g1_5
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp4_h_r_13 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.sp4_h_r_13 <X> T_14_18.lc_trk_g1_5
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (723 296)  (723 296)  routing T_14_18.sp4_v_t_28 <X> T_14_18.lc_trk_g2_1
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_v_t_28 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (45 11)  (753 299)  (753 299)  LC_5 Logic Functioning bit
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g3_5
 (0 15)  (708 303)  (708 303)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.bot_op_2 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 290)  (777 290)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g0_5
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (780 292)  (780 292)  routing T_15_18.bnr_op_1 <X> T_15_18.lc_trk_g1_1
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (18 5)  (780 293)  (780 293)  routing T_15_18.bnr_op_1 <X> T_15_18.lc_trk_g1_1
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (45 5)  (807 293)  (807 293)  LC_2 Logic Functioning bit
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (40 6)  (802 294)  (802 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (795 295)  (795 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_3
 (34 7)  (796 295)  (796 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_3
 (35 7)  (797 295)  (797 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (14 8)  (776 296)  (776 296)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (25 8)  (787 296)  (787 296)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g2_2
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.input_2_4
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (45 9)  (807 297)  (807 297)  LC_4 Logic Functioning bit
 (25 10)  (787 298)  (787 298)  routing T_15_18.wire_logic_cluster/lc_6/out <X> T_15_18.lc_trk_g2_6
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.input_2_5
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (14 12)  (776 300)  (776 300)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g3_0
 (25 12)  (787 300)  (787 300)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g3_2
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 300)  (797 300)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_6
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (15 13)  (777 301)  (777 301)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 301)  (795 301)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_6
 (35 13)  (797 301)  (797 301)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_6
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (45 13)  (807 301)  (807 301)  LC_6 Logic Functioning bit
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 302)  (776 302)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g3_4
 (21 14)  (783 302)  (783 302)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g3_7
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (787 302)  (787 302)  routing T_15_18.bnl_op_6 <X> T_15_18.lc_trk_g3_6
 (0 15)  (762 303)  (762 303)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (783 303)  (783 303)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g3_7
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.bnl_op_6 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (8 1)  (824 289)  (824 289)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_v_b_1
 (10 1)  (826 289)  (826 289)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_v_b_1
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (13 4)  (829 292)  (829 292)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_v_b_5
 (12 5)  (828 293)  (828 293)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_v_b_5
 (15 6)  (831 294)  (831 294)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 294)  (834 294)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g1_5
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.bot_op_6 <X> T_16_18.lc_trk_g1_6
 (25 12)  (841 300)  (841 300)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g3_2
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 301)  (839 301)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g3_2
 (24 13)  (840 301)  (840 301)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g3_2
 (25 13)  (841 301)  (841 301)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g3_2
 (10 15)  (826 303)  (826 303)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_v_t_47


LogicTile_17_18

 (8 1)  (882 289)  (882 289)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_b_1
 (9 1)  (883 289)  (883 289)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_b_1
 (10 1)  (884 289)  (884 289)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_b_1
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 289)  (897 289)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g0_2
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (4 4)  (878 292)  (878 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (6 4)  (880 292)  (880 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (0 6)  (874 294)  (874 294)  routing T_17_18.glb_netwk_7 <X> T_17_18.glb2local_0
 (1 6)  (875 294)  (875 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (46 6)  (920 294)  (920 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (922 294)  (922 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (0 7)  (874 295)  (874 295)  routing T_17_18.glb_netwk_7 <X> T_17_18.glb2local_0
 (1 7)  (875 295)  (875 295)  routing T_17_18.glb_netwk_7 <X> T_17_18.glb2local_0
 (30 7)  (904 295)  (904 295)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit


LogicTile_18_18

 (0 0)  (928 288)  (928 288)  Negative Clock bit

 (21 0)  (949 288)  (949 288)  routing T_18_18.wire_logic_cluster/lc_3/out <X> T_18_18.lc_trk_g0_3
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 6)  (943 294)  (943 294)  routing T_18_18.bot_op_5 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (950 294)  (950 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (952 294)  (952 294)  routing T_18_18.bot_op_7 <X> T_18_18.lc_trk_g1_7
 (27 6)  (955 294)  (955 294)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 294)  (958 294)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 294)  (959 294)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 294)  (962 294)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (969 294)  (969 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (45 6)  (973 294)  (973 294)  LC_3 Logic Functioning bit
 (52 6)  (980 294)  (980 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (954 295)  (954 295)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 295)  (959 295)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (968 295)  (968 295)  LC_3 Logic Functioning bit
 (41 7)  (969 295)  (969 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (43 7)  (971 295)  (971 295)  LC_3 Logic Functioning bit
 (44 7)  (972 295)  (972 295)  LC_3 Logic Functioning bit
 (0 14)  (928 302)  (928 302)  routing T_18_18.glb_netwk_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_18

 (3 15)  (985 303)  (985 303)  routing T_19_18.sp12_h_l_22 <X> T_19_18.sp12_v_t_22


LogicTile_20_18

 (11 4)  (1047 292)  (1047 292)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_5
 (13 4)  (1049 292)  (1049 292)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_5
 (12 5)  (1048 293)  (1048 293)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_5


LogicTile_22_18

 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (37 8)  (1181 296)  (1181 296)  LC_4 Logic Functioning bit
 (38 8)  (1182 296)  (1182 296)  LC_4 Logic Functioning bit
 (39 8)  (1183 296)  (1183 296)  LC_4 Logic Functioning bit
 (40 8)  (1184 296)  (1184 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (42 8)  (1186 296)  (1186 296)  LC_4 Logic Functioning bit
 (43 8)  (1187 296)  (1187 296)  LC_4 Logic Functioning bit
 (52 8)  (1196 296)  (1196 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (1180 297)  (1180 297)  LC_4 Logic Functioning bit
 (37 9)  (1181 297)  (1181 297)  LC_4 Logic Functioning bit
 (38 9)  (1182 297)  (1182 297)  LC_4 Logic Functioning bit
 (39 9)  (1183 297)  (1183 297)  LC_4 Logic Functioning bit
 (40 9)  (1184 297)  (1184 297)  LC_4 Logic Functioning bit
 (41 9)  (1185 297)  (1185 297)  LC_4 Logic Functioning bit
 (42 9)  (1186 297)  (1186 297)  LC_4 Logic Functioning bit
 (43 9)  (1187 297)  (1187 297)  LC_4 Logic Functioning bit
 (46 9)  (1190 297)  (1190 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8


LogicTile_26_18

 (8 4)  (1356 292)  (1356 292)  routing T_26_18.sp4_h_l_45 <X> T_26_18.sp4_h_r_4
 (10 4)  (1358 292)  (1358 292)  routing T_26_18.sp4_h_l_45 <X> T_26_18.sp4_h_r_4


LogicTile_30_18

 (9 8)  (1573 296)  (1573 296)  routing T_30_18.sp4_h_l_41 <X> T_30_18.sp4_h_r_7
 (10 8)  (1574 296)  (1574 296)  routing T_30_18.sp4_h_l_41 <X> T_30_18.sp4_h_r_7


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (12 2)  (1738 290)  (1738 290)  routing T_33_18.span4_horz_31 <X> T_33_18.span4_vert_t_13
 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0
 (2 12)  (182 284)  (182 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_17

 (11 14)  (245 286)  (245 286)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_v_t_46
 (13 14)  (247 286)  (247 286)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_v_t_46
 (12 15)  (246 287)  (246 287)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_v_t_46


LogicTile_6_17

 (26 0)  (314 272)  (314 272)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 272)  (321 272)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 272)  (324 272)  LC_0 Logic Functioning bit
 (38 0)  (326 272)  (326 272)  LC_0 Logic Functioning bit
 (46 0)  (334 272)  (334 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (314 273)  (314 273)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 273)  (315 273)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 273)  (316 273)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 273)  (319 273)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (325 273)  (325 273)  LC_0 Logic Functioning bit
 (39 1)  (327 273)  (327 273)  LC_0 Logic Functioning bit
 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0
 (9 8)  (297 280)  (297 280)  routing T_6_17.sp4_v_t_42 <X> T_6_17.sp4_h_r_7
 (21 8)  (309 280)  (309 280)  routing T_6_17.sp12_v_t_0 <X> T_6_17.lc_trk_g2_3
 (22 8)  (310 280)  (310 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (312 280)  (312 280)  routing T_6_17.sp12_v_t_0 <X> T_6_17.lc_trk_g2_3
 (21 9)  (309 281)  (309 281)  routing T_6_17.sp12_v_t_0 <X> T_6_17.lc_trk_g2_3
 (2 12)  (290 284)  (290 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 14)  (310 286)  (310 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (19 15)  (307 287)  (307 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (309 287)  (309 287)  routing T_6_17.sp4_r_v_b_47 <X> T_6_17.lc_trk_g3_7


LogicTile_7_17

 (11 4)  (353 276)  (353 276)  routing T_7_17.sp4_h_l_46 <X> T_7_17.sp4_v_b_5
 (13 4)  (355 276)  (355 276)  routing T_7_17.sp4_h_l_46 <X> T_7_17.sp4_v_b_5
 (12 5)  (354 277)  (354 277)  routing T_7_17.sp4_h_l_46 <X> T_7_17.sp4_v_b_5
 (8 7)  (350 279)  (350 279)  routing T_7_17.sp4_h_r_4 <X> T_7_17.sp4_v_t_41
 (9 7)  (351 279)  (351 279)  routing T_7_17.sp4_h_r_4 <X> T_7_17.sp4_v_t_41


RAM_Tile_8_17

 (3 3)  (399 275)  (399 275)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_l_23
 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (2 8)  (398 280)  (398 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (11 10)  (407 282)  (407 282)  routing T_8_17.sp4_h_r_2 <X> T_8_17.sp4_v_t_45
 (13 10)  (409 282)  (409 282)  routing T_8_17.sp4_h_r_2 <X> T_8_17.sp4_v_t_45
 (12 11)  (408 283)  (408 283)  routing T_8_17.sp4_h_r_2 <X> T_8_17.sp4_v_t_45


LogicTile_9_17

 (21 0)  (459 272)  (459 272)  routing T_9_17.sp4_h_r_11 <X> T_9_17.lc_trk_g0_3
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (461 272)  (461 272)  routing T_9_17.sp4_h_r_11 <X> T_9_17.lc_trk_g0_3
 (24 0)  (462 272)  (462 272)  routing T_9_17.sp4_h_r_11 <X> T_9_17.lc_trk_g0_3
 (26 0)  (464 272)  (464 272)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 272)  (465 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 272)  (471 272)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 273)  (466 273)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 273)  (468 273)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 273)  (472 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_0
 (35 1)  (473 273)  (473 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_0
 (25 2)  (463 274)  (463 274)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g0_6
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 275)  (461 275)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g0_6
 (25 3)  (463 275)  (463 275)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g0_6
 (21 4)  (459 276)  (459 276)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (12 8)  (450 280)  (450 280)  routing T_9_17.sp4_h_l_40 <X> T_9_17.sp4_h_r_8
 (25 8)  (463 280)  (463 280)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g2_2
 (26 8)  (464 280)  (464 280)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 280)  (471 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 280)  (472 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 280)  (473 280)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.input_2_4
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (51 8)  (489 280)  (489 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (451 281)  (451 281)  routing T_9_17.sp4_h_l_40 <X> T_9_17.sp4_h_r_8
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g2_2
 (25 9)  (463 281)  (463 281)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g2_2
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 281)  (466 281)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 281)  (468 281)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 281)  (470 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 281)  (471 281)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.input_2_4
 (14 10)  (452 282)  (452 282)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g2_4
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (50 10)  (488 282)  (488 282)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (490 282)  (490 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (452 283)  (452 283)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g2_4
 (16 11)  (454 283)  (454 283)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (4 12)  (442 284)  (442 284)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_b_9
 (6 12)  (444 284)  (444 284)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_b_9
 (26 12)  (464 284)  (464 284)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 284)  (466 284)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (46 12)  (484 284)  (484 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (488 284)  (488 284)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (443 285)  (443 285)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_b_9
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 285)  (461 285)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g3_2
 (24 13)  (462 285)  (462 285)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g3_2
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (15 14)  (453 286)  (453 286)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (463 286)  (463 286)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g3_6
 (12 15)  (450 287)  (450 287)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_v_t_46
 (15 15)  (453 287)  (453 287)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 287)  (461 287)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g3_6
 (25 15)  (463 287)  (463 287)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g3_6


LogicTile_10_17

 (16 1)  (508 273)  (508 273)  routing T_10_17.sp12_h_r_8 <X> T_10_17.lc_trk_g0_0
 (17 1)  (509 273)  (509 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (15 2)  (507 274)  (507 274)  routing T_10_17.lft_op_5 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 274)  (510 274)  routing T_10_17.lft_op_5 <X> T_10_17.lc_trk_g0_5
 (14 3)  (506 275)  (506 275)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g0_4
 (15 3)  (507 275)  (507 275)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (16 4)  (508 276)  (508 276)  routing T_10_17.sp4_v_b_9 <X> T_10_17.lc_trk_g1_1
 (17 4)  (509 276)  (509 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (510 276)  (510 276)  routing T_10_17.sp4_v_b_9 <X> T_10_17.lc_trk_g1_1
 (18 5)  (510 277)  (510 277)  routing T_10_17.sp4_v_b_9 <X> T_10_17.lc_trk_g1_1
 (15 6)  (507 278)  (507 278)  routing T_10_17.sp4_h_r_21 <X> T_10_17.lc_trk_g1_5
 (16 6)  (508 278)  (508 278)  routing T_10_17.sp4_h_r_21 <X> T_10_17.lc_trk_g1_5
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 278)  (510 278)  routing T_10_17.sp4_h_r_21 <X> T_10_17.lc_trk_g1_5
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 278)  (516 278)  routing T_10_17.bot_op_7 <X> T_10_17.lc_trk_g1_7
 (26 6)  (518 278)  (518 278)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp12_h_r_12 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (510 279)  (510 279)  routing T_10_17.sp4_h_r_21 <X> T_10_17.lc_trk_g1_5
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (40 8)  (532 280)  (532 280)  LC_4 Logic Functioning bit
 (8 9)  (500 281)  (500 281)  routing T_10_17.sp4_h_l_42 <X> T_10_17.sp4_v_b_7
 (9 9)  (501 281)  (501 281)  routing T_10_17.sp4_h_l_42 <X> T_10_17.sp4_v_b_7
 (27 9)  (519 281)  (519 281)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (526 281)  (526 281)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.input_2_4
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (40 9)  (532 281)  (532 281)  LC_4 Logic Functioning bit
 (41 9)  (533 281)  (533 281)  LC_4 Logic Functioning bit
 (14 10)  (506 282)  (506 282)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g2_4
 (19 10)  (511 282)  (511 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 282)  (522 282)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 282)  (526 282)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (39 10)  (531 282)  (531 282)  LC_5 Logic Functioning bit
 (40 10)  (532 282)  (532 282)  LC_5 Logic Functioning bit
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (43 10)  (535 282)  (535 282)  LC_5 Logic Functioning bit
 (46 10)  (538 282)  (538 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (542 282)  (542 282)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (506 283)  (506 283)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g2_4
 (15 11)  (507 283)  (507 283)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g2_4
 (16 11)  (508 283)  (508 283)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (518 283)  (518 283)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 283)  (523 283)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (38 11)  (530 283)  (530 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (40 11)  (532 283)  (532 283)  LC_5 Logic Functioning bit
 (41 11)  (533 283)  (533 283)  LC_5 Logic Functioning bit
 (42 11)  (534 283)  (534 283)  LC_5 Logic Functioning bit
 (43 11)  (535 283)  (535 283)  LC_5 Logic Functioning bit
 (10 12)  (502 284)  (502 284)  routing T_10_17.sp4_v_t_40 <X> T_10_17.sp4_h_r_10
 (21 12)  (513 284)  (513 284)  routing T_10_17.sp4_v_t_22 <X> T_10_17.lc_trk_g3_3
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 284)  (515 284)  routing T_10_17.sp4_v_t_22 <X> T_10_17.lc_trk_g3_3
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 284)  (527 284)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_6
 (52 12)  (544 284)  (544 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (506 285)  (506 285)  routing T_10_17.sp4_r_v_b_40 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (513 285)  (513 285)  routing T_10_17.sp4_v_t_22 <X> T_10_17.lc_trk_g3_3
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (525 285)  (525 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_6
 (34 13)  (526 285)  (526 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_6
 (35 13)  (527 285)  (527 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_6
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g3_7
 (24 14)  (516 286)  (516 286)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g3_7
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (40 14)  (532 286)  (532 286)  LC_7 Logic Functioning bit
 (42 14)  (534 286)  (534 286)  LC_7 Logic Functioning bit
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (519 287)  (519 287)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 287)  (520 287)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (46 15)  (538 287)  (538 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_17

 (11 0)  (557 272)  (557 272)  routing T_11_17.sp4_h_r_9 <X> T_11_17.sp4_v_b_2
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 272)  (581 272)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.input_2_0
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.input_2_0
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (4 2)  (550 274)  (550 274)  routing T_11_17.sp4_v_b_4 <X> T_11_17.sp4_v_t_37
 (6 2)  (552 274)  (552 274)  routing T_11_17.sp4_v_b_4 <X> T_11_17.sp4_v_t_37
 (14 2)  (560 274)  (560 274)  routing T_11_17.sp4_v_t_1 <X> T_11_17.lc_trk_g0_4
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (569 274)  (569 274)  routing T_11_17.sp12_h_l_12 <X> T_11_17.lc_trk_g0_7
 (14 3)  (560 275)  (560 275)  routing T_11_17.sp4_v_t_1 <X> T_11_17.lc_trk_g0_4
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp4_v_t_1 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (12 6)  (558 278)  (558 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_h_l_40
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (569 278)  (569 278)  routing T_11_17.sp12_h_r_23 <X> T_11_17.lc_trk_g1_7
 (21 7)  (567 279)  (567 279)  routing T_11_17.sp12_h_r_23 <X> T_11_17.lc_trk_g1_7
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 280)  (569 280)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (24 8)  (570 280)  (570 280)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (8 9)  (554 281)  (554 281)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_b_7
 (21 9)  (567 281)  (567 281)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (4 12)  (550 284)  (550 284)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_b_9
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (48 12)  (594 284)  (594 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (596 284)  (596 284)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (551 285)  (551 285)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_b_9
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (15 14)  (561 286)  (561 286)  routing T_11_17.sp4_v_t_32 <X> T_11_17.lc_trk_g3_5
 (16 14)  (562 286)  (562 286)  routing T_11_17.sp4_v_t_32 <X> T_11_17.lc_trk_g3_5
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_12_17

 (14 0)  (614 272)  (614 272)  routing T_12_17.lft_op_0 <X> T_12_17.lc_trk_g0_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.lft_op_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (48 2)  (648 274)  (648 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (2 4)  (602 276)  (602 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp12_h_r_16 <X> T_12_17.lc_trk_g1_0
 (16 5)  (616 277)  (616 277)  routing T_12_17.sp12_h_r_16 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 6)  (621 278)  (621 278)  routing T_12_17.sp4_v_b_7 <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (623 278)  (623 278)  routing T_12_17.sp4_v_b_7 <X> T_12_17.lc_trk_g1_7
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (48 6)  (648 278)  (648 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (634 279)  (634 279)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.input_2_3
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (2 8)  (602 280)  (602 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (625 280)  (625 280)  routing T_12_17.sp4_h_r_34 <X> T_12_17.lc_trk_g2_2
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_h_r_34 <X> T_12_17.lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.sp4_h_r_34 <X> T_12_17.lc_trk_g2_2
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (16 12)  (616 284)  (616 284)  routing T_12_17.sp4_v_t_12 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.sp4_v_t_12 <X> T_12_17.lc_trk_g3_1
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (621 285)  (621 285)  routing T_12_17.sp4_r_v_b_43 <X> T_12_17.lc_trk_g3_3
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 286)  (635 286)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_7
 (40 14)  (640 286)  (640 286)  LC_7 Logic Functioning bit
 (48 14)  (648 286)  (648 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (28 15)  (628 287)  (628 287)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (633 287)  (633 287)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_7
 (34 15)  (634 287)  (634 287)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_7


LogicTile_13_17

 (3 1)  (657 273)  (657 273)  routing T_13_17.sp12_h_l_23 <X> T_13_17.sp12_v_b_0
 (10 5)  (664 277)  (664 277)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_b_4
 (3 13)  (657 285)  (657 285)  routing T_13_17.sp12_h_l_22 <X> T_13_17.sp12_h_r_1
 (12 14)  (666 286)  (666 286)  routing T_13_17.sp4_v_b_11 <X> T_13_17.sp4_h_l_46
 (13 14)  (667 286)  (667 286)  routing T_13_17.sp4_v_b_11 <X> T_13_17.sp4_v_t_46


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 274)  (723 274)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.lc_trk_g0_4
 (16 3)  (724 275)  (724 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (726 275)  (726 275)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g0_5
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (15 4)  (723 276)  (723 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (45 5)  (753 277)  (753 277)  LC_2 Logic Functioning bit
 (21 6)  (729 278)  (729 278)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (8 7)  (716 279)  (716 279)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_t_41
 (9 7)  (717 279)  (717 279)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_t_41
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (733 280)  (733 280)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g2_2
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp4_r_v_b_35 <X> T_14_17.lc_trk_g2_3
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (0 10)  (708 282)  (708 282)  routing T_14_17.glb_netwk_7 <X> T_14_17.glb2local_2
 (1 10)  (709 282)  (709 282)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_7 glb2local_2
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g2_5
 (21 10)  (729 282)  (729 282)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g2_7
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 282)  (743 282)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_5
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (40 10)  (748 282)  (748 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (0 11)  (708 283)  (708 283)  routing T_14_17.glb_netwk_7 <X> T_14_17.glb2local_2
 (1 11)  (709 283)  (709 283)  routing T_14_17.glb_netwk_7 <X> T_14_17.glb2local_2
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_v_t_33 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_v_t_33 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (741 283)  (741 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_5
 (34 11)  (742 283)  (742 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_5
 (35 11)  (743 283)  (743 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_5
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (2 12)  (710 284)  (710 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.tnr_op_3 <X> T_14_17.lc_trk_g3_3
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (40 12)  (748 284)  (748 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 286)  (733 286)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g3_6
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 287)  (732 287)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g3_6
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (45 15)  (753 287)  (753 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.top_op_6 <X> T_15_17.lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.top_op_6 <X> T_15_17.lc_trk_g0_6
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (46 4)  (808 276)  (808 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 277)  (795 277)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_2
 (34 5)  (796 277)  (796 277)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_2
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g1_5
 (21 6)  (783 278)  (783 278)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g1_7
 (14 7)  (776 279)  (776 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (15 7)  (777 279)  (777 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (15 8)  (777 280)  (777 280)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 280)  (780 280)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g2_1
 (15 10)  (777 282)  (777 282)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (787 282)  (787 282)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g2_6
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (802 282)  (802 282)  LC_5 Logic Functioning bit
 (18 11)  (780 283)  (780 283)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g2_5
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g2_6
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.input_2_5
 (35 11)  (797 283)  (797 283)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.input_2_5
 (15 12)  (777 284)  (777 284)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 284)  (802 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (18 13)  (780 285)  (780 285)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g3_1
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1


LogicTile_16_17

 (0 0)  (816 272)  (816 272)  Negative Clock bit

 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.sp4_v_t_1 <X> T_16_17.lc_trk_g0_4
 (21 2)  (837 274)  (837 274)  routing T_16_17.lft_op_7 <X> T_16_17.lc_trk_g0_7
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 274)  (840 274)  routing T_16_17.lft_op_7 <X> T_16_17.lc_trk_g0_7
 (26 2)  (842 274)  (842 274)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (14 3)  (830 275)  (830 275)  routing T_16_17.sp4_v_t_1 <X> T_16_17.lc_trk_g0_4
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp4_v_t_1 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 275)  (844 275)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (41 3)  (857 275)  (857 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (45 3)  (861 275)  (861 275)  LC_1 Logic Functioning bit
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (837 279)  (837 279)  routing T_16_17.sp4_r_v_b_31 <X> T_16_17.lc_trk_g1_7
 (0 10)  (816 282)  (816 282)  routing T_16_17.glb_netwk_7 <X> T_16_17.glb2local_2
 (1 10)  (817 282)  (817 282)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_7 glb2local_2
 (0 11)  (816 283)  (816 283)  routing T_16_17.glb_netwk_7 <X> T_16_17.glb2local_2
 (1 11)  (817 283)  (817 283)  routing T_16_17.glb_netwk_7 <X> T_16_17.glb2local_2
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g3_1
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 284)  (846 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.input_2_6
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (40 12)  (856 284)  (856 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (46 12)  (862 284)  (862 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.input_2_6
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (40 13)  (856 285)  (856 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (45 13)  (861 285)  (861 285)  LC_6 Logic Functioning bit
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (841 286)  (841 286)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g3_6
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_17

 (0 0)  (874 272)  (874 272)  Negative Clock bit

 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (888 278)  (888 278)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g1_4
 (15 7)  (889 279)  (889 279)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g1_4
 (16 7)  (890 279)  (890 279)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 279)  (897 279)  routing T_17_17.sp4_h_r_6 <X> T_17_17.lc_trk_g1_6
 (24 7)  (898 279)  (898 279)  routing T_17_17.sp4_h_r_6 <X> T_17_17.lc_trk_g1_6
 (25 7)  (899 279)  (899 279)  routing T_17_17.sp4_h_r_6 <X> T_17_17.lc_trk_g1_6
 (25 8)  (899 280)  (899 280)  routing T_17_17.rgt_op_2 <X> T_17_17.lc_trk_g2_2
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 281)  (898 281)  routing T_17_17.rgt_op_2 <X> T_17_17.lc_trk_g2_2
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (51 12)  (925 284)  (925 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 285)  (907 285)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.input_2_6
 (35 13)  (909 285)  (909 285)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.input_2_6
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_17

 (25 0)  (953 272)  (953 272)  routing T_18_17.bnr_op_2 <X> T_18_17.lc_trk_g0_2
 (14 1)  (942 273)  (942 273)  routing T_18_17.sp4_r_v_b_35 <X> T_18_17.lc_trk_g0_0
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (950 273)  (950 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 273)  (953 273)  routing T_18_17.bnr_op_2 <X> T_18_17.lc_trk_g0_2
 (25 4)  (953 276)  (953 276)  routing T_18_17.bnr_op_2 <X> T_18_17.lc_trk_g1_2
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (37 4)  (965 276)  (965 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (40 4)  (968 276)  (968 276)  LC_2 Logic Functioning bit
 (42 4)  (970 276)  (970 276)  LC_2 Logic Functioning bit
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 277)  (953 277)  routing T_18_17.bnr_op_2 <X> T_18_17.lc_trk_g1_2
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (38 5)  (966 277)  (966 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (41 5)  (969 277)  (969 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 280)  (952 280)  routing T_18_17.tnl_op_3 <X> T_18_17.lc_trk_g2_3
 (21 9)  (949 281)  (949 281)  routing T_18_17.tnl_op_3 <X> T_18_17.lc_trk_g2_3
 (21 10)  (949 282)  (949 282)  routing T_18_17.rgt_op_7 <X> T_18_17.lc_trk_g2_7
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.rgt_op_7 <X> T_18_17.lc_trk_g2_7
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 282)  (961 282)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 282)  (963 282)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.input_2_5
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 283)  (958 283)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 283)  (960 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (961 283)  (961 283)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.input_2_5
 (35 11)  (963 283)  (963 283)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.input_2_5
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (21 12)  (949 284)  (949 284)  routing T_18_17.rgt_op_3 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.rgt_op_3 <X> T_18_17.lc_trk_g3_3
 (25 12)  (953 284)  (953 284)  routing T_18_17.rgt_op_2 <X> T_18_17.lc_trk_g3_2
 (28 12)  (956 284)  (956 284)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (39 12)  (967 284)  (967 284)  LC_6 Logic Functioning bit
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 285)  (952 285)  routing T_18_17.rgt_op_2 <X> T_18_17.lc_trk_g3_2
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 285)  (955 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 285)  (958 285)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (38 13)  (966 285)  (966 285)  LC_6 Logic Functioning bit
 (39 13)  (967 285)  (967 285)  LC_6 Logic Functioning bit
 (40 13)  (968 285)  (968 285)  LC_6 Logic Functioning bit
 (41 13)  (969 285)  (969 285)  LC_6 Logic Functioning bit
 (42 13)  (970 285)  (970 285)  LC_6 Logic Functioning bit
 (43 13)  (971 285)  (971 285)  LC_6 Logic Functioning bit
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (969 286)  (969 286)  LC_7 Logic Functioning bit
 (50 14)  (978 286)  (978 286)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (954 287)  (954 287)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 287)  (959 287)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_7/in_3


LogicTile_19_17

 (0 0)  (982 272)  (982 272)  Negative Clock bit

 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.bot_op_2 <X> T_19_17.lc_trk_g0_2
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 276)  (1012 276)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 276)  (1015 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (42 4)  (1024 276)  (1024 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (26 5)  (1008 277)  (1008 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 277)  (1009 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 277)  (1017 277)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.input_2_2
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (42 5)  (1024 277)  (1024 277)  LC_2 Logic Functioning bit
 (43 5)  (1025 277)  (1025 277)  LC_2 Logic Functioning bit
 (47 5)  (1029 277)  (1029 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 278)  (1017 278)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_3
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (39 6)  (1021 278)  (1021 278)  LC_3 Logic Functioning bit
 (43 6)  (1025 278)  (1025 278)  LC_3 Logic Functioning bit
 (45 6)  (1027 278)  (1027 278)  LC_3 Logic Functioning bit
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 279)  (1009 279)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 279)  (1015 279)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_3
 (35 7)  (1017 279)  (1017 279)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_3
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (38 7)  (1020 279)  (1020 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (21 10)  (1003 282)  (1003 282)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g2_7
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 12)  (1007 284)  (1007 284)  routing T_19_17.wire_logic_cluster/lc_2/out <X> T_19_17.lc_trk_g3_2
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 286)  (1017 286)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_7
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (38 14)  (1020 286)  (1020 286)  LC_7 Logic Functioning bit
 (41 14)  (1023 286)  (1023 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (46 14)  (1028 286)  (1028 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 287)  (1009 287)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1015 287)  (1015 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_7
 (35 15)  (1017 287)  (1017 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_7
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit
 (43 15)  (1025 287)  (1025 287)  LC_7 Logic Functioning bit


RAM_Tile_25_17

 (3 15)  (1309 287)  (1309 287)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_v_t_22


LogicTile_31_17

 (3 4)  (1621 276)  (1621 276)  routing T_31_17.sp12_v_t_23 <X> T_31_17.sp12_h_r_0
 (19 13)  (1637 285)  (1637 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (13 1)  (1739 273)  (1739 273)  routing T_33_17.span4_horz_25 <X> T_33_17.span4_vert_b_0
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (17 9)  (0 265)  (0 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_t_23 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (2 0)  (182 256)  (182 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_6_16

 (2 4)  (290 260)  (290 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 5)  (291 261)  (291 261)  routing T_6_16.sp12_h_l_23 <X> T_6_16.sp12_h_r_0
 (3 6)  (291 262)  (291 262)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_v_t_23


LogicTile_7_16

 (10 15)  (352 271)  (352 271)  routing T_7_16.sp4_h_l_40 <X> T_7_16.sp4_v_t_47


RAM_Tile_8_16

 (2 4)  (398 260)  (398 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 15)  (415 271)  (415 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_16

 (13 1)  (451 257)  (451 257)  routing T_9_16.sp4_v_t_44 <X> T_9_16.sp4_h_r_2
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 257)  (461 257)  routing T_9_16.sp4_h_r_2 <X> T_9_16.lc_trk_g0_2
 (24 1)  (462 257)  (462 257)  routing T_9_16.sp4_h_r_2 <X> T_9_16.lc_trk_g0_2
 (25 1)  (463 257)  (463 257)  routing T_9_16.sp4_h_r_2 <X> T_9_16.lc_trk_g0_2
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 261)  (469 261)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (39 5)  (477 261)  (477 261)  LC_2 Logic Functioning bit
 (21 8)  (459 264)  (459 264)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g2_3
 (22 8)  (460 264)  (460 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 264)  (461 264)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g2_3
 (8 11)  (446 267)  (446 267)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_v_t_42


LogicTile_10_16

 (16 0)  (508 256)  (508 256)  routing T_10_16.sp4_v_b_1 <X> T_10_16.lc_trk_g0_1
 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (510 256)  (510 256)  routing T_10_16.sp4_v_b_1 <X> T_10_16.lc_trk_g0_1
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 256)  (522 256)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 256)  (527 256)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.input_2_0
 (42 0)  (534 256)  (534 256)  LC_0 Logic Functioning bit
 (8 1)  (500 257)  (500 257)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_v_b_1
 (10 1)  (502 257)  (502 257)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_v_b_1
 (16 1)  (508 257)  (508 257)  routing T_10_16.sp12_h_r_8 <X> T_10_16.lc_trk_g0_0
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 257)  (523 257)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (46 2)  (538 258)  (538 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (542 258)  (542 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (507 259)  (507 259)  routing T_10_16.bot_op_4 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 259)  (522 259)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (16 4)  (508 260)  (508 260)  routing T_10_16.sp4_v_b_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (510 260)  (510 260)  routing T_10_16.sp4_v_b_1 <X> T_10_16.lc_trk_g1_1
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (25 4)  (517 260)  (517 260)  routing T_10_16.lft_op_2 <X> T_10_16.lc_trk_g1_2
 (27 4)  (519 260)  (519 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (46 4)  (538 260)  (538 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (506 261)  (506 261)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g1_0
 (16 5)  (508 261)  (508 261)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g1_0
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (513 261)  (513 261)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (22 5)  (514 261)  (514 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (516 261)  (516 261)  routing T_10_16.lft_op_2 <X> T_10_16.lc_trk_g1_2
 (27 5)  (519 261)  (519 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 261)  (524 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (526 261)  (526 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.input_2_2
 (35 5)  (527 261)  (527 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.input_2_2
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (532 264)  (532 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (14 9)  (506 265)  (506 265)  routing T_10_16.tnl_op_0 <X> T_10_16.lc_trk_g2_0
 (15 9)  (507 265)  (507 265)  routing T_10_16.tnl_op_0 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (53 9)  (545 265)  (545 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (506 266)  (506 266)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g2_4
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 266)  (522 266)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (46 10)  (538 266)  (538 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (542 266)  (542 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (506 267)  (506 267)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g2_4
 (16 11)  (508 267)  (508 267)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 267)  (515 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (26 11)  (518 267)  (518 267)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 267)  (520 267)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (52 11)  (544 267)  (544 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (519 268)  (519 268)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 268)  (525 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (18 13)  (510 269)  (510 269)  routing T_10_16.sp4_r_v_b_41 <X> T_10_16.lc_trk_g3_1
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (46 13)  (538 269)  (538 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (520 270)  (520 270)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 270)  (523 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 270)  (525 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (47 14)  (539 270)  (539 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (518 271)  (518 271)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 271)  (519 271)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 271)  (524 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (526 271)  (526 271)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.input_2_7


LogicTile_11_16

 (6 0)  (552 256)  (552 256)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_v_b_0
 (5 1)  (551 257)  (551 257)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_v_b_0
 (9 1)  (555 257)  (555 257)  routing T_11_16.sp4_v_t_40 <X> T_11_16.sp4_v_b_1
 (10 1)  (556 257)  (556 257)  routing T_11_16.sp4_v_t_40 <X> T_11_16.sp4_v_b_1
 (21 2)  (567 258)  (567 258)  routing T_11_16.sp4_v_b_15 <X> T_11_16.lc_trk_g0_7
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 258)  (569 258)  routing T_11_16.sp4_v_b_15 <X> T_11_16.lc_trk_g0_7
 (26 2)  (572 258)  (572 258)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 258)  (581 258)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.input_2_1
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (21 3)  (567 259)  (567 259)  routing T_11_16.sp4_v_b_15 <X> T_11_16.lc_trk_g0_7
 (26 3)  (572 259)  (572 259)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 259)  (578 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 259)  (580 259)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.input_2_1
 (35 3)  (581 259)  (581 259)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.input_2_1
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (569 260)  (569 260)  routing T_11_16.sp12_h_r_11 <X> T_11_16.lc_trk_g1_3
 (26 4)  (572 260)  (572 260)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (9 5)  (555 261)  (555 261)  routing T_11_16.sp4_v_t_45 <X> T_11_16.sp4_v_b_4
 (10 5)  (556 261)  (556 261)  routing T_11_16.sp4_v_t_45 <X> T_11_16.sp4_v_b_4
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 261)  (579 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.input_2_2
 (34 5)  (580 261)  (580 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.input_2_2
 (41 5)  (587 261)  (587 261)  LC_2 Logic Functioning bit
 (25 6)  (571 262)  (571 262)  routing T_11_16.lft_op_6 <X> T_11_16.lc_trk_g1_6
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 263)  (561 263)  routing T_11_16.sp4_v_t_9 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp4_v_t_9 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (568 263)  (568 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 263)  (570 263)  routing T_11_16.lft_op_6 <X> T_11_16.lc_trk_g1_6
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (52 7)  (598 263)  (598 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (39 8)  (585 264)  (585 264)  LC_4 Logic Functioning bit
 (8 9)  (554 265)  (554 265)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_7
 (9 9)  (555 265)  (555 265)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_7
 (26 9)  (572 265)  (572 265)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 265)  (573 265)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 265)  (574 265)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (48 9)  (594 265)  (594 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (11 10)  (557 266)  (557 266)  routing T_11_16.sp4_h_l_38 <X> T_11_16.sp4_v_t_45
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 11)  (560 267)  (560 267)  routing T_11_16.sp4_r_v_b_36 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 12)  (562 268)  (562 268)  routing T_11_16.sp4_v_t_12 <X> T_11_16.lc_trk_g3_1
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.sp4_v_t_12 <X> T_11_16.lc_trk_g3_1
 (21 12)  (567 268)  (567 268)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g3_3
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g3_3
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (570 270)  (570 270)  routing T_11_16.tnl_op_7 <X> T_11_16.lc_trk_g3_7
 (21 15)  (567 271)  (567 271)  routing T_11_16.tnl_op_7 <X> T_11_16.lc_trk_g3_7


LogicTile_12_16

 (13 0)  (613 256)  (613 256)  routing T_12_16.sp4_h_l_39 <X> T_12_16.sp4_v_b_2
 (12 1)  (612 257)  (612 257)  routing T_12_16.sp4_h_l_39 <X> T_12_16.sp4_v_b_2
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (3 3)  (603 259)  (603 259)  routing T_12_16.sp12_v_b_0 <X> T_12_16.sp12_h_l_23
 (18 3)  (618 259)  (618 259)  routing T_12_16.sp4_r_v_b_29 <X> T_12_16.lc_trk_g0_5
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g1_5
 (26 6)  (626 262)  (626 262)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 262)  (630 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 262)  (635 262)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (18 7)  (618 263)  (618 263)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g1_5
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 263)  (633 263)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_3
 (34 7)  (634 263)  (634 263)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_3
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (48 7)  (648 263)  (648 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 10)  (614 266)  (614 266)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 266)  (635 266)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_5
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 267)  (632 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (633 267)  (633 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_5
 (34 11)  (634 267)  (634 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_5
 (48 11)  (648 267)  (648 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 14)  (614 270)  (614 270)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g3_4
 (15 15)  (615 271)  (615 271)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g3_4
 (16 15)  (616 271)  (616 271)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (14 0)  (668 256)  (668 256)  routing T_13_16.sp4_v_b_8 <X> T_13_16.lc_trk_g0_0
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g0_1
 (8 1)  (662 257)  (662 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (9 1)  (663 257)  (663 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (10 1)  (664 257)  (664 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (14 1)  (668 257)  (668 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.lc_trk_g0_0
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 258)  (689 258)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.input_2_1
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (47 2)  (701 258)  (701 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (654 259)  (654 259)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.input_2_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (4 4)  (658 260)  (658 260)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_3
 (6 4)  (660 260)  (660 260)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_3
 (5 5)  (659 261)  (659 261)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_3
 (8 9)  (662 265)  (662 265)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_v_b_7
 (9 9)  (663 265)  (663 265)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_v_b_7
 (10 9)  (664 265)  (664 265)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_v_b_7
 (6 10)  (660 266)  (660 266)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_v_t_43
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (18 11)  (672 267)  (672 267)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_16

 (13 13)  (721 269)  (721 269)  routing T_14_16.sp4_v_t_43 <X> T_14_16.sp4_h_r_11


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (21 0)  (783 256)  (783 256)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 256)  (787 256)  routing T_15_16.sp12_h_r_2 <X> T_15_16.lc_trk_g0_2
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.sp12_h_r_2 <X> T_15_16.lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.sp12_h_r_2 <X> T_15_16.lc_trk_g0_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 262)  (797 262)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.input_2_3
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (785 263)  (785 263)  routing T_15_16.sp12_h_r_14 <X> T_15_16.lc_trk_g1_6
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.input_2_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (15 12)  (777 268)  (777 268)  routing T_15_16.sp4_h_r_33 <X> T_15_16.lc_trk_g3_1
 (16 12)  (778 268)  (778 268)  routing T_15_16.sp4_h_r_33 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.sp4_h_r_33 <X> T_15_16.lc_trk_g3_1
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 268)  (802 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.tnl_op_2 <X> T_15_16.lc_trk_g3_2
 (25 13)  (787 269)  (787 269)  routing T_15_16.tnl_op_2 <X> T_15_16.lc_trk_g3_2
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (14 14)  (776 270)  (776 270)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g3_4
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (50 14)  (812 270)  (812 270)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (777 271)  (777 271)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 271)  (789 271)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_7/in_3


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (21 0)  (837 256)  (837 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (25 0)  (841 256)  (841 256)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g0_2
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 258)  (831 258)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 258)  (834 258)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g0_5
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 258)  (840 258)  routing T_16_16.bot_op_7 <X> T_16_16.lc_trk_g0_7
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 259)  (841 259)  routing T_16_16.sp4_r_v_b_30 <X> T_16_16.lc_trk_g0_6
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (40 4)  (856 260)  (856 260)  LC_2 Logic Functioning bit
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (46 4)  (862 260)  (862 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 261)  (851 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.input_2_2
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (14 6)  (830 262)  (830 262)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g1_4
 (21 6)  (837 262)  (837 262)  routing T_16_16.lft_op_7 <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 262)  (840 262)  routing T_16_16.lft_op_7 <X> T_16_16.lc_trk_g1_7
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (849 265)  (849 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_4
 (34 9)  (850 265)  (850 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_4
 (35 9)  (851 265)  (851 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_4
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (47 10)  (863 266)  (863 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 267)  (851 267)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (40 11)  (856 267)  (856 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (44 11)  (860 267)  (860 267)  LC_5 Logic Functioning bit
 (21 12)  (837 268)  (837 268)  routing T_16_16.sp4_h_r_35 <X> T_16_16.lc_trk_g3_3
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp4_h_r_35 <X> T_16_16.lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.sp4_h_r_35 <X> T_16_16.lc_trk_g3_3
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 270)  (834 270)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g3_5


LogicTile_17_16

 (21 0)  (895 256)  (895 256)  routing T_17_16.bnr_op_3 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (15 1)  (889 257)  (889 257)  routing T_17_16.bot_op_0 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (895 257)  (895 257)  routing T_17_16.bnr_op_3 <X> T_17_16.lc_trk_g0_3
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_5 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (895 258)  (895 258)  routing T_17_16.bnr_op_7 <X> T_17_16.lc_trk_g0_7
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (899 258)  (899 258)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g0_6
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_5 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (21 3)  (895 259)  (895 259)  routing T_17_16.bnr_op_7 <X> T_17_16.lc_trk_g0_7
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g0_6
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 260)  (892 260)  routing T_17_16.bnr_op_1 <X> T_17_16.lc_trk_g1_1
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.bot_op_3 <X> T_17_16.lc_trk_g1_3
 (18 5)  (892 261)  (892 261)  routing T_17_16.bnr_op_1 <X> T_17_16.lc_trk_g1_1
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 261)  (898 261)  routing T_17_16.bot_op_2 <X> T_17_16.lc_trk_g1_2
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.bnr_op_5 <X> T_17_16.lc_trk_g1_5
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 262)  (898 262)  routing T_17_16.bot_op_7 <X> T_17_16.lc_trk_g1_7
 (18 7)  (892 263)  (892 263)  routing T_17_16.bnr_op_5 <X> T_17_16.lc_trk_g1_5
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 264)  (909 264)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_4
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 265)  (904 265)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (908 265)  (908 265)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_4
 (41 9)  (915 265)  (915 265)  LC_4 Logic Functioning bit
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 266)  (914 266)  LC_5 Logic Functioning bit
 (42 10)  (916 266)  (916 266)  LC_5 Logic Functioning bit
 (40 11)  (914 267)  (914 267)  LC_5 Logic Functioning bit
 (42 11)  (916 267)  (916 267)  LC_5 Logic Functioning bit
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (50 12)  (924 268)  (924 268)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (5 14)  (879 270)  (879 270)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_h_l_44
 (21 14)  (895 270)  (895 270)  routing T_17_16.wire_logic_cluster/lc_7/out <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 270)  (904 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (41 14)  (915 270)  (915 270)  LC_7 Logic Functioning bit
 (45 14)  (919 270)  (919 270)  LC_7 Logic Functioning bit
 (50 14)  (924 270)  (924 270)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (880 271)  (880 271)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_h_l_44
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit
 (41 15)  (915 271)  (915 271)  LC_7 Logic Functioning bit
 (46 15)  (920 271)  (920 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_16

 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (40 0)  (968 256)  (968 256)  LC_0 Logic Functioning bit
 (42 0)  (970 256)  (970 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (41 1)  (969 257)  (969 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_5 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (943 258)  (943 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 258)  (946 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (22 2)  (950 258)  (950 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 258)  (952 258)  routing T_18_16.bot_op_7 <X> T_18_16.lc_trk_g0_7
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_5 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (951 259)  (951 259)  routing T_18_16.sp12_h_l_21 <X> T_18_16.lc_trk_g0_6
 (25 3)  (953 259)  (953 259)  routing T_18_16.sp12_h_l_21 <X> T_18_16.lc_trk_g0_6
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 260)  (952 260)  routing T_18_16.bot_op_3 <X> T_18_16.lc_trk_g1_3
 (15 6)  (943 262)  (943 262)  routing T_18_16.bot_op_5 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (949 262)  (949 262)  routing T_18_16.wire_logic_cluster/lc_7/out <X> T_18_16.lc_trk_g1_7
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.bot_op_6 <X> T_18_16.lc_trk_g1_6
 (14 8)  (942 264)  (942 264)  routing T_18_16.wire_logic_cluster/lc_0/out <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 10)  (949 266)  (949 266)  routing T_18_16.bnl_op_7 <X> T_18_16.lc_trk_g2_7
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 266)  (963 266)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.input_2_5
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (21 11)  (949 267)  (949 267)  routing T_18_16.bnl_op_7 <X> T_18_16.lc_trk_g2_7
 (26 11)  (954 267)  (954 267)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 267)  (960 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (962 267)  (962 267)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.input_2_5
 (35 11)  (963 267)  (963 267)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.input_2_5
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (50 12)  (978 268)  (978 268)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 269)  (955 269)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (26 14)  (954 270)  (954 270)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 270)  (957 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 270)  (958 270)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 270)  (959 270)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 270)  (962 270)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (966 270)  (966 270)  LC_7 Logic Functioning bit
 (39 14)  (967 270)  (967 270)  LC_7 Logic Functioning bit
 (45 14)  (973 270)  (973 270)  LC_7 Logic Functioning bit
 (50 14)  (978 270)  (978 270)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (954 271)  (954 271)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 271)  (958 271)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 271)  (959 271)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 271)  (964 271)  LC_7 Logic Functioning bit
 (38 15)  (966 271)  (966 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (43 15)  (971 271)  (971 271)  LC_7 Logic Functioning bit
 (46 15)  (974 271)  (974 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (979 271)  (979 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_16

 (0 0)  (982 256)  (982 256)  Negative Clock bit

 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1006 258)  (1006 258)  routing T_19_16.bot_op_7 <X> T_19_16.lc_trk_g0_7
 (26 2)  (1008 258)  (1008 258)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 258)  (1009 258)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 258)  (1010 258)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 258)  (1016 258)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (1020 258)  (1020 258)  LC_1 Logic Functioning bit
 (41 2)  (1023 258)  (1023 258)  LC_1 Logic Functioning bit
 (45 2)  (1027 258)  (1027 258)  LC_1 Logic Functioning bit
 (47 2)  (1029 258)  (1029 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (1008 259)  (1008 259)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 259)  (1014 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1016 259)  (1016 259)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.input_2_1
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (38 3)  (1020 259)  (1020 259)  LC_1 Logic Functioning bit
 (39 3)  (1021 259)  (1021 259)  LC_1 Logic Functioning bit
 (41 3)  (1023 259)  (1023 259)  LC_1 Logic Functioning bit
 (43 3)  (1025 259)  (1025 259)  LC_1 Logic Functioning bit
 (17 4)  (999 260)  (999 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1000 260)  (1000 260)  routing T_19_16.bnr_op_1 <X> T_19_16.lc_trk_g1_1
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 260)  (1009 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 260)  (1010 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 260)  (1013 260)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 260)  (1016 260)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 260)  (1017 260)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.input_2_2
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (39 4)  (1021 260)  (1021 260)  LC_2 Logic Functioning bit
 (45 4)  (1027 260)  (1027 260)  LC_2 Logic Functioning bit
 (15 5)  (997 261)  (997 261)  routing T_19_16.bot_op_0 <X> T_19_16.lc_trk_g1_0
 (17 5)  (999 261)  (999 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (1000 261)  (1000 261)  routing T_19_16.bnr_op_1 <X> T_19_16.lc_trk_g1_1
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 261)  (1012 261)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 261)  (1014 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1015 261)  (1015 261)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.input_2_2
 (34 5)  (1016 261)  (1016 261)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.input_2_2
 (35 5)  (1017 261)  (1017 261)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.input_2_2
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1000 263)  (1000 263)  routing T_19_16.sp4_r_v_b_29 <X> T_19_16.lc_trk_g1_5
 (25 10)  (1007 266)  (1007 266)  routing T_19_16.sp4_h_r_38 <X> T_19_16.lc_trk_g2_6
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 267)  (1005 267)  routing T_19_16.sp4_h_r_38 <X> T_19_16.lc_trk_g2_6
 (24 11)  (1006 267)  (1006 267)  routing T_19_16.sp4_h_r_38 <X> T_19_16.lc_trk_g2_6
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 268)  (1000 268)  routing T_19_16.wire_logic_cluster/lc_1/out <X> T_19_16.lc_trk_g3_1
 (25 12)  (1007 268)  (1007 268)  routing T_19_16.wire_logic_cluster/lc_2/out <X> T_19_16.lc_trk_g3_2
 (26 12)  (1008 268)  (1008 268)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (43 12)  (1025 268)  (1025 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (40 13)  (1022 269)  (1022 269)  LC_6 Logic Functioning bit
 (42 13)  (1024 269)  (1024 269)  LC_6 Logic Functioning bit
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1003 270)  (1003 270)  routing T_19_16.sp4_v_t_26 <X> T_19_16.lc_trk_g3_7
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 270)  (1005 270)  routing T_19_16.sp4_v_t_26 <X> T_19_16.lc_trk_g3_7
 (5 15)  (987 271)  (987 271)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_t_44
 (21 15)  (1003 271)  (1003 271)  routing T_19_16.sp4_v_t_26 <X> T_19_16.lc_trk_g3_7
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1006 271)  (1006 271)  routing T_19_16.tnl_op_6 <X> T_19_16.lc_trk_g3_6
 (25 15)  (1007 271)  (1007 271)  routing T_19_16.tnl_op_6 <X> T_19_16.lc_trk_g3_6


LogicTile_20_16

 (0 0)  (1036 256)  (1036 256)  Negative Clock bit

 (31 0)  (1067 256)  (1067 256)  routing T_20_16.lc_trk_g1_6 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 256)  (1070 256)  routing T_20_16.lc_trk_g1_6 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (37 0)  (1073 256)  (1073 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (39 0)  (1075 256)  (1075 256)  LC_0 Logic Functioning bit
 (45 0)  (1081 256)  (1081 256)  LC_0 Logic Functioning bit
 (31 1)  (1067 257)  (1067 257)  routing T_20_16.lc_trk_g1_6 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 257)  (1072 257)  LC_0 Logic Functioning bit
 (37 1)  (1073 257)  (1073 257)  LC_0 Logic Functioning bit
 (38 1)  (1074 257)  (1074 257)  LC_0 Logic Functioning bit
 (39 1)  (1075 257)  (1075 257)  LC_0 Logic Functioning bit
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (1067 260)  (1067 260)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 260)  (1069 260)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 260)  (1072 260)  LC_2 Logic Functioning bit
 (37 4)  (1073 260)  (1073 260)  LC_2 Logic Functioning bit
 (38 4)  (1074 260)  (1074 260)  LC_2 Logic Functioning bit
 (39 4)  (1075 260)  (1075 260)  LC_2 Logic Functioning bit
 (45 4)  (1081 260)  (1081 260)  LC_2 Logic Functioning bit
 (31 5)  (1067 261)  (1067 261)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 261)  (1072 261)  LC_2 Logic Functioning bit
 (37 5)  (1073 261)  (1073 261)  LC_2 Logic Functioning bit
 (38 5)  (1074 261)  (1074 261)  LC_2 Logic Functioning bit
 (39 5)  (1075 261)  (1075 261)  LC_2 Logic Functioning bit
 (25 6)  (1061 262)  (1061 262)  routing T_20_16.lft_op_6 <X> T_20_16.lc_trk_g1_6
 (22 7)  (1058 263)  (1058 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1060 263)  (1060 263)  routing T_20_16.lft_op_6 <X> T_20_16.lc_trk_g1_6
 (11 10)  (1047 266)  (1047 266)  routing T_20_16.sp4_h_l_38 <X> T_20_16.sp4_v_t_45
 (21 10)  (1057 266)  (1057 266)  routing T_20_16.wire_logic_cluster/lc_7/out <X> T_20_16.lc_trk_g2_7
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 266)  (1061 266)  routing T_20_16.sp4_h_r_38 <X> T_20_16.lc_trk_g2_6
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1059 267)  (1059 267)  routing T_20_16.sp4_h_r_38 <X> T_20_16.lc_trk_g2_6
 (24 11)  (1060 267)  (1060 267)  routing T_20_16.sp4_h_r_38 <X> T_20_16.lc_trk_g2_6
 (0 14)  (1036 270)  (1036 270)  routing T_20_16.glb_netwk_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1062 270)  (1062 270)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (1067 270)  (1067 270)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 270)  (1069 270)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (45 14)  (1081 270)  (1081 270)  LC_7 Logic Functioning bit
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1059 271)  (1059 271)  routing T_20_16.sp4_v_b_46 <X> T_20_16.lc_trk_g3_6
 (24 15)  (1060 271)  (1060 271)  routing T_20_16.sp4_v_b_46 <X> T_20_16.lc_trk_g3_6
 (26 15)  (1062 271)  (1062 271)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 271)  (1063 271)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 271)  (1064 271)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (39 15)  (1075 271)  (1075 271)  LC_7 Logic Functioning bit


LogicTile_27_16

 (3 15)  (1405 271)  (1405 271)  routing T_27_16.sp12_h_l_22 <X> T_27_16.sp12_v_t_22


LogicTile_29_16

 (4 14)  (1514 270)  (1514 270)  routing T_29_16.sp4_h_r_9 <X> T_29_16.sp4_v_t_44
 (5 15)  (1515 271)  (1515 271)  routing T_29_16.sp4_h_r_9 <X> T_29_16.sp4_v_t_44


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (1729 262)  (1729 262)  IO control bit: GIORIGHT1_IE_1

 (0 11)  (1726 267)  (1726 267)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_9_15

 (26 0)  (464 240)  (464 240)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 240)  (475 240)  LC_0 Logic Functioning bit
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (46 0)  (484 240)  (484 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 241)  (474 241)  LC_0 Logic Functioning bit
 (38 1)  (476 241)  (476 241)  LC_0 Logic Functioning bit
 (16 3)  (454 243)  (454 243)  routing T_9_15.sp12_h_r_12 <X> T_9_15.lc_trk_g0_4
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 15)  (460 255)  (460 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (462 255)  (462 255)  routing T_9_15.tnr_op_6 <X> T_9_15.lc_trk_g3_6


LogicTile_10_15

 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 240)  (516 240)  routing T_10_15.bot_op_3 <X> T_10_15.lc_trk_g0_3
 (26 0)  (518 240)  (518 240)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (31 0)  (523 240)  (523 240)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (46 0)  (538 240)  (538 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (518 241)  (518 241)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 241)  (521 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 241)  (523 241)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 241)  (529 241)  LC_0 Logic Functioning bit
 (39 1)  (531 241)  (531 241)  LC_0 Logic Functioning bit
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (515 242)  (515 242)  routing T_10_15.sp12_h_l_12 <X> T_10_15.lc_trk_g0_7
 (26 2)  (518 242)  (518 242)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 242)  (520 242)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 242)  (522 242)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (35 2)  (527 242)  (527 242)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.input_2_1
 (51 2)  (543 242)  (543 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 243)  (516 243)  routing T_10_15.top_op_6 <X> T_10_15.lc_trk_g0_6
 (25 3)  (517 243)  (517 243)  routing T_10_15.top_op_6 <X> T_10_15.lc_trk_g0_6
 (26 3)  (518 243)  (518 243)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 243)  (520 243)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 243)  (522 243)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 243)  (524 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (525 243)  (525 243)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.input_2_1
 (34 3)  (526 243)  (526 243)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.input_2_1
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (2 4)  (494 244)  (494 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (513 244)  (513 244)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 244)  (517 244)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g1_2
 (26 4)  (518 244)  (518 244)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 244)  (520 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (22 5)  (514 245)  (514 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (519 245)  (519 245)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 245)  (522 245)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 245)  (525 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_2
 (34 5)  (526 245)  (526 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_2
 (35 5)  (527 245)  (527 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_2
 (41 5)  (533 245)  (533 245)  LC_2 Logic Functioning bit
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (518 246)  (518 246)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 246)  (520 246)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 246)  (523 246)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 246)  (527 246)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.input_2_3
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (18 7)  (510 247)  (510 247)  routing T_10_15.sp4_r_v_b_29 <X> T_10_15.lc_trk_g1_5
 (26 7)  (518 247)  (518 247)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 247)  (520 247)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 247)  (522 247)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 247)  (524 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (525 247)  (525 247)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.input_2_3
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 248)  (525 248)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 248)  (526 248)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (532 248)  (532 248)  LC_4 Logic Functioning bit
 (42 8)  (534 248)  (534 248)  LC_4 Logic Functioning bit
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (516 249)  (516 249)  routing T_10_15.tnl_op_2 <X> T_10_15.lc_trk_g2_2
 (25 9)  (517 249)  (517 249)  routing T_10_15.tnl_op_2 <X> T_10_15.lc_trk_g2_2
 (26 9)  (518 249)  (518 249)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (533 249)  (533 249)  LC_4 Logic Functioning bit
 (43 9)  (535 249)  (535 249)  LC_4 Logic Functioning bit
 (17 10)  (509 250)  (509 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 250)  (515 250)  routing T_10_15.sp4_v_b_47 <X> T_10_15.lc_trk_g2_7
 (24 10)  (516 250)  (516 250)  routing T_10_15.sp4_v_b_47 <X> T_10_15.lc_trk_g2_7
 (26 10)  (518 250)  (518 250)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 250)  (519 250)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 250)  (520 250)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 250)  (522 250)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (41 10)  (533 250)  (533 250)  LC_5 Logic Functioning bit
 (43 10)  (535 250)  (535 250)  LC_5 Logic Functioning bit
 (27 11)  (519 251)  (519 251)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 251)  (520 251)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 251)  (522 251)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (48 11)  (540 251)  (540 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (515 252)  (515 252)  routing T_10_15.sp12_v_b_11 <X> T_10_15.lc_trk_g3_3
 (27 12)  (519 252)  (519 252)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (43 12)  (535 252)  (535 252)  LC_6 Logic Functioning bit
 (47 12)  (539 252)  (539 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (542 252)  (542 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (506 253)  (506 253)  routing T_10_15.sp4_r_v_b_40 <X> T_10_15.lc_trk_g3_0
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 253)  (517 253)  routing T_10_15.sp4_r_v_b_42 <X> T_10_15.lc_trk_g3_2
 (26 13)  (518 253)  (518 253)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 253)  (519 253)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 253)  (522 253)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 253)  (523 253)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (42 13)  (534 253)  (534 253)  LC_6 Logic Functioning bit
 (21 14)  (513 254)  (513 254)  routing T_10_15.sp4_v_t_18 <X> T_10_15.lc_trk_g3_7
 (22 14)  (514 254)  (514 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (515 254)  (515 254)  routing T_10_15.sp4_v_t_18 <X> T_10_15.lc_trk_g3_7
 (14 15)  (506 255)  (506 255)  routing T_10_15.sp4_h_l_17 <X> T_10_15.lc_trk_g3_4
 (15 15)  (507 255)  (507 255)  routing T_10_15.sp4_h_l_17 <X> T_10_15.lc_trk_g3_4
 (16 15)  (508 255)  (508 255)  routing T_10_15.sp4_h_l_17 <X> T_10_15.lc_trk_g3_4
 (17 15)  (509 255)  (509 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (514 255)  (514 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 255)  (517 255)  routing T_10_15.sp4_r_v_b_46 <X> T_10_15.lc_trk_g3_6


LogicTile_11_15

 (0 0)  (546 240)  (546 240)  Negative Clock bit

 (11 0)  (557 240)  (557 240)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_b_2
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 240)  (570 240)  routing T_11_15.top_op_3 <X> T_11_15.lc_trk_g0_3
 (21 1)  (567 241)  (567 241)  routing T_11_15.top_op_3 <X> T_11_15.lc_trk_g0_3
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (568 242)  (568 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 242)  (569 242)  routing T_11_15.sp4_v_b_23 <X> T_11_15.lc_trk_g0_7
 (24 2)  (570 242)  (570 242)  routing T_11_15.sp4_v_b_23 <X> T_11_15.lc_trk_g0_7
 (0 3)  (546 243)  (546 243)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (0 4)  (546 244)  (546 244)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_r_0
 (15 4)  (561 244)  (561 244)  routing T_11_15.top_op_1 <X> T_11_15.lc_trk_g1_1
 (17 4)  (563 244)  (563 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (18 5)  (564 245)  (564 245)  routing T_11_15.top_op_1 <X> T_11_15.lc_trk_g1_1
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g1_5
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 246)  (579 246)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (41 6)  (587 246)  (587 246)  LC_3 Logic Functioning bit
 (43 6)  (589 246)  (589 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (26 7)  (572 247)  (572 247)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (40 7)  (586 247)  (586 247)  LC_3 Logic Functioning bit
 (42 7)  (588 247)  (588 247)  LC_3 Logic Functioning bit
 (21 8)  (567 248)  (567 248)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g2_3
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (572 248)  (572 248)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 248)  (577 248)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (52 8)  (598 248)  (598 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (554 249)  (554 249)  routing T_11_15.sp4_h_r_7 <X> T_11_15.sp4_v_b_7
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 249)  (571 249)  routing T_11_15.sp4_r_v_b_34 <X> T_11_15.lc_trk_g2_2
 (27 9)  (573 249)  (573 249)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 249)  (576 249)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (38 9)  (584 249)  (584 249)  LC_4 Logic Functioning bit
 (40 9)  (586 249)  (586 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 250)  (574 250)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 250)  (580 250)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (41 10)  (587 250)  (587 250)  LC_5 Logic Functioning bit
 (43 10)  (589 250)  (589 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (43 11)  (589 251)  (589 251)  LC_5 Logic Functioning bit
 (12 12)  (558 252)  (558 252)  routing T_11_15.sp4_v_b_11 <X> T_11_15.sp4_h_r_11
 (15 12)  (561 252)  (561 252)  routing T_11_15.tnl_op_1 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.tnr_op_3 <X> T_11_15.lc_trk_g3_3
 (11 13)  (557 253)  (557 253)  routing T_11_15.sp4_v_b_11 <X> T_11_15.sp4_h_r_11
 (18 13)  (564 253)  (564 253)  routing T_11_15.tnl_op_1 <X> T_11_15.lc_trk_g3_1


LogicTile_12_15

 (6 0)  (606 240)  (606 240)  routing T_12_15.sp4_h_r_7 <X> T_12_15.sp4_v_b_0
 (25 0)  (625 240)  (625 240)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g0_2
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g0_2
 (15 2)  (615 242)  (615 242)  routing T_12_15.top_op_5 <X> T_12_15.lc_trk_g0_5
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (46 2)  (646 242)  (646 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (614 243)  (614 243)  routing T_12_15.sp4_r_v_b_28 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (618 243)  (618 243)  routing T_12_15.top_op_5 <X> T_12_15.lc_trk_g0_5
 (26 3)  (626 243)  (626 243)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 243)  (628 243)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (633 243)  (633 243)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.input_2_1
 (35 3)  (635 243)  (635 243)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.input_2_1
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (46 3)  (646 243)  (646 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (651 243)  (651 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g1_3
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (8 5)  (608 245)  (608 245)  routing T_12_15.sp4_v_t_36 <X> T_12_15.sp4_v_b_4
 (10 5)  (610 245)  (610 245)  routing T_12_15.sp4_v_t_36 <X> T_12_15.sp4_v_b_4
 (21 5)  (621 245)  (621 245)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g1_3
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 245)  (627 245)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (48 5)  (648 245)  (648 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (9 6)  (609 246)  (609 246)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_h_l_41
 (10 6)  (610 246)  (610 246)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_h_l_41
 (2 8)  (602 248)  (602 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (10 9)  (610 249)  (610 249)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_b_7
 (21 9)  (621 249)  (621 249)  routing T_12_15.sp4_r_v_b_35 <X> T_12_15.lc_trk_g2_3
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (21 10)  (621 250)  (621 250)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 250)  (624 250)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g2_7
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (11 12)  (611 252)  (611 252)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_v_b_11
 (13 12)  (613 252)  (613 252)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_v_b_11
 (21 12)  (621 252)  (621 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (12 13)  (612 253)  (612 253)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_v_b_11
 (14 13)  (614 253)  (614 253)  routing T_12_15.sp4_r_v_b_40 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_13_15

 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 240)  (677 240)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g0_3
 (15 1)  (669 241)  (669 241)  routing T_13_15.bot_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (675 241)  (675 241)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g0_3
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (660 242)  (660 242)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_t_37
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (2 4)  (656 244)  (656 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 4)  (667 244)  (667 244)  routing T_13_15.sp4_h_l_40 <X> T_13_15.sp4_v_b_5
 (12 5)  (666 245)  (666 245)  routing T_13_15.sp4_h_l_40 <X> T_13_15.sp4_v_b_5
 (14 6)  (668 246)  (668 246)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (14 7)  (668 247)  (668 247)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (15 7)  (669 247)  (669 247)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (15 8)  (669 248)  (669 248)  routing T_13_15.sp4_v_t_28 <X> T_13_15.lc_trk_g2_1
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp4_v_t_28 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (8 9)  (662 249)  (662 249)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_7
 (9 9)  (663 249)  (663 249)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_7
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.sp4_h_r_35 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 252)  (677 252)  routing T_13_15.sp4_h_r_35 <X> T_13_15.lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.sp4_h_r_35 <X> T_13_15.lc_trk_g3_3
 (15 14)  (669 254)  (669 254)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g3_5
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (18 15)  (672 255)  (672 255)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g3_5
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (40 15)  (694 255)  (694 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (12 6)  (774 246)  (774 246)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_h_l_40
 (11 7)  (773 247)  (773 247)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_h_l_40
 (13 7)  (775 247)  (775 247)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_h_l_40
 (12 8)  (774 248)  (774 248)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_h_r_8
 (13 9)  (775 249)  (775 249)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_h_r_8


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 242)  (824 242)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_h_l_36
 (15 2)  (831 242)  (831 242)  routing T_16_15.sp4_h_r_21 <X> T_16_15.lc_trk_g0_5
 (16 2)  (832 242)  (832 242)  routing T_16_15.sp4_h_r_21 <X> T_16_15.lc_trk_g0_5
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 242)  (834 242)  routing T_16_15.sp4_h_r_21 <X> T_16_15.lc_trk_g0_5
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (18 3)  (834 243)  (834 243)  routing T_16_15.sp4_h_r_21 <X> T_16_15.lc_trk_g0_5
 (21 6)  (837 246)  (837 246)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (2 8)  (818 248)  (818 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 251)  (841 251)  routing T_16_15.sp4_r_v_b_38 <X> T_16_15.lc_trk_g2_6
 (0 12)  (816 252)  (816 252)  routing T_16_15.glb_netwk_7 <X> T_16_15.glb2local_3
 (1 12)  (817 252)  (817 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_7 glb2local_3
 (0 13)  (816 253)  (816 253)  routing T_16_15.glb_netwk_7 <X> T_16_15.glb2local_3
 (1 13)  (817 253)  (817 253)  routing T_16_15.glb_netwk_7 <X> T_16_15.glb2local_3
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_7
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (851 255)  (851 255)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_7
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (14 0)  (888 240)  (888 240)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g0_0
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 240)  (904 240)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 240)  (908 240)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (42 0)  (916 240)  (916 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 241)  (904 241)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 241)  (906 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (907 241)  (907 241)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_0
 (35 1)  (909 241)  (909 241)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_0
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (40 1)  (914 241)  (914 241)  LC_0 Logic Functioning bit
 (43 1)  (917 241)  (917 241)  LC_0 Logic Functioning bit
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_5 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (888 242)  (888 242)  routing T_17_15.wire_logic_cluster/lc_4/out <X> T_17_15.lc_trk_g0_4
 (21 2)  (895 242)  (895 242)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g0_7
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_5 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 244)  (901 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 244)  (909 244)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_2
 (40 4)  (914 244)  (914 244)  LC_2 Logic Functioning bit
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 245)  (902 245)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (907 245)  (907 245)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_2
 (35 5)  (909 245)  (909 245)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_2
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (50 6)  (924 246)  (924 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (888 247)  (888 247)  routing T_17_15.top_op_4 <X> T_17_15.lc_trk_g1_4
 (15 7)  (889 247)  (889 247)  routing T_17_15.top_op_4 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (900 247)  (900 247)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (15 8)  (889 248)  (889 248)  routing T_17_15.rgt_op_1 <X> T_17_15.lc_trk_g2_1
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.rgt_op_1 <X> T_17_15.lc_trk_g2_1
 (21 8)  (895 248)  (895 248)  routing T_17_15.rgt_op_3 <X> T_17_15.lc_trk_g2_3
 (22 8)  (896 248)  (896 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 248)  (898 248)  routing T_17_15.rgt_op_3 <X> T_17_15.lc_trk_g2_3
 (25 8)  (899 248)  (899 248)  routing T_17_15.rgt_op_2 <X> T_17_15.lc_trk_g2_2
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 248)  (914 248)  LC_4 Logic Functioning bit
 (42 8)  (916 248)  (916 248)  LC_4 Logic Functioning bit
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 249)  (898 249)  routing T_17_15.rgt_op_2 <X> T_17_15.lc_trk_g2_2
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (40 9)  (914 249)  (914 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (14 10)  (888 250)  (888 250)  routing T_17_15.rgt_op_4 <X> T_17_15.lc_trk_g2_4
 (21 10)  (895 250)  (895 250)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 250)  (898 250)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g2_7
 (25 10)  (899 250)  (899 250)  routing T_17_15.rgt_op_6 <X> T_17_15.lc_trk_g2_6
 (15 11)  (889 251)  (889 251)  routing T_17_15.rgt_op_4 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.rgt_op_6 <X> T_17_15.lc_trk_g2_6
 (15 12)  (889 252)  (889 252)  routing T_17_15.rgt_op_1 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.rgt_op_1 <X> T_17_15.lc_trk_g3_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (15 13)  (889 253)  (889 253)  routing T_17_15.tnr_op_0 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 253)  (906 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (907 253)  (907 253)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_6
 (34 13)  (908 253)  (908 253)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_6
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (15 14)  (889 254)  (889 254)  routing T_17_15.rgt_op_5 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 254)  (892 254)  routing T_17_15.rgt_op_5 <X> T_17_15.lc_trk_g3_5
 (21 14)  (895 254)  (895 254)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (899 254)  (899 254)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g3_6
 (26 14)  (900 254)  (900 254)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 254)  (902 254)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 254)  (904 254)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 254)  (907 254)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (39 14)  (913 254)  (913 254)  LC_7 Logic Functioning bit
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (50 14)  (924 254)  (924 254)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 255)  (904 255)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (41 15)  (915 255)  (915 255)  LC_7 Logic Functioning bit
 (43 15)  (917 255)  (917 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (28 0)  (956 240)  (956 240)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 240)  (958 240)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (44 0)  (972 240)  (972 240)  LC_0 Logic Functioning bit
 (14 1)  (942 241)  (942 241)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g0_0
 (15 1)  (943 241)  (943 241)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g0_0
 (17 1)  (945 241)  (945 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (30 1)  (958 241)  (958 241)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_5 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (949 242)  (949 242)  routing T_18_15.lft_op_7 <X> T_18_15.lc_trk_g0_7
 (22 2)  (950 242)  (950 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (952 242)  (952 242)  routing T_18_15.lft_op_7 <X> T_18_15.lc_trk_g0_7
 (27 2)  (955 242)  (955 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (44 2)  (972 242)  (972 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_5 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (14 4)  (942 244)  (942 244)  routing T_18_15.lft_op_0 <X> T_18_15.lc_trk_g1_0
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (44 4)  (972 244)  (972 244)  LC_2 Logic Functioning bit
 (15 5)  (943 245)  (943 245)  routing T_18_15.lft_op_0 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 246)  (946 246)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g1_5
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (44 6)  (972 246)  (972 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (30 7)  (958 247)  (958 247)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (41 7)  (969 247)  (969 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (43 7)  (971 247)  (971 247)  LC_3 Logic Functioning bit
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (44 8)  (972 248)  (972 248)  LC_4 Logic Functioning bit
 (30 9)  (958 249)  (958 249)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (21 10)  (949 250)  (949 250)  routing T_18_15.wire_logic_cluster/lc_7/out <X> T_18_15.lc_trk_g2_7
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (44 10)  (972 250)  (972 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (40 11)  (968 251)  (968 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 252)  (946 252)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g3_1
 (27 12)  (955 252)  (955 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (43 12)  (971 252)  (971 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (25 14)  (953 254)  (953 254)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g3_6
 (26 14)  (954 254)  (954 254)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (37 14)  (965 254)  (965 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (954 255)  (954 255)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 255)  (956 255)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (41 15)  (969 255)  (969 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit
 (43 15)  (971 255)  (971 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (0 0)  (982 240)  (982 240)  Negative Clock bit

 (14 0)  (996 240)  (996 240)  routing T_19_15.wire_logic_cluster/lc_0/out <X> T_19_15.lc_trk_g0_0
 (15 0)  (997 240)  (997 240)  routing T_19_15.bot_op_1 <X> T_19_15.lc_trk_g0_1
 (17 0)  (999 240)  (999 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 240)  (1012 240)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 240)  (1016 240)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (42 0)  (1024 240)  (1024 240)  LC_0 Logic Functioning bit
 (45 0)  (1027 240)  (1027 240)  LC_0 Logic Functioning bit
 (17 1)  (999 241)  (999 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 241)  (1012 241)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 241)  (1013 241)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 241)  (1014 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 241)  (1016 241)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.input_2_0
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (42 1)  (1024 241)  (1024 241)  LC_0 Logic Functioning bit
 (43 1)  (1025 241)  (1025 241)  LC_0 Logic Functioning bit
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (985 242)  (985 242)  routing T_19_15.sp12_h_r_0 <X> T_19_15.sp12_h_l_23
 (11 2)  (993 242)  (993 242)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_v_t_39
 (17 2)  (999 242)  (999 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1003 242)  (1003 242)  routing T_19_15.bnr_op_7 <X> T_19_15.lc_trk_g0_7
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (3 3)  (985 243)  (985 243)  routing T_19_15.sp12_h_r_0 <X> T_19_15.sp12_h_l_23
 (15 3)  (997 243)  (997 243)  routing T_19_15.bot_op_4 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (1000 243)  (1000 243)  routing T_19_15.sp4_r_v_b_29 <X> T_19_15.lc_trk_g0_5
 (21 3)  (1003 243)  (1003 243)  routing T_19_15.bnr_op_7 <X> T_19_15.lc_trk_g0_7
 (14 4)  (996 244)  (996 244)  routing T_19_15.wire_logic_cluster/lc_0/out <X> T_19_15.lc_trk_g1_0
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 244)  (1013 244)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 244)  (1015 244)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 244)  (1017 244)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.input_2_2
 (39 4)  (1021 244)  (1021 244)  LC_2 Logic Functioning bit
 (46 4)  (1028 244)  (1028 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (11 5)  (993 245)  (993 245)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_h_r_5
 (13 5)  (995 245)  (995 245)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_h_r_5
 (17 5)  (999 245)  (999 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 245)  (1014 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1015 245)  (1015 245)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.input_2_2
 (34 5)  (1016 245)  (1016 245)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.input_2_2
 (25 6)  (1007 246)  (1007 246)  routing T_19_15.sp4_h_r_14 <X> T_19_15.lc_trk_g1_6
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 246)  (1010 246)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 246)  (1012 246)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 246)  (1015 246)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 246)  (1017 246)  routing T_19_15.lc_trk_g0_5 <X> T_19_15.input_2_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (22 7)  (1004 247)  (1004 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 247)  (1005 247)  routing T_19_15.sp4_h_r_14 <X> T_19_15.lc_trk_g1_6
 (24 7)  (1006 247)  (1006 247)  routing T_19_15.sp4_h_r_14 <X> T_19_15.lc_trk_g1_6
 (26 7)  (1008 247)  (1008 247)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 247)  (1012 247)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 247)  (1014 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (14 8)  (996 248)  (996 248)  routing T_19_15.rgt_op_0 <X> T_19_15.lc_trk_g2_0
 (15 9)  (997 249)  (997 249)  routing T_19_15.rgt_op_0 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (14 10)  (996 250)  (996 250)  routing T_19_15.rgt_op_4 <X> T_19_15.lc_trk_g2_4
 (15 10)  (997 250)  (997 250)  routing T_19_15.rgt_op_5 <X> T_19_15.lc_trk_g2_5
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 250)  (1000 250)  routing T_19_15.rgt_op_5 <X> T_19_15.lc_trk_g2_5
 (21 10)  (1003 250)  (1003 250)  routing T_19_15.rgt_op_7 <X> T_19_15.lc_trk_g2_7
 (22 10)  (1004 250)  (1004 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 250)  (1006 250)  routing T_19_15.rgt_op_7 <X> T_19_15.lc_trk_g2_7
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.rgt_op_6 <X> T_19_15.lc_trk_g2_6
 (15 11)  (997 251)  (997 251)  routing T_19_15.rgt_op_4 <X> T_19_15.lc_trk_g2_4
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 251)  (1006 251)  routing T_19_15.rgt_op_6 <X> T_19_15.lc_trk_g2_6
 (25 12)  (1007 252)  (1007 252)  routing T_19_15.rgt_op_2 <X> T_19_15.lc_trk_g3_2
 (22 13)  (1004 253)  (1004 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1006 253)  (1006 253)  routing T_19_15.rgt_op_2 <X> T_19_15.lc_trk_g3_2
 (11 14)  (993 254)  (993 254)  routing T_19_15.sp4_h_r_5 <X> T_19_15.sp4_v_t_46
 (13 14)  (995 254)  (995 254)  routing T_19_15.sp4_h_r_5 <X> T_19_15.sp4_v_t_46
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1009 254)  (1009 254)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 254)  (1013 254)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 254)  (1015 254)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 254)  (1017 254)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.input_2_7
 (41 14)  (1023 254)  (1023 254)  LC_7 Logic Functioning bit
 (43 14)  (1025 254)  (1025 254)  LC_7 Logic Functioning bit
 (45 14)  (1027 254)  (1027 254)  LC_7 Logic Functioning bit
 (12 15)  (994 255)  (994 255)  routing T_19_15.sp4_h_r_5 <X> T_19_15.sp4_v_t_46
 (27 15)  (1009 255)  (1009 255)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 255)  (1014 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1016 255)  (1016 255)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.input_2_7
 (35 15)  (1017 255)  (1017 255)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.input_2_7
 (36 15)  (1018 255)  (1018 255)  LC_7 Logic Functioning bit
 (43 15)  (1025 255)  (1025 255)  LC_7 Logic Functioning bit
 (46 15)  (1028 255)  (1028 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_15

 (21 0)  (1057 240)  (1057 240)  routing T_20_15.lft_op_3 <X> T_20_15.lc_trk_g0_3
 (22 0)  (1058 240)  (1058 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 240)  (1060 240)  routing T_20_15.lft_op_3 <X> T_20_15.lc_trk_g0_3
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 240)  (1067 240)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 240)  (1069 240)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 240)  (1073 240)  LC_0 Logic Functioning bit
 (38 0)  (1074 240)  (1074 240)  LC_0 Logic Functioning bit
 (39 0)  (1075 240)  (1075 240)  LC_0 Logic Functioning bit
 (45 0)  (1081 240)  (1081 240)  LC_0 Logic Functioning bit
 (14 1)  (1050 241)  (1050 241)  routing T_20_15.top_op_0 <X> T_20_15.lc_trk_g0_0
 (15 1)  (1051 241)  (1051 241)  routing T_20_15.top_op_0 <X> T_20_15.lc_trk_g0_0
 (17 1)  (1053 241)  (1053 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1058 241)  (1058 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 241)  (1060 241)  routing T_20_15.bot_op_2 <X> T_20_15.lc_trk_g0_2
 (26 1)  (1062 241)  (1062 241)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 241)  (1066 241)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 241)  (1068 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1069 241)  (1069 241)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.input_2_0
 (34 1)  (1070 241)  (1070 241)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.input_2_0
 (36 1)  (1072 241)  (1072 241)  LC_0 Logic Functioning bit
 (37 1)  (1073 241)  (1073 241)  LC_0 Logic Functioning bit
 (38 1)  (1074 241)  (1074 241)  LC_0 Logic Functioning bit
 (39 1)  (1075 241)  (1075 241)  LC_0 Logic Functioning bit
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (1046 242)  (1046 242)  routing T_20_15.sp4_v_b_8 <X> T_20_15.sp4_h_l_36
 (17 2)  (1053 242)  (1053 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1060 242)  (1060 242)  routing T_20_15.top_op_7 <X> T_20_15.lc_trk_g0_7
 (26 2)  (1062 242)  (1062 242)  routing T_20_15.lc_trk_g0_5 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 242)  (1065 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 242)  (1067 242)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 242)  (1069 242)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 242)  (1076 242)  LC_1 Logic Functioning bit
 (42 2)  (1078 242)  (1078 242)  LC_1 Logic Functioning bit
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (21 3)  (1057 243)  (1057 243)  routing T_20_15.top_op_7 <X> T_20_15.lc_trk_g0_7
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 243)  (1067 243)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (21 4)  (1057 244)  (1057 244)  routing T_20_15.wire_logic_cluster/lc_3/out <X> T_20_15.lc_trk_g1_3
 (22 4)  (1058 244)  (1058 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 244)  (1062 244)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 244)  (1063 244)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 244)  (1067 244)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 244)  (1073 244)  LC_2 Logic Functioning bit
 (38 4)  (1074 244)  (1074 244)  LC_2 Logic Functioning bit
 (39 4)  (1075 244)  (1075 244)  LC_2 Logic Functioning bit
 (40 4)  (1076 244)  (1076 244)  LC_2 Logic Functioning bit
 (41 4)  (1077 244)  (1077 244)  LC_2 Logic Functioning bit
 (42 4)  (1078 244)  (1078 244)  LC_2 Logic Functioning bit
 (50 4)  (1086 244)  (1086 244)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1060 245)  (1060 245)  routing T_20_15.top_op_2 <X> T_20_15.lc_trk_g1_2
 (25 5)  (1061 245)  (1061 245)  routing T_20_15.top_op_2 <X> T_20_15.lc_trk_g1_2
 (26 5)  (1062 245)  (1062 245)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 245)  (1063 245)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 245)  (1066 245)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 245)  (1067 245)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (39 5)  (1075 245)  (1075 245)  LC_2 Logic Functioning bit
 (40 5)  (1076 245)  (1076 245)  LC_2 Logic Functioning bit
 (41 5)  (1077 245)  (1077 245)  LC_2 Logic Functioning bit
 (43 5)  (1079 245)  (1079 245)  LC_2 Logic Functioning bit
 (21 6)  (1057 246)  (1057 246)  routing T_20_15.lft_op_7 <X> T_20_15.lc_trk_g1_7
 (22 6)  (1058 246)  (1058 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 246)  (1060 246)  routing T_20_15.lft_op_7 <X> T_20_15.lc_trk_g1_7
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 246)  (1067 246)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 246)  (1069 246)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 246)  (1072 246)  LC_3 Logic Functioning bit
 (38 6)  (1074 246)  (1074 246)  LC_3 Logic Functioning bit
 (31 7)  (1067 247)  (1067 247)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 247)  (1072 247)  LC_3 Logic Functioning bit
 (38 7)  (1074 247)  (1074 247)  LC_3 Logic Functioning bit
 (0 8)  (1036 248)  (1036 248)  routing T_20_15.glb_netwk_7 <X> T_20_15.glb2local_1
 (1 8)  (1037 248)  (1037 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (26 8)  (1062 248)  (1062 248)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 248)  (1063 248)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 248)  (1067 248)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (39 8)  (1075 248)  (1075 248)  LC_4 Logic Functioning bit
 (40 8)  (1076 248)  (1076 248)  LC_4 Logic Functioning bit
 (50 8)  (1086 248)  (1086 248)  Cascade bit: LH_LC04_inmux02_5

 (0 9)  (1036 249)  (1036 249)  routing T_20_15.glb_netwk_7 <X> T_20_15.glb2local_1
 (1 9)  (1037 249)  (1037 249)  routing T_20_15.glb_netwk_7 <X> T_20_15.glb2local_1
 (26 9)  (1062 249)  (1062 249)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 249)  (1063 249)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 249)  (1066 249)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 249)  (1067 249)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (38 9)  (1074 249)  (1074 249)  LC_4 Logic Functioning bit
 (40 9)  (1076 249)  (1076 249)  LC_4 Logic Functioning bit
 (41 9)  (1077 249)  (1077 249)  LC_4 Logic Functioning bit
 (42 9)  (1078 249)  (1078 249)  LC_4 Logic Functioning bit
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1054 250)  (1054 250)  routing T_20_15.bnl_op_5 <X> T_20_15.lc_trk_g2_5
 (26 10)  (1062 250)  (1062 250)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (1074 250)  (1074 250)  LC_5 Logic Functioning bit
 (41 10)  (1077 250)  (1077 250)  LC_5 Logic Functioning bit
 (43 10)  (1079 250)  (1079 250)  LC_5 Logic Functioning bit
 (45 10)  (1081 250)  (1081 250)  LC_5 Logic Functioning bit
 (18 11)  (1054 251)  (1054 251)  routing T_20_15.bnl_op_5 <X> T_20_15.lc_trk_g2_5
 (22 11)  (1058 251)  (1058 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1060 251)  (1060 251)  routing T_20_15.tnl_op_6 <X> T_20_15.lc_trk_g2_6
 (25 11)  (1061 251)  (1061 251)  routing T_20_15.tnl_op_6 <X> T_20_15.lc_trk_g2_6
 (26 11)  (1062 251)  (1062 251)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 251)  (1063 251)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 251)  (1067 251)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 251)  (1068 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1071 251)  (1071 251)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.input_2_5
 (37 11)  (1073 251)  (1073 251)  LC_5 Logic Functioning bit
 (39 11)  (1075 251)  (1075 251)  LC_5 Logic Functioning bit
 (40 11)  (1076 251)  (1076 251)  LC_5 Logic Functioning bit
 (42 11)  (1078 251)  (1078 251)  LC_5 Logic Functioning bit
 (14 12)  (1050 252)  (1050 252)  routing T_20_15.bnl_op_0 <X> T_20_15.lc_trk_g3_0
 (15 12)  (1051 252)  (1051 252)  routing T_20_15.sp4_h_r_33 <X> T_20_15.lc_trk_g3_1
 (16 12)  (1052 252)  (1052 252)  routing T_20_15.sp4_h_r_33 <X> T_20_15.lc_trk_g3_1
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 252)  (1054 252)  routing T_20_15.sp4_h_r_33 <X> T_20_15.lc_trk_g3_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 252)  (1070 252)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 252)  (1073 252)  LC_6 Logic Functioning bit
 (38 12)  (1074 252)  (1074 252)  LC_6 Logic Functioning bit
 (39 12)  (1075 252)  (1075 252)  LC_6 Logic Functioning bit
 (45 12)  (1081 252)  (1081 252)  LC_6 Logic Functioning bit
 (14 13)  (1050 253)  (1050 253)  routing T_20_15.bnl_op_0 <X> T_20_15.lc_trk_g3_0
 (17 13)  (1053 253)  (1053 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (1062 253)  (1062 253)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 253)  (1066 253)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 253)  (1068 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1069 253)  (1069 253)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.input_2_6
 (34 13)  (1070 253)  (1070 253)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.input_2_6
 (36 13)  (1072 253)  (1072 253)  LC_6 Logic Functioning bit
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (38 13)  (1074 253)  (1074 253)  LC_6 Logic Functioning bit
 (39 13)  (1075 253)  (1075 253)  LC_6 Logic Functioning bit
 (11 14)  (1047 254)  (1047 254)  routing T_20_15.sp4_v_b_8 <X> T_20_15.sp4_v_t_46
 (25 14)  (1061 254)  (1061 254)  routing T_20_15.bnl_op_6 <X> T_20_15.lc_trk_g3_6
 (26 14)  (1062 254)  (1062 254)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 254)  (1063 254)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 254)  (1066 254)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 254)  (1070 254)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 254)  (1073 254)  LC_7 Logic Functioning bit
 (39 14)  (1075 254)  (1075 254)  LC_7 Logic Functioning bit
 (12 15)  (1048 255)  (1048 255)  routing T_20_15.sp4_v_b_8 <X> T_20_15.sp4_v_t_46
 (22 15)  (1058 255)  (1058 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1061 255)  (1061 255)  routing T_20_15.bnl_op_6 <X> T_20_15.lc_trk_g3_6
 (26 15)  (1062 255)  (1062 255)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 255)  (1065 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 255)  (1066 255)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 255)  (1067 255)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 255)  (1068 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1070 255)  (1070 255)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.input_2_7
 (35 15)  (1071 255)  (1071 255)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.input_2_7
 (37 15)  (1073 255)  (1073 255)  LC_7 Logic Functioning bit
 (38 15)  (1074 255)  (1074 255)  LC_7 Logic Functioning bit
 (39 15)  (1075 255)  (1075 255)  LC_7 Logic Functioning bit
 (41 15)  (1077 255)  (1077 255)  LC_7 Logic Functioning bit


LogicTile_27_15

 (31 4)  (1433 244)  (1433 244)  routing T_27_15.lc_trk_g2_7 <X> T_27_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1434 244)  (1434 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1435 244)  (1435 244)  routing T_27_15.lc_trk_g2_7 <X> T_27_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (1442 244)  (1442 244)  LC_2 Logic Functioning bit
 (41 4)  (1443 244)  (1443 244)  LC_2 Logic Functioning bit
 (42 4)  (1444 244)  (1444 244)  LC_2 Logic Functioning bit
 (43 4)  (1445 244)  (1445 244)  LC_2 Logic Functioning bit
 (47 4)  (1449 244)  (1449 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (31 5)  (1433 245)  (1433 245)  routing T_27_15.lc_trk_g2_7 <X> T_27_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (1442 245)  (1442 245)  LC_2 Logic Functioning bit
 (41 5)  (1443 245)  (1443 245)  LC_2 Logic Functioning bit
 (42 5)  (1444 245)  (1444 245)  LC_2 Logic Functioning bit
 (43 5)  (1445 245)  (1445 245)  LC_2 Logic Functioning bit
 (22 10)  (1424 250)  (1424 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1425 250)  (1425 250)  routing T_27_15.sp4_v_b_47 <X> T_27_15.lc_trk_g2_7
 (24 10)  (1426 250)  (1426 250)  routing T_27_15.sp4_v_b_47 <X> T_27_15.lc_trk_g2_7


LogicTile_30_15

 (3 4)  (1567 244)  (1567 244)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_r_0


LogicTile_31_15

 (3 2)  (1621 242)  (1621 242)  routing T_31_15.sp12_v_t_23 <X> T_31_15.sp12_h_l_23


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span12_horz_4 <X> T_33_15.lc_trk_g0_4
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (4 5)  (1730 245)  (1730 245)  routing T_33_15.span12_horz_4 <X> T_33_15.lc_trk_g0_4
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span12_horz_4 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (6 6)  (1732 246)  (1732 246)  routing T_33_15.span12_horz_23 <X> T_33_15.lc_trk_g0_7
 (7 6)  (1733 246)  (1733 246)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
 (8 7)  (1734 247)  (1734 247)  routing T_33_15.span12_horz_23 <X> T_33_15.lc_trk_g0_7
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_9_14

 (21 4)  (459 228)  (459 228)  routing T_9_14.sp4_h_r_11 <X> T_9_14.lc_trk_g1_3
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 228)  (461 228)  routing T_9_14.sp4_h_r_11 <X> T_9_14.lc_trk_g1_3
 (24 4)  (462 228)  (462 228)  routing T_9_14.sp4_h_r_11 <X> T_9_14.lc_trk_g1_3
 (14 5)  (452 229)  (452 229)  routing T_9_14.top_op_0 <X> T_9_14.lc_trk_g1_0
 (15 5)  (453 229)  (453 229)  routing T_9_14.top_op_0 <X> T_9_14.lc_trk_g1_0
 (17 5)  (455 229)  (455 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 6)  (465 230)  (465 230)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 230)  (467 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 230)  (469 230)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 230)  (471 230)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (38 6)  (476 230)  (476 230)  LC_3 Logic Functioning bit
 (39 6)  (477 230)  (477 230)  LC_3 Logic Functioning bit
 (40 6)  (478 230)  (478 230)  LC_3 Logic Functioning bit
 (46 6)  (484 230)  (484 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (465 231)  (465 231)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 231)  (466 231)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 231)  (467 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 231)  (468 231)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 231)  (470 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (472 231)  (472 231)  routing T_9_14.lc_trk_g1_0 <X> T_9_14.input_2_3
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (38 7)  (476 231)  (476 231)  LC_3 Logic Functioning bit
 (39 7)  (477 231)  (477 231)  LC_3 Logic Functioning bit
 (40 7)  (478 231)  (478 231)  LC_3 Logic Functioning bit
 (41 7)  (479 231)  (479 231)  LC_3 Logic Functioning bit
 (43 7)  (481 231)  (481 231)  LC_3 Logic Functioning bit
 (6 8)  (444 232)  (444 232)  routing T_9_14.sp4_v_t_38 <X> T_9_14.sp4_v_b_6
 (5 9)  (443 233)  (443 233)  routing T_9_14.sp4_v_t_38 <X> T_9_14.sp4_v_b_6
 (15 11)  (453 235)  (453 235)  routing T_9_14.sp4_v_t_33 <X> T_9_14.lc_trk_g2_4
 (16 11)  (454 235)  (454 235)  routing T_9_14.sp4_v_t_33 <X> T_9_14.lc_trk_g2_4
 (17 11)  (455 235)  (455 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 13)  (453 237)  (453 237)  routing T_9_14.tnr_op_0 <X> T_9_14.lc_trk_g3_0
 (17 13)  (455 237)  (455 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0


LogicTile_10_14

 (15 0)  (507 224)  (507 224)  routing T_10_14.top_op_1 <X> T_10_14.lc_trk_g0_1
 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (515 224)  (515 224)  routing T_10_14.sp4_h_r_3 <X> T_10_14.lc_trk_g0_3
 (24 0)  (516 224)  (516 224)  routing T_10_14.sp4_h_r_3 <X> T_10_14.lc_trk_g0_3
 (17 1)  (509 225)  (509 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (510 225)  (510 225)  routing T_10_14.top_op_1 <X> T_10_14.lc_trk_g0_1
 (21 1)  (513 225)  (513 225)  routing T_10_14.sp4_h_r_3 <X> T_10_14.lc_trk_g0_3
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 226)  (523 226)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 226)  (526 226)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 226)  (527 226)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.input_2_1
 (46 2)  (538 226)  (538 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (514 227)  (514 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 227)  (516 227)  routing T_10_14.bot_op_6 <X> T_10_14.lc_trk_g0_6
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 227)  (523 227)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 227)  (524 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (525 227)  (525 227)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.input_2_1
 (34 3)  (526 227)  (526 227)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.input_2_1
 (40 3)  (532 227)  (532 227)  LC_1 Logic Functioning bit
 (4 5)  (496 229)  (496 229)  routing T_10_14.sp4_v_t_47 <X> T_10_14.sp4_h_r_3
 (11 6)  (503 230)  (503 230)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_v_t_40
 (15 6)  (507 230)  (507 230)  routing T_10_14.bot_op_5 <X> T_10_14.lc_trk_g1_5
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (40 6)  (532 230)  (532 230)  LC_3 Logic Functioning bit
 (42 6)  (534 230)  (534 230)  LC_3 Logic Functioning bit
 (12 7)  (504 231)  (504 231)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_v_t_40
 (26 7)  (518 231)  (518 231)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (27 10)  (519 234)  (519 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 234)  (522 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 234)  (523 234)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (47 10)  (539 234)  (539 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (523 235)  (523 235)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (38 11)  (530 235)  (530 235)  LC_5 Logic Functioning bit
 (53 11)  (545 235)  (545 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (16 15)  (508 239)  (508 239)  routing T_10_14.sp12_v_b_12 <X> T_10_14.lc_trk_g3_4
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_11_14

 (0 0)  (546 224)  (546 224)  Negative Clock bit

 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 225)  (569 225)  routing T_11_14.sp4_v_b_18 <X> T_11_14.lc_trk_g0_2
 (24 1)  (570 225)  (570 225)  routing T_11_14.sp4_v_b_18 <X> T_11_14.lc_trk_g0_2
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (546 227)  (546 227)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (11 8)  (557 232)  (557 232)  routing T_11_14.sp4_v_t_37 <X> T_11_14.sp4_v_b_8
 (13 8)  (559 232)  (559 232)  routing T_11_14.sp4_v_t_37 <X> T_11_14.sp4_v_b_8
 (14 8)  (560 232)  (560 232)  routing T_11_14.sp4_v_t_21 <X> T_11_14.lc_trk_g2_0
 (28 8)  (574 232)  (574 232)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 232)  (576 232)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 232)  (581 232)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_4
 (41 8)  (587 232)  (587 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (52 8)  (598 232)  (598 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (560 233)  (560 233)  routing T_11_14.sp4_v_t_21 <X> T_11_14.lc_trk_g2_0
 (16 9)  (562 233)  (562 233)  routing T_11_14.sp4_v_t_21 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (574 233)  (574 233)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 233)  (578 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (579 233)  (579 233)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_4
 (34 9)  (580 233)  (580 233)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_4
 (35 9)  (581 233)  (581 233)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_4
 (41 9)  (587 233)  (587 233)  LC_4 Logic Functioning bit
 (43 9)  (589 233)  (589 233)  LC_4 Logic Functioning bit
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (571 234)  (571 234)  routing T_11_14.sp4_h_r_46 <X> T_11_14.lc_trk_g2_6
 (9 11)  (555 235)  (555 235)  routing T_11_14.sp4_v_b_7 <X> T_11_14.sp4_v_t_42
 (18 11)  (564 235)  (564 235)  routing T_11_14.sp4_r_v_b_37 <X> T_11_14.lc_trk_g2_5
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 235)  (569 235)  routing T_11_14.sp4_h_r_46 <X> T_11_14.lc_trk_g2_6
 (24 11)  (570 235)  (570 235)  routing T_11_14.sp4_h_r_46 <X> T_11_14.lc_trk_g2_6
 (25 11)  (571 235)  (571 235)  routing T_11_14.sp4_h_r_46 <X> T_11_14.lc_trk_g2_6
 (21 12)  (567 236)  (567 236)  routing T_11_14.sp4_v_t_22 <X> T_11_14.lc_trk_g3_3
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 236)  (569 236)  routing T_11_14.sp4_v_t_22 <X> T_11_14.lc_trk_g3_3
 (14 13)  (560 237)  (560 237)  routing T_11_14.tnl_op_0 <X> T_11_14.lc_trk_g3_0
 (15 13)  (561 237)  (561 237)  routing T_11_14.tnl_op_0 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (567 237)  (567 237)  routing T_11_14.sp4_v_t_22 <X> T_11_14.lc_trk_g3_3
 (21 14)  (567 238)  (567 238)  routing T_11_14.sp4_v_t_26 <X> T_11_14.lc_trk_g3_7
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 238)  (569 238)  routing T_11_14.sp4_v_t_26 <X> T_11_14.lc_trk_g3_7
 (26 14)  (572 238)  (572 238)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 238)  (574 238)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 238)  (576 238)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 238)  (579 238)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (41 14)  (587 238)  (587 238)  LC_7 Logic Functioning bit
 (43 14)  (589 238)  (589 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (21 15)  (567 239)  (567 239)  routing T_11_14.sp4_v_t_26 <X> T_11_14.lc_trk_g3_7
 (28 15)  (574 239)  (574 239)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 239)  (576 239)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (52 15)  (598 239)  (598 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_14

 (0 0)  (600 224)  (600 224)  Negative Clock bit

 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.input_2_0
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (52 0)  (652 224)  (652 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 225)  (623 225)  routing T_12_14.sp4_v_b_18 <X> T_12_14.lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.sp4_v_b_18 <X> T_12_14.lc_trk_g0_2
 (27 1)  (627 225)  (627 225)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.input_2_0
 (34 1)  (634 225)  (634 225)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.input_2_0
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (616 226)  (616 226)  routing T_12_14.sp4_v_b_13 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 226)  (618 226)  routing T_12_14.sp4_v_b_13 <X> T_12_14.lc_trk_g0_5
 (26 2)  (626 226)  (626 226)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (14 3)  (614 227)  (614 227)  routing T_12_14.top_op_4 <X> T_12_14.lc_trk_g0_4
 (15 3)  (615 227)  (615 227)  routing T_12_14.top_op_4 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (618 227)  (618 227)  routing T_12_14.sp4_v_b_13 <X> T_12_14.lc_trk_g0_5
 (26 3)  (626 227)  (626 227)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 227)  (633 227)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.input_2_1
 (34 3)  (634 227)  (634 227)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.input_2_1
 (35 3)  (635 227)  (635 227)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.input_2_1
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (52 3)  (652 227)  (652 227)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (18 5)  (618 229)  (618 229)  routing T_12_14.sp4_r_v_b_25 <X> T_12_14.lc_trk_g1_1
 (21 5)  (621 229)  (621 229)  routing T_12_14.sp4_r_v_b_27 <X> T_12_14.lc_trk_g1_3
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 229)  (633 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_2
 (34 5)  (634 229)  (634 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (38 5)  (638 229)  (638 229)  LC_2 Logic Functioning bit
 (15 6)  (615 230)  (615 230)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 230)  (635 230)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_3
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (18 7)  (618 231)  (618 231)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g1_5
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 231)  (623 231)  routing T_12_14.sp4_v_b_22 <X> T_12_14.lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.sp4_v_b_22 <X> T_12_14.lc_trk_g1_6
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (633 231)  (633 231)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_3
 (25 8)  (625 232)  (625 232)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g2_2
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 233)  (623 233)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g2_2
 (25 9)  (625 233)  (625 233)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g2_2
 (26 9)  (626 233)  (626 233)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 233)  (634 233)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (48 9)  (648 233)  (648 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (616 234)  (616 234)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g2_5
 (21 10)  (621 234)  (621 234)  routing T_12_14.sp4_v_t_18 <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 234)  (623 234)  routing T_12_14.sp4_v_t_18 <X> T_12_14.lc_trk_g2_7
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 234)  (635 234)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.input_2_5
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (18 11)  (618 235)  (618 235)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g2_5
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 235)  (623 235)  routing T_12_14.sp4_v_b_46 <X> T_12_14.lc_trk_g2_6
 (24 11)  (624 235)  (624 235)  routing T_12_14.sp4_v_b_46 <X> T_12_14.lc_trk_g2_6
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 235)  (634 235)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.input_2_5
 (35 11)  (635 235)  (635 235)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.input_2_5
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g3_1
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g3_3
 (25 12)  (625 236)  (625 236)  routing T_12_14.sp4_v_b_26 <X> T_12_14.lc_trk_g3_2
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (618 237)  (618 237)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g3_1
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 237)  (623 237)  routing T_12_14.sp4_v_b_26 <X> T_12_14.lc_trk_g3_2
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (52 13)  (652 237)  (652 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (16 14)  (616 238)  (616 238)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 238)  (623 238)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g3_7
 (25 14)  (625 238)  (625 238)  routing T_12_14.sp4_h_r_46 <X> T_12_14.lc_trk_g3_6
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 238)  (635 238)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_7
 (42 14)  (642 238)  (642 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (21 15)  (621 239)  (621 239)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g3_7
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 239)  (623 239)  routing T_12_14.sp4_h_r_46 <X> T_12_14.lc_trk_g3_6
 (24 15)  (624 239)  (624 239)  routing T_12_14.sp4_h_r_46 <X> T_12_14.lc_trk_g3_6
 (25 15)  (625 239)  (625 239)  routing T_12_14.sp4_h_r_46 <X> T_12_14.lc_trk_g3_6
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 239)  (627 239)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 239)  (633 239)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_7
 (48 15)  (648 239)  (648 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_14

 (0 0)  (654 224)  (654 224)  Negative Clock bit

 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.top_op_3 <X> T_13_14.lc_trk_g0_3
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 224)  (689 224)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_0
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (21 1)  (675 225)  (675 225)  routing T_13_14.top_op_3 <X> T_13_14.lc_trk_g0_3
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_0
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (51 1)  (705 225)  (705 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (660 226)  (660 226)  routing T_13_14.sp4_h_l_42 <X> T_13_14.sp4_v_t_37
 (0 3)  (654 227)  (654 227)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (14 4)  (668 228)  (668 228)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g1_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_2
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 229)  (677 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_2
 (35 5)  (689 229)  (689 229)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_2
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (51 5)  (705 229)  (705 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 7)  (662 231)  (662 231)  routing T_13_14.sp4_v_b_1 <X> T_13_14.sp4_v_t_41
 (10 7)  (664 231)  (664 231)  routing T_13_14.sp4_v_b_1 <X> T_13_14.sp4_v_t_41
 (25 8)  (679 232)  (679 232)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g2_2
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 235)  (677 235)  routing T_13_14.sp4_v_b_46 <X> T_13_14.lc_trk_g2_6
 (24 11)  (678 235)  (678 235)  routing T_13_14.sp4_v_b_46 <X> T_13_14.lc_trk_g2_6
 (4 14)  (658 238)  (658 238)  routing T_13_14.sp4_v_b_1 <X> T_13_14.sp4_v_t_44
 (6 14)  (660 238)  (660 238)  routing T_13_14.sp4_v_b_1 <X> T_13_14.sp4_v_t_44
 (12 14)  (666 238)  (666 238)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_h_l_46
 (11 15)  (665 239)  (665 239)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_h_l_46
 (13 15)  (667 239)  (667 239)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_h_l_46


LogicTile_18_14

 (11 0)  (939 224)  (939 224)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_v_b_2
 (13 0)  (941 224)  (941 224)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_v_b_2


LogicTile_19_14

 (27 0)  (1009 224)  (1009 224)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 224)  (1012 224)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (37 0)  (1019 224)  (1019 224)  LC_0 Logic Functioning bit
 (38 0)  (1020 224)  (1020 224)  LC_0 Logic Functioning bit
 (39 0)  (1021 224)  (1021 224)  LC_0 Logic Functioning bit
 (44 0)  (1026 224)  (1026 224)  LC_0 Logic Functioning bit
 (30 1)  (1012 225)  (1012 225)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (40 1)  (1022 225)  (1022 225)  LC_0 Logic Functioning bit
 (41 1)  (1023 225)  (1023 225)  LC_0 Logic Functioning bit
 (42 1)  (1024 225)  (1024 225)  LC_0 Logic Functioning bit
 (43 1)  (1025 225)  (1025 225)  LC_0 Logic Functioning bit
 (49 1)  (1031 225)  (1031 225)  Carry_In_Mux bit 

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 226)  (1018 226)  LC_1 Logic Functioning bit
 (37 2)  (1019 226)  (1019 226)  LC_1 Logic Functioning bit
 (38 2)  (1020 226)  (1020 226)  LC_1 Logic Functioning bit
 (39 2)  (1021 226)  (1021 226)  LC_1 Logic Functioning bit
 (44 2)  (1026 226)  (1026 226)  LC_1 Logic Functioning bit
 (45 2)  (1027 226)  (1027 226)  LC_1 Logic Functioning bit
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 227)  (1022 227)  LC_1 Logic Functioning bit
 (41 3)  (1023 227)  (1023 227)  LC_1 Logic Functioning bit
 (42 3)  (1024 227)  (1024 227)  LC_1 Logic Functioning bit
 (43 3)  (1025 227)  (1025 227)  LC_1 Logic Functioning bit
 (21 4)  (1003 228)  (1003 228)  routing T_19_14.wire_logic_cluster/lc_3/out <X> T_19_14.lc_trk_g1_3
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 228)  (1007 228)  routing T_19_14.wire_logic_cluster/lc_2/out <X> T_19_14.lc_trk_g1_2
 (27 4)  (1009 228)  (1009 228)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (37 4)  (1019 228)  (1019 228)  LC_2 Logic Functioning bit
 (38 4)  (1020 228)  (1020 228)  LC_2 Logic Functioning bit
 (39 4)  (1021 228)  (1021 228)  LC_2 Logic Functioning bit
 (44 4)  (1026 228)  (1026 228)  LC_2 Logic Functioning bit
 (45 4)  (1027 228)  (1027 228)  LC_2 Logic Functioning bit
 (46 4)  (1028 228)  (1028 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1004 229)  (1004 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 229)  (1022 229)  LC_2 Logic Functioning bit
 (41 5)  (1023 229)  (1023 229)  LC_2 Logic Functioning bit
 (42 5)  (1024 229)  (1024 229)  LC_2 Logic Functioning bit
 (43 5)  (1025 229)  (1025 229)  LC_2 Logic Functioning bit
 (21 6)  (1003 230)  (1003 230)  routing T_19_14.wire_logic_cluster/lc_7/out <X> T_19_14.lc_trk_g1_7
 (22 6)  (1004 230)  (1004 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1009 230)  (1009 230)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 230)  (1018 230)  LC_3 Logic Functioning bit
 (37 6)  (1019 230)  (1019 230)  LC_3 Logic Functioning bit
 (38 6)  (1020 230)  (1020 230)  LC_3 Logic Functioning bit
 (39 6)  (1021 230)  (1021 230)  LC_3 Logic Functioning bit
 (44 6)  (1026 230)  (1026 230)  LC_3 Logic Functioning bit
 (45 6)  (1027 230)  (1027 230)  LC_3 Logic Functioning bit
 (30 7)  (1012 231)  (1012 231)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 231)  (1022 231)  LC_3 Logic Functioning bit
 (41 7)  (1023 231)  (1023 231)  LC_3 Logic Functioning bit
 (42 7)  (1024 231)  (1024 231)  LC_3 Logic Functioning bit
 (43 7)  (1025 231)  (1025 231)  LC_3 Logic Functioning bit
 (27 8)  (1009 232)  (1009 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 232)  (1010 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 232)  (1012 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (37 8)  (1019 232)  (1019 232)  LC_4 Logic Functioning bit
 (38 8)  (1020 232)  (1020 232)  LC_4 Logic Functioning bit
 (39 8)  (1021 232)  (1021 232)  LC_4 Logic Functioning bit
 (44 8)  (1026 232)  (1026 232)  LC_4 Logic Functioning bit
 (45 8)  (1027 232)  (1027 232)  LC_4 Logic Functioning bit
 (15 9)  (997 233)  (997 233)  routing T_19_14.tnr_op_0 <X> T_19_14.lc_trk_g2_0
 (17 9)  (999 233)  (999 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (40 9)  (1022 233)  (1022 233)  LC_4 Logic Functioning bit
 (41 9)  (1023 233)  (1023 233)  LC_4 Logic Functioning bit
 (42 9)  (1024 233)  (1024 233)  LC_4 Logic Functioning bit
 (43 9)  (1025 233)  (1025 233)  LC_4 Logic Functioning bit
 (15 10)  (997 234)  (997 234)  routing T_19_14.tnr_op_5 <X> T_19_14.lc_trk_g2_5
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (28 10)  (1010 234)  (1010 234)  routing T_19_14.lc_trk_g2_0 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (37 10)  (1019 234)  (1019 234)  LC_5 Logic Functioning bit
 (38 10)  (1020 234)  (1020 234)  LC_5 Logic Functioning bit
 (39 10)  (1021 234)  (1021 234)  LC_5 Logic Functioning bit
 (44 10)  (1026 234)  (1026 234)  LC_5 Logic Functioning bit
 (40 11)  (1022 235)  (1022 235)  LC_5 Logic Functioning bit
 (41 11)  (1023 235)  (1023 235)  LC_5 Logic Functioning bit
 (42 11)  (1024 235)  (1024 235)  LC_5 Logic Functioning bit
 (43 11)  (1025 235)  (1025 235)  LC_5 Logic Functioning bit
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.wire_logic_cluster/lc_1/out <X> T_19_14.lc_trk_g3_1
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (37 12)  (1019 236)  (1019 236)  LC_6 Logic Functioning bit
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (39 12)  (1021 236)  (1021 236)  LC_6 Logic Functioning bit
 (44 12)  (1026 236)  (1026 236)  LC_6 Logic Functioning bit
 (40 13)  (1022 237)  (1022 237)  LC_6 Logic Functioning bit
 (41 13)  (1023 237)  (1023 237)  LC_6 Logic Functioning bit
 (42 13)  (1024 237)  (1024 237)  LC_6 Logic Functioning bit
 (43 13)  (1025 237)  (1025 237)  LC_6 Logic Functioning bit
 (14 14)  (996 238)  (996 238)  routing T_19_14.wire_logic_cluster/lc_4/out <X> T_19_14.lc_trk_g3_4
 (27 14)  (1009 238)  (1009 238)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 238)  (1012 238)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 238)  (1019 238)  LC_7 Logic Functioning bit
 (39 14)  (1021 238)  (1021 238)  LC_7 Logic Functioning bit
 (41 14)  (1023 238)  (1023 238)  LC_7 Logic Functioning bit
 (43 14)  (1025 238)  (1025 238)  LC_7 Logic Functioning bit
 (45 14)  (1027 238)  (1027 238)  LC_7 Logic Functioning bit
 (17 15)  (999 239)  (999 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1006 239)  (1006 239)  routing T_19_14.tnr_op_6 <X> T_19_14.lc_trk_g3_6
 (30 15)  (1012 239)  (1012 239)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (39 15)  (1021 239)  (1021 239)  LC_7 Logic Functioning bit
 (41 15)  (1023 239)  (1023 239)  LC_7 Logic Functioning bit
 (43 15)  (1025 239)  (1025 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (21 0)  (1057 224)  (1057 224)  routing T_20_14.lft_op_3 <X> T_20_14.lc_trk_g0_3
 (22 0)  (1058 224)  (1058 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 224)  (1060 224)  routing T_20_14.lft_op_3 <X> T_20_14.lc_trk_g0_3
 (27 0)  (1063 224)  (1063 224)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 224)  (1070 224)  routing T_20_14.lc_trk_g1_0 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 224)  (1073 224)  LC_0 Logic Functioning bit
 (38 0)  (1074 224)  (1074 224)  LC_0 Logic Functioning bit
 (39 0)  (1075 224)  (1075 224)  LC_0 Logic Functioning bit
 (43 0)  (1079 224)  (1079 224)  LC_0 Logic Functioning bit
 (45 0)  (1081 224)  (1081 224)  LC_0 Logic Functioning bit
 (51 0)  (1087 224)  (1087 224)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (1062 225)  (1062 225)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 225)  (1066 225)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 225)  (1068 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 225)  (1069 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_0
 (34 1)  (1070 225)  (1070 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_0
 (35 1)  (1071 225)  (1071 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_0
 (36 1)  (1072 225)  (1072 225)  LC_0 Logic Functioning bit
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (38 1)  (1074 225)  (1074 225)  LC_0 Logic Functioning bit
 (39 1)  (1075 225)  (1075 225)  LC_0 Logic Functioning bit
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 226)  (1062 226)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 226)  (1064 226)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 226)  (1066 226)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 226)  (1070 226)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (27 3)  (1063 227)  (1063 227)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 227)  (1064 227)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 227)  (1067 227)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (41 3)  (1077 227)  (1077 227)  LC_1 Logic Functioning bit
 (43 3)  (1079 227)  (1079 227)  LC_1 Logic Functioning bit
 (14 4)  (1050 228)  (1050 228)  routing T_20_14.wire_logic_cluster/lc_0/out <X> T_20_14.lc_trk_g1_0
 (21 4)  (1057 228)  (1057 228)  routing T_20_14.wire_logic_cluster/lc_3/out <X> T_20_14.lc_trk_g1_3
 (22 4)  (1058 228)  (1058 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1061 228)  (1061 228)  routing T_20_14.wire_logic_cluster/lc_2/out <X> T_20_14.lc_trk_g1_2
 (26 4)  (1062 228)  (1062 228)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 228)  (1070 228)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (50 4)  (1086 228)  (1086 228)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (1053 229)  (1053 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1058 229)  (1058 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1063 229)  (1063 229)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 229)  (1067 229)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (42 5)  (1078 229)  (1078 229)  LC_2 Logic Functioning bit
 (17 6)  (1053 230)  (1053 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 230)  (1054 230)  routing T_20_14.wire_logic_cluster/lc_5/out <X> T_20_14.lc_trk_g1_5
 (21 6)  (1057 230)  (1057 230)  routing T_20_14.lft_op_7 <X> T_20_14.lc_trk_g1_7
 (22 6)  (1058 230)  (1058 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 230)  (1060 230)  routing T_20_14.lft_op_7 <X> T_20_14.lc_trk_g1_7
 (25 6)  (1061 230)  (1061 230)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g1_6
 (26 6)  (1062 230)  (1062 230)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 230)  (1063 230)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 230)  (1064 230)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 230)  (1073 230)  LC_3 Logic Functioning bit
 (39 6)  (1075 230)  (1075 230)  LC_3 Logic Functioning bit
 (40 6)  (1076 230)  (1076 230)  LC_3 Logic Functioning bit
 (42 6)  (1078 230)  (1078 230)  LC_3 Logic Functioning bit
 (45 6)  (1081 230)  (1081 230)  LC_3 Logic Functioning bit
 (46 6)  (1082 230)  (1082 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1086 230)  (1086 230)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1051 231)  (1051 231)  routing T_20_14.bot_op_4 <X> T_20_14.lc_trk_g1_4
 (17 7)  (1053 231)  (1053 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (1058 231)  (1058 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1059 231)  (1059 231)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g1_6
 (24 7)  (1060 231)  (1060 231)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g1_6
 (25 7)  (1061 231)  (1061 231)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g1_6
 (26 7)  (1062 231)  (1062 231)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 231)  (1063 231)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 231)  (1066 231)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 231)  (1067 231)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (38 7)  (1074 231)  (1074 231)  LC_3 Logic Functioning bit
 (41 7)  (1077 231)  (1077 231)  LC_3 Logic Functioning bit
 (43 7)  (1079 231)  (1079 231)  LC_3 Logic Functioning bit
 (15 8)  (1051 232)  (1051 232)  routing T_20_14.sp4_h_r_33 <X> T_20_14.lc_trk_g2_1
 (16 8)  (1052 232)  (1052 232)  routing T_20_14.sp4_h_r_33 <X> T_20_14.lc_trk_g2_1
 (17 8)  (1053 232)  (1053 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1054 232)  (1054 232)  routing T_20_14.sp4_h_r_33 <X> T_20_14.lc_trk_g2_1
 (21 8)  (1057 232)  (1057 232)  routing T_20_14.bnl_op_3 <X> T_20_14.lc_trk_g2_3
 (22 8)  (1058 232)  (1058 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (1063 232)  (1063 232)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 232)  (1067 232)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (39 8)  (1075 232)  (1075 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (51 8)  (1087 232)  (1087 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (1057 233)  (1057 233)  routing T_20_14.bnl_op_3 <X> T_20_14.lc_trk_g2_3
 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1060 233)  (1060 233)  routing T_20_14.tnl_op_2 <X> T_20_14.lc_trk_g2_2
 (25 9)  (1061 233)  (1061 233)  routing T_20_14.tnl_op_2 <X> T_20_14.lc_trk_g2_2
 (26 9)  (1062 233)  (1062 233)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 233)  (1066 233)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 233)  (1068 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1069 233)  (1069 233)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_4
 (34 9)  (1070 233)  (1070 233)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_4
 (35 9)  (1071 233)  (1071 233)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_4
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (39 9)  (1075 233)  (1075 233)  LC_4 Logic Functioning bit
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1054 234)  (1054 234)  routing T_20_14.bnl_op_5 <X> T_20_14.lc_trk_g2_5
 (21 10)  (1057 234)  (1057 234)  routing T_20_14.bnl_op_7 <X> T_20_14.lc_trk_g2_7
 (22 10)  (1058 234)  (1058 234)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (1061 234)  (1061 234)  routing T_20_14.wire_logic_cluster/lc_6/out <X> T_20_14.lc_trk_g2_6
 (27 10)  (1063 234)  (1063 234)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 234)  (1064 234)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 234)  (1067 234)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 234)  (1070 234)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 234)  (1071 234)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.input_2_5
 (40 10)  (1076 234)  (1076 234)  LC_5 Logic Functioning bit
 (18 11)  (1054 235)  (1054 235)  routing T_20_14.bnl_op_5 <X> T_20_14.lc_trk_g2_5
 (21 11)  (1057 235)  (1057 235)  routing T_20_14.bnl_op_7 <X> T_20_14.lc_trk_g2_7
 (22 11)  (1058 235)  (1058 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1062 235)  (1062 235)  routing T_20_14.lc_trk_g0_3 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 235)  (1067 235)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 235)  (1068 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1070 235)  (1070 235)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.input_2_5
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1054 236)  (1054 236)  routing T_20_14.bnl_op_1 <X> T_20_14.lc_trk_g3_1
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1060 236)  (1060 236)  routing T_20_14.tnl_op_3 <X> T_20_14.lc_trk_g3_3
 (25 12)  (1061 236)  (1061 236)  routing T_20_14.bnl_op_2 <X> T_20_14.lc_trk_g3_2
 (27 12)  (1063 236)  (1063 236)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 236)  (1065 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 236)  (1069 236)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 236)  (1073 236)  LC_6 Logic Functioning bit
 (38 12)  (1074 236)  (1074 236)  LC_6 Logic Functioning bit
 (39 12)  (1075 236)  (1075 236)  LC_6 Logic Functioning bit
 (45 12)  (1081 236)  (1081 236)  LC_6 Logic Functioning bit
 (18 13)  (1054 237)  (1054 237)  routing T_20_14.bnl_op_1 <X> T_20_14.lc_trk_g3_1
 (21 13)  (1057 237)  (1057 237)  routing T_20_14.tnl_op_3 <X> T_20_14.lc_trk_g3_3
 (22 13)  (1058 237)  (1058 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1061 237)  (1061 237)  routing T_20_14.bnl_op_2 <X> T_20_14.lc_trk_g3_2
 (26 13)  (1062 237)  (1062 237)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 237)  (1064 237)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 237)  (1065 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 237)  (1066 237)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 237)  (1067 237)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 237)  (1068 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1069 237)  (1069 237)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_6
 (34 13)  (1070 237)  (1070 237)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_6
 (35 13)  (1071 237)  (1071 237)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_6
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (37 13)  (1073 237)  (1073 237)  LC_6 Logic Functioning bit
 (38 13)  (1074 237)  (1074 237)  LC_6 Logic Functioning bit
 (39 13)  (1075 237)  (1075 237)  LC_6 Logic Functioning bit
 (2 14)  (1038 238)  (1038 238)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (14 14)  (1050 238)  (1050 238)  routing T_20_14.bnl_op_4 <X> T_20_14.lc_trk_g3_4
 (28 14)  (1064 238)  (1064 238)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 238)  (1065 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 238)  (1068 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 238)  (1069 238)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 238)  (1070 238)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 238)  (1071 238)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_7
 (37 14)  (1073 238)  (1073 238)  LC_7 Logic Functioning bit
 (42 14)  (1078 238)  (1078 238)  LC_7 Logic Functioning bit
 (43 14)  (1079 238)  (1079 238)  LC_7 Logic Functioning bit
 (45 14)  (1081 238)  (1081 238)  LC_7 Logic Functioning bit
 (14 15)  (1050 239)  (1050 239)  routing T_20_14.bnl_op_4 <X> T_20_14.lc_trk_g3_4
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (1062 239)  (1062 239)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 239)  (1063 239)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 239)  (1065 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 239)  (1066 239)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 239)  (1067 239)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 239)  (1068 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 239)  (1069 239)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_7
 (35 15)  (1071 239)  (1071 239)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_7
 (36 15)  (1072 239)  (1072 239)  LC_7 Logic Functioning bit
 (37 15)  (1073 239)  (1073 239)  LC_7 Logic Functioning bit
 (42 15)  (1078 239)  (1078 239)  LC_7 Logic Functioning bit
 (43 15)  (1079 239)  (1079 239)  LC_7 Logic Functioning bit


LogicTile_23_14

 (8 12)  (1206 236)  (1206 236)  routing T_23_14.sp4_h_l_47 <X> T_23_14.sp4_h_r_10


LogicTile_27_14

 (8 15)  (1410 239)  (1410 239)  routing T_27_14.sp4_h_l_47 <X> T_27_14.sp4_v_t_47


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 236)  (1730 236)  routing T_33_14.span4_vert_b_12 <X> T_33_14.lc_trk_g1_4
 (5 13)  (1731 237)  (1731 237)  routing T_33_14.span4_vert_b_12 <X> T_33_14.lc_trk_g1_4
 (7 13)  (1733 237)  (1733 237)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_7_13

 (10 12)  (352 220)  (352 220)  routing T_7_13.sp4_v_t_40 <X> T_7_13.sp4_h_r_10


RAM_Tile_8_13

 (2 0)  (398 208)  (398 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_10_13

 (25 0)  (517 208)  (517 208)  routing T_10_13.bnr_op_2 <X> T_10_13.lc_trk_g0_2
 (22 1)  (514 209)  (514 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (517 209)  (517 209)  routing T_10_13.bnr_op_2 <X> T_10_13.lc_trk_g0_2
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (507 210)  (507 210)  routing T_10_13.bot_op_5 <X> T_10_13.lc_trk_g0_5
 (17 2)  (509 210)  (509 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (19 2)  (511 210)  (511 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (517 210)  (517 210)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g0_6
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 210)  (523 210)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 210)  (526 210)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 210)  (527 210)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.input_2_1
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (0 3)  (492 211)  (492 211)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (16 3)  (508 211)  (508 211)  routing T_10_13.sp12_h_r_12 <X> T_10_13.lc_trk_g0_4
 (17 3)  (509 211)  (509 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (514 211)  (514 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 211)  (515 211)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g0_6
 (24 3)  (516 211)  (516 211)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g0_6
 (25 3)  (517 211)  (517 211)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g0_6
 (26 3)  (518 211)  (518 211)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 211)  (519 211)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 211)  (520 211)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 211)  (521 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 211)  (522 211)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 211)  (523 211)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 211)  (524 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (525 211)  (525 211)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.input_2_1
 (39 3)  (531 211)  (531 211)  LC_1 Logic Functioning bit
 (15 4)  (507 212)  (507 212)  routing T_10_13.bot_op_1 <X> T_10_13.lc_trk_g1_1
 (17 4)  (509 212)  (509 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (518 212)  (518 212)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 212)  (520 212)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 212)  (522 212)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 212)  (523 212)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 212)  (526 212)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (48 4)  (540 212)  (540 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (514 213)  (514 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 213)  (517 213)  routing T_10_13.sp4_r_v_b_26 <X> T_10_13.lc_trk_g1_2
 (27 5)  (519 213)  (519 213)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 213)  (521 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 213)  (522 213)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 213)  (524 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 213)  (525 213)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.input_2_2
 (34 5)  (526 213)  (526 213)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.input_2_2
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (15 6)  (507 214)  (507 214)  routing T_10_13.sp4_h_r_5 <X> T_10_13.lc_trk_g1_5
 (16 6)  (508 214)  (508 214)  routing T_10_13.sp4_h_r_5 <X> T_10_13.lc_trk_g1_5
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (19 6)  (511 214)  (511 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (513 214)  (513 214)  routing T_10_13.bnr_op_7 <X> T_10_13.lc_trk_g1_7
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (18 7)  (510 215)  (510 215)  routing T_10_13.sp4_h_r_5 <X> T_10_13.lc_trk_g1_5
 (21 7)  (513 215)  (513 215)  routing T_10_13.bnr_op_7 <X> T_10_13.lc_trk_g1_7
 (22 7)  (514 215)  (514 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 215)  (516 215)  routing T_10_13.bot_op_6 <X> T_10_13.lc_trk_g1_6
 (14 8)  (506 216)  (506 216)  routing T_10_13.rgt_op_0 <X> T_10_13.lc_trk_g2_0
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 216)  (510 216)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g2_1
 (26 8)  (518 216)  (518 216)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 216)  (519 216)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 216)  (522 216)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 216)  (523 216)  routing T_10_13.lc_trk_g0_5 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 216)  (527 216)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.input_2_4
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (40 8)  (532 216)  (532 216)  LC_4 Logic Functioning bit
 (41 8)  (533 216)  (533 216)  LC_4 Logic Functioning bit
 (15 9)  (507 217)  (507 217)  routing T_10_13.rgt_op_0 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (519 217)  (519 217)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 217)  (520 217)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 217)  (521 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 217)  (522 217)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 217)  (524 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (17 10)  (509 218)  (509 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (513 218)  (513 218)  routing T_10_13.sp4_h_l_34 <X> T_10_13.lc_trk_g2_7
 (22 10)  (514 218)  (514 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 218)  (515 218)  routing T_10_13.sp4_h_l_34 <X> T_10_13.lc_trk_g2_7
 (24 10)  (516 218)  (516 218)  routing T_10_13.sp4_h_l_34 <X> T_10_13.lc_trk_g2_7
 (28 10)  (520 218)  (520 218)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 218)  (526 218)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (46 10)  (538 218)  (538 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (542 218)  (542 218)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (510 219)  (510 219)  routing T_10_13.sp4_r_v_b_37 <X> T_10_13.lc_trk_g2_5
 (21 11)  (513 219)  (513 219)  routing T_10_13.sp4_h_l_34 <X> T_10_13.lc_trk_g2_7
 (28 11)  (520 219)  (520 219)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (517 220)  (517 220)  routing T_10_13.sp4_v_t_23 <X> T_10_13.lc_trk_g3_2
 (26 12)  (518 220)  (518 220)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 220)  (519 220)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 220)  (523 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 220)  (525 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 220)  (526 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (38 12)  (530 220)  (530 220)  LC_6 Logic Functioning bit
 (45 12)  (537 220)  (537 220)  LC_6 Logic Functioning bit
 (50 12)  (542 220)  (542 220)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (510 221)  (510 221)  routing T_10_13.sp4_r_v_b_41 <X> T_10_13.lc_trk_g3_1
 (22 13)  (514 221)  (514 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (515 221)  (515 221)  routing T_10_13.sp4_v_t_23 <X> T_10_13.lc_trk_g3_2
 (25 13)  (517 221)  (517 221)  routing T_10_13.sp4_v_t_23 <X> T_10_13.lc_trk_g3_2
 (26 13)  (518 221)  (518 221)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 221)  (521 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 221)  (522 221)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 221)  (523 221)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 221)  (529 221)  LC_6 Logic Functioning bit
 (39 13)  (531 221)  (531 221)  LC_6 Logic Functioning bit
 (42 13)  (534 221)  (534 221)  LC_6 Logic Functioning bit
 (4 14)  (496 222)  (496 222)  routing T_10_13.sp4_v_b_9 <X> T_10_13.sp4_v_t_44
 (17 14)  (509 222)  (509 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (517 222)  (517 222)  routing T_10_13.wire_logic_cluster/lc_6/out <X> T_10_13.lc_trk_g3_6
 (14 15)  (506 223)  (506 223)  routing T_10_13.sp12_v_b_20 <X> T_10_13.lc_trk_g3_4
 (16 15)  (508 223)  (508 223)  routing T_10_13.sp12_v_b_20 <X> T_10_13.lc_trk_g3_4
 (17 15)  (509 223)  (509 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_13

 (0 0)  (546 208)  (546 208)  Negative Clock bit

 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 208)  (570 208)  routing T_11_13.bot_op_3 <X> T_11_13.lc_trk_g0_3
 (25 0)  (571 208)  (571 208)  routing T_11_13.lft_op_2 <X> T_11_13.lc_trk_g0_2
 (27 0)  (573 208)  (573 208)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 208)  (574 208)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 208)  (581 208)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_0
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (40 0)  (586 208)  (586 208)  LC_0 Logic Functioning bit
 (41 0)  (587 208)  (587 208)  LC_0 Logic Functioning bit
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 209)  (570 209)  routing T_11_13.lft_op_2 <X> T_11_13.lc_trk_g0_2
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 209)  (574 209)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 209)  (576 209)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_0
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (546 211)  (546 211)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (25 4)  (571 212)  (571 212)  routing T_11_13.sp4_v_b_10 <X> T_11_13.lc_trk_g1_2
 (26 4)  (572 212)  (572 212)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 212)  (580 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 213)  (569 213)  routing T_11_13.sp4_v_b_10 <X> T_11_13.lc_trk_g1_2
 (25 5)  (571 213)  (571 213)  routing T_11_13.sp4_v_b_10 <X> T_11_13.lc_trk_g1_2
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 213)  (577 213)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 213)  (581 213)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.input_2_2
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.bnr_op_5 <X> T_11_13.lc_trk_g1_5
 (8 7)  (554 215)  (554 215)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_v_t_41
 (9 7)  (555 215)  (555 215)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_v_t_41
 (12 7)  (558 215)  (558 215)  routing T_11_13.sp4_h_l_40 <X> T_11_13.sp4_v_t_40
 (18 7)  (564 215)  (564 215)  routing T_11_13.bnr_op_5 <X> T_11_13.lc_trk_g1_5
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 217)  (569 217)  routing T_11_13.sp4_v_b_42 <X> T_11_13.lc_trk_g2_2
 (24 9)  (570 217)  (570 217)  routing T_11_13.sp4_v_b_42 <X> T_11_13.lc_trk_g2_2
 (14 10)  (560 218)  (560 218)  routing T_11_13.sp4_v_b_36 <X> T_11_13.lc_trk_g2_4
 (14 11)  (560 219)  (560 219)  routing T_11_13.sp4_v_b_36 <X> T_11_13.lc_trk_g2_4
 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_v_b_36 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (25 12)  (571 220)  (571 220)  routing T_11_13.wire_logic_cluster/lc_2/out <X> T_11_13.lc_trk_g3_2
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (554 223)  (554 223)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_v_t_47
 (9 15)  (555 223)  (555 223)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_v_t_47
 (10 15)  (556 223)  (556 223)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_v_t_47


LogicTile_12_13

 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g0_2
 (4 2)  (604 210)  (604 210)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_v_t_37
 (15 2)  (615 210)  (615 210)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (625 210)  (625 210)  routing T_12_13.bnr_op_6 <X> T_12_13.lc_trk_g0_6
 (5 3)  (605 211)  (605 211)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_v_t_37
 (18 3)  (618 211)  (618 211)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g0_5
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (625 211)  (625 211)  routing T_12_13.bnr_op_6 <X> T_12_13.lc_trk_g0_6
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g1_3
 (21 5)  (621 213)  (621 213)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g1_3
 (15 7)  (615 215)  (615 215)  routing T_12_13.sp4_v_t_9 <X> T_12_13.lc_trk_g1_4
 (16 7)  (616 215)  (616 215)  routing T_12_13.sp4_v_t_9 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (10 11)  (610 219)  (610 219)  routing T_12_13.sp4_h_l_39 <X> T_12_13.sp4_v_t_42
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 220)  (635 220)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.input_2_6
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 221)  (635 221)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.input_2_6
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (21 14)  (621 222)  (621 222)  routing T_12_13.bnl_op_7 <X> T_12_13.lc_trk_g3_7
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 222)  (631 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 222)  (634 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (38 14)  (638 222)  (638 222)  LC_7 Logic Functioning bit
 (41 14)  (641 222)  (641 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (50 14)  (650 222)  (650 222)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (652 222)  (652 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (621 223)  (621 223)  routing T_12_13.bnl_op_7 <X> T_12_13.lc_trk_g3_7
 (27 15)  (627 223)  (627 223)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (37 15)  (637 223)  (637 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g0_2
 (25 1)  (679 209)  (679 209)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g0_2
 (14 5)  (668 213)  (668 213)  routing T_13_13.top_op_0 <X> T_13_13.lc_trk_g1_0
 (15 5)  (669 213)  (669 213)  routing T_13_13.top_op_0 <X> T_13_13.lc_trk_g1_0
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g1_2
 (25 5)  (679 213)  (679 213)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g1_2
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (16 9)  (670 217)  (670 217)  routing T_13_13.sp12_v_b_8 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (47 9)  (701 217)  (701 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (13 14)  (667 222)  (667 222)  routing T_13_13.sp4_h_r_11 <X> T_13_13.sp4_v_t_46
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (51 14)  (705 222)  (705 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (665 223)  (665 223)  routing T_13_13.sp4_h_r_11 <X> T_13_13.sp4_h_l_46
 (12 15)  (666 223)  (666 223)  routing T_13_13.sp4_h_r_11 <X> T_13_13.sp4_v_t_46
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (9 6)  (771 214)  (771 214)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_h_l_41
 (10 6)  (772 214)  (772 214)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_h_l_41


LogicTile_16_13

 (4 2)  (820 210)  (820 210)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_v_t_37
 (5 2)  (821 210)  (821 210)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_h_l_37
 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23
 (19 13)  (835 221)  (835 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_13

 (11 15)  (885 223)  (885 223)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_h_l_46
 (13 15)  (887 223)  (887 223)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_h_l_46


LogicTile_18_13

 (19 15)  (947 223)  (947 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_13

 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 208)  (1010 208)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 208)  (1012 208)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 208)  (1026 208)  LC_0 Logic Functioning bit
 (32 1)  (1014 209)  (1014 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 209)  (1015 209)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_0
 (34 1)  (1016 209)  (1016 209)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_0
 (35 1)  (1017 209)  (1017 209)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_0
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 210)  (1018 210)  LC_1 Logic Functioning bit
 (37 2)  (1019 210)  (1019 210)  LC_1 Logic Functioning bit
 (38 2)  (1020 210)  (1020 210)  LC_1 Logic Functioning bit
 (39 2)  (1021 210)  (1021 210)  LC_1 Logic Functioning bit
 (44 2)  (1026 210)  (1026 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 211)  (1022 211)  LC_1 Logic Functioning bit
 (41 3)  (1023 211)  (1023 211)  LC_1 Logic Functioning bit
 (42 3)  (1024 211)  (1024 211)  LC_1 Logic Functioning bit
 (43 3)  (1025 211)  (1025 211)  LC_1 Logic Functioning bit
 (25 4)  (1007 212)  (1007 212)  routing T_19_13.wire_logic_cluster/lc_2/out <X> T_19_13.lc_trk_g1_2
 (27 4)  (1009 212)  (1009 212)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 212)  (1018 212)  LC_2 Logic Functioning bit
 (37 4)  (1019 212)  (1019 212)  LC_2 Logic Functioning bit
 (38 4)  (1020 212)  (1020 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (44 4)  (1026 212)  (1026 212)  LC_2 Logic Functioning bit
 (45 4)  (1027 212)  (1027 212)  LC_2 Logic Functioning bit
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 213)  (1012 213)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 213)  (1022 213)  LC_2 Logic Functioning bit
 (41 5)  (1023 213)  (1023 213)  LC_2 Logic Functioning bit
 (42 5)  (1024 213)  (1024 213)  LC_2 Logic Functioning bit
 (43 5)  (1025 213)  (1025 213)  LC_2 Logic Functioning bit
 (14 6)  (996 214)  (996 214)  routing T_19_13.wire_logic_cluster/lc_4/out <X> T_19_13.lc_trk_g1_4
 (25 6)  (1007 214)  (1007 214)  routing T_19_13.wire_logic_cluster/lc_6/out <X> T_19_13.lc_trk_g1_6
 (28 6)  (1010 214)  (1010 214)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 214)  (1012 214)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (44 6)  (1026 214)  (1026 214)  LC_3 Logic Functioning bit
 (17 7)  (999 215)  (999 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 215)  (1022 215)  LC_3 Logic Functioning bit
 (41 7)  (1023 215)  (1023 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (27 8)  (1009 216)  (1009 216)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 216)  (1012 216)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 216)  (1018 216)  LC_4 Logic Functioning bit
 (37 8)  (1019 216)  (1019 216)  LC_4 Logic Functioning bit
 (38 8)  (1020 216)  (1020 216)  LC_4 Logic Functioning bit
 (39 8)  (1021 216)  (1021 216)  LC_4 Logic Functioning bit
 (44 8)  (1026 216)  (1026 216)  LC_4 Logic Functioning bit
 (45 8)  (1027 216)  (1027 216)  LC_4 Logic Functioning bit
 (40 9)  (1022 217)  (1022 217)  LC_4 Logic Functioning bit
 (41 9)  (1023 217)  (1023 217)  LC_4 Logic Functioning bit
 (42 9)  (1024 217)  (1024 217)  LC_4 Logic Functioning bit
 (43 9)  (1025 217)  (1025 217)  LC_4 Logic Functioning bit
 (28 10)  (1010 218)  (1010 218)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 218)  (1012 218)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (37 10)  (1019 218)  (1019 218)  LC_5 Logic Functioning bit
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (39 10)  (1021 218)  (1021 218)  LC_5 Logic Functioning bit
 (44 10)  (1026 218)  (1026 218)  LC_5 Logic Functioning bit
 (15 11)  (997 219)  (997 219)  routing T_19_13.tnr_op_4 <X> T_19_13.lc_trk_g2_4
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1006 219)  (1006 219)  routing T_19_13.tnr_op_6 <X> T_19_13.lc_trk_g2_6
 (40 11)  (1022 219)  (1022 219)  LC_5 Logic Functioning bit
 (41 11)  (1023 219)  (1023 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (43 11)  (1025 219)  (1025 219)  LC_5 Logic Functioning bit
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.wire_logic_cluster/lc_1/out <X> T_19_13.lc_trk_g3_1
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1006 220)  (1006 220)  routing T_19_13.tnr_op_3 <X> T_19_13.lc_trk_g3_3
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 220)  (1012 220)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (44 12)  (1026 220)  (1026 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (30 13)  (1012 221)  (1012 221)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 221)  (1022 221)  LC_6 Logic Functioning bit
 (41 13)  (1023 221)  (1023 221)  LC_6 Logic Functioning bit
 (42 13)  (1024 221)  (1024 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (53 13)  (1035 221)  (1035 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (996 222)  (996 222)  routing T_19_13.rgt_op_4 <X> T_19_13.lc_trk_g3_4
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1006 222)  (1006 222)  routing T_19_13.tnr_op_7 <X> T_19_13.lc_trk_g3_7
 (27 14)  (1009 222)  (1009 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 222)  (1010 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 222)  (1012 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 222)  (1018 222)  LC_7 Logic Functioning bit
 (37 14)  (1019 222)  (1019 222)  LC_7 Logic Functioning bit
 (38 14)  (1020 222)  (1020 222)  LC_7 Logic Functioning bit
 (39 14)  (1021 222)  (1021 222)  LC_7 Logic Functioning bit
 (44 14)  (1026 222)  (1026 222)  LC_7 Logic Functioning bit
 (15 15)  (997 223)  (997 223)  routing T_19_13.rgt_op_4 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (1012 223)  (1012 223)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (1022 223)  (1022 223)  LC_7 Logic Functioning bit
 (41 15)  (1023 223)  (1023 223)  LC_7 Logic Functioning bit
 (42 15)  (1024 223)  (1024 223)  LC_7 Logic Functioning bit
 (43 15)  (1025 223)  (1025 223)  LC_7 Logic Functioning bit


LogicTile_20_13

 (22 0)  (1058 208)  (1058 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1060 208)  (1060 208)  routing T_20_13.top_op_3 <X> T_20_13.lc_trk_g0_3
 (27 0)  (1063 208)  (1063 208)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 208)  (1064 208)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 208)  (1069 208)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 208)  (1071 208)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.input_2_0
 (15 1)  (1051 209)  (1051 209)  routing T_20_13.bot_op_0 <X> T_20_13.lc_trk_g0_0
 (17 1)  (1053 209)  (1053 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1057 209)  (1057 209)  routing T_20_13.top_op_3 <X> T_20_13.lc_trk_g0_3
 (26 1)  (1062 209)  (1062 209)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 209)  (1063 209)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 209)  (1066 209)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 209)  (1067 209)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 209)  (1068 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 209)  (1071 209)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.input_2_0
 (38 1)  (1074 209)  (1074 209)  LC_0 Logic Functioning bit
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (1053 210)  (1053 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1054 210)  (1054 210)  routing T_20_13.wire_logic_cluster/lc_5/out <X> T_20_13.lc_trk_g0_5
 (25 2)  (1061 210)  (1061 210)  routing T_20_13.bnr_op_6 <X> T_20_13.lc_trk_g0_6
 (26 2)  (1062 210)  (1062 210)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 210)  (1063 210)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 210)  (1066 210)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 210)  (1069 210)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 210)  (1073 210)  LC_1 Logic Functioning bit
 (38 2)  (1074 210)  (1074 210)  LC_1 Logic Functioning bit
 (39 2)  (1075 210)  (1075 210)  LC_1 Logic Functioning bit
 (45 2)  (1081 210)  (1081 210)  LC_1 Logic Functioning bit
 (50 2)  (1086 210)  (1086 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 211)  (1058 211)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1061 211)  (1061 211)  routing T_20_13.bnr_op_6 <X> T_20_13.lc_trk_g0_6
 (26 3)  (1062 211)  (1062 211)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 211)  (1063 211)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 211)  (1066 211)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 211)  (1067 211)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 211)  (1072 211)  LC_1 Logic Functioning bit
 (37 3)  (1073 211)  (1073 211)  LC_1 Logic Functioning bit
 (38 3)  (1074 211)  (1074 211)  LC_1 Logic Functioning bit
 (39 3)  (1075 211)  (1075 211)  LC_1 Logic Functioning bit
 (21 4)  (1057 212)  (1057 212)  routing T_20_13.bnr_op_3 <X> T_20_13.lc_trk_g1_3
 (22 4)  (1058 212)  (1058 212)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 212)  (1063 212)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 212)  (1064 212)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 212)  (1067 212)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 212)  (1070 212)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 212)  (1071 212)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_2
 (37 4)  (1073 212)  (1073 212)  LC_2 Logic Functioning bit
 (42 4)  (1078 212)  (1078 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (45 4)  (1081 212)  (1081 212)  LC_2 Logic Functioning bit
 (21 5)  (1057 213)  (1057 213)  routing T_20_13.bnr_op_3 <X> T_20_13.lc_trk_g1_3
 (26 5)  (1062 213)  (1062 213)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 213)  (1063 213)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 213)  (1067 213)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 213)  (1068 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1069 213)  (1069 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_2
 (34 5)  (1070 213)  (1070 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_2
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (37 5)  (1073 213)  (1073 213)  LC_2 Logic Functioning bit
 (42 5)  (1078 213)  (1078 213)  LC_2 Logic Functioning bit
 (43 5)  (1079 213)  (1079 213)  LC_2 Logic Functioning bit
 (14 6)  (1050 214)  (1050 214)  routing T_20_13.wire_logic_cluster/lc_4/out <X> T_20_13.lc_trk_g1_4
 (22 6)  (1058 214)  (1058 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 214)  (1060 214)  routing T_20_13.bot_op_7 <X> T_20_13.lc_trk_g1_7
 (25 6)  (1061 214)  (1061 214)  routing T_20_13.wire_logic_cluster/lc_6/out <X> T_20_13.lc_trk_g1_6
 (27 6)  (1063 214)  (1063 214)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 214)  (1065 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 214)  (1066 214)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 214)  (1067 214)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 214)  (1069 214)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 214)  (1071 214)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.input_2_3
 (37 6)  (1073 214)  (1073 214)  LC_3 Logic Functioning bit
 (38 6)  (1074 214)  (1074 214)  LC_3 Logic Functioning bit
 (39 6)  (1075 214)  (1075 214)  LC_3 Logic Functioning bit
 (45 6)  (1081 214)  (1081 214)  LC_3 Logic Functioning bit
 (17 7)  (1053 215)  (1053 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1058 215)  (1058 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1063 215)  (1063 215)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 215)  (1064 215)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 215)  (1065 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 215)  (1066 215)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 215)  (1067 215)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 215)  (1068 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1070 215)  (1070 215)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.input_2_3
 (35 7)  (1071 215)  (1071 215)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.input_2_3
 (36 7)  (1072 215)  (1072 215)  LC_3 Logic Functioning bit
 (37 7)  (1073 215)  (1073 215)  LC_3 Logic Functioning bit
 (38 7)  (1074 215)  (1074 215)  LC_3 Logic Functioning bit
 (39 7)  (1075 215)  (1075 215)  LC_3 Logic Functioning bit
 (14 8)  (1050 216)  (1050 216)  routing T_20_13.rgt_op_0 <X> T_20_13.lc_trk_g2_0
 (21 8)  (1057 216)  (1057 216)  routing T_20_13.wire_logic_cluster/lc_3/out <X> T_20_13.lc_trk_g2_3
 (22 8)  (1058 216)  (1058 216)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (1061 216)  (1061 216)  routing T_20_13.rgt_op_2 <X> T_20_13.lc_trk_g2_2
 (29 8)  (1065 216)  (1065 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 216)  (1067 216)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 216)  (1070 216)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 216)  (1072 216)  LC_4 Logic Functioning bit
 (39 8)  (1075 216)  (1075 216)  LC_4 Logic Functioning bit
 (41 8)  (1077 216)  (1077 216)  LC_4 Logic Functioning bit
 (42 8)  (1078 216)  (1078 216)  LC_4 Logic Functioning bit
 (45 8)  (1081 216)  (1081 216)  LC_4 Logic Functioning bit
 (15 9)  (1051 217)  (1051 217)  routing T_20_13.rgt_op_0 <X> T_20_13.lc_trk_g2_0
 (17 9)  (1053 217)  (1053 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (1058 217)  (1058 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 217)  (1060 217)  routing T_20_13.rgt_op_2 <X> T_20_13.lc_trk_g2_2
 (30 9)  (1066 217)  (1066 217)  routing T_20_13.lc_trk_g0_3 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 217)  (1072 217)  LC_4 Logic Functioning bit
 (39 9)  (1075 217)  (1075 217)  LC_4 Logic Functioning bit
 (41 9)  (1077 217)  (1077 217)  LC_4 Logic Functioning bit
 (42 9)  (1078 217)  (1078 217)  LC_4 Logic Functioning bit
 (14 10)  (1050 218)  (1050 218)  routing T_20_13.rgt_op_4 <X> T_20_13.lc_trk_g2_4
 (21 10)  (1057 218)  (1057 218)  routing T_20_13.wire_logic_cluster/lc_7/out <X> T_20_13.lc_trk_g2_7
 (22 10)  (1058 218)  (1058 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 218)  (1061 218)  routing T_20_13.rgt_op_6 <X> T_20_13.lc_trk_g2_6
 (27 10)  (1063 218)  (1063 218)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 218)  (1065 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 218)  (1066 218)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 218)  (1069 218)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 218)  (1071 218)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.input_2_5
 (37 10)  (1073 218)  (1073 218)  LC_5 Logic Functioning bit
 (38 10)  (1074 218)  (1074 218)  LC_5 Logic Functioning bit
 (39 10)  (1075 218)  (1075 218)  LC_5 Logic Functioning bit
 (45 10)  (1081 218)  (1081 218)  LC_5 Logic Functioning bit
 (15 11)  (1051 219)  (1051 219)  routing T_20_13.rgt_op_4 <X> T_20_13.lc_trk_g2_4
 (17 11)  (1053 219)  (1053 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1058 219)  (1058 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1060 219)  (1060 219)  routing T_20_13.rgt_op_6 <X> T_20_13.lc_trk_g2_6
 (27 11)  (1063 219)  (1063 219)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 219)  (1064 219)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 219)  (1065 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 219)  (1066 219)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 219)  (1068 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1070 219)  (1070 219)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.input_2_5
 (35 11)  (1071 219)  (1071 219)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.input_2_5
 (36 11)  (1072 219)  (1072 219)  LC_5 Logic Functioning bit
 (37 11)  (1073 219)  (1073 219)  LC_5 Logic Functioning bit
 (38 11)  (1074 219)  (1074 219)  LC_5 Logic Functioning bit
 (39 11)  (1075 219)  (1075 219)  LC_5 Logic Functioning bit
 (14 12)  (1050 220)  (1050 220)  routing T_20_13.wire_logic_cluster/lc_0/out <X> T_20_13.lc_trk_g3_0
 (17 12)  (1053 220)  (1053 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 220)  (1054 220)  routing T_20_13.wire_logic_cluster/lc_1/out <X> T_20_13.lc_trk_g3_1
 (25 12)  (1061 220)  (1061 220)  routing T_20_13.wire_logic_cluster/lc_2/out <X> T_20_13.lc_trk_g3_2
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 220)  (1066 220)  routing T_20_13.lc_trk_g0_5 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 220)  (1067 220)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 220)  (1069 220)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 220)  (1072 220)  LC_6 Logic Functioning bit
 (17 13)  (1053 221)  (1053 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1058 221)  (1058 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1063 221)  (1063 221)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 221)  (1064 221)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 221)  (1067 221)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 221)  (1068 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (15 14)  (1051 222)  (1051 222)  routing T_20_13.rgt_op_5 <X> T_20_13.lc_trk_g3_5
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1054 222)  (1054 222)  routing T_20_13.rgt_op_5 <X> T_20_13.lc_trk_g3_5
 (27 14)  (1063 222)  (1063 222)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 222)  (1066 222)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 222)  (1067 222)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 222)  (1069 222)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 222)  (1073 222)  LC_7 Logic Functioning bit
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (39 14)  (1075 222)  (1075 222)  LC_7 Logic Functioning bit
 (45 14)  (1081 222)  (1081 222)  LC_7 Logic Functioning bit
 (50 14)  (1086 222)  (1086 222)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (1063 223)  (1063 223)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 223)  (1064 223)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 223)  (1066 223)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 223)  (1072 223)  LC_7 Logic Functioning bit
 (37 15)  (1073 223)  (1073 223)  LC_7 Logic Functioning bit
 (38 15)  (1074 223)  (1074 223)  LC_7 Logic Functioning bit
 (39 15)  (1075 223)  (1075 223)  LC_7 Logic Functioning bit


LogicTile_21_13

 (15 0)  (1105 208)  (1105 208)  routing T_21_13.lft_op_1 <X> T_21_13.lc_trk_g0_1
 (17 0)  (1107 208)  (1107 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 208)  (1108 208)  routing T_21_13.lft_op_1 <X> T_21_13.lc_trk_g0_1
 (21 0)  (1111 208)  (1111 208)  routing T_21_13.lft_op_3 <X> T_21_13.lc_trk_g0_3
 (22 0)  (1112 208)  (1112 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1114 208)  (1114 208)  routing T_21_13.lft_op_3 <X> T_21_13.lc_trk_g0_3
 (25 0)  (1115 208)  (1115 208)  routing T_21_13.lft_op_2 <X> T_21_13.lc_trk_g0_2
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 208)  (1120 208)  routing T_21_13.lc_trk_g0_5 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 208)  (1126 208)  LC_0 Logic Functioning bit
 (37 0)  (1127 208)  (1127 208)  LC_0 Logic Functioning bit
 (38 0)  (1128 208)  (1128 208)  LC_0 Logic Functioning bit
 (39 0)  (1129 208)  (1129 208)  LC_0 Logic Functioning bit
 (44 0)  (1134 208)  (1134 208)  LC_0 Logic Functioning bit
 (22 1)  (1112 209)  (1112 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 209)  (1114 209)  routing T_21_13.lft_op_2 <X> T_21_13.lc_trk_g0_2
 (40 1)  (1130 209)  (1130 209)  LC_0 Logic Functioning bit
 (41 1)  (1131 209)  (1131 209)  LC_0 Logic Functioning bit
 (42 1)  (1132 209)  (1132 209)  LC_0 Logic Functioning bit
 (43 1)  (1133 209)  (1133 209)  LC_0 Logic Functioning bit
 (49 1)  (1139 209)  (1139 209)  Carry_In_Mux bit 

 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1105 210)  (1105 210)  routing T_21_13.lft_op_5 <X> T_21_13.lc_trk_g0_5
 (17 2)  (1107 210)  (1107 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 210)  (1108 210)  routing T_21_13.lft_op_5 <X> T_21_13.lc_trk_g0_5
 (21 2)  (1111 210)  (1111 210)  routing T_21_13.lft_op_7 <X> T_21_13.lc_trk_g0_7
 (22 2)  (1112 210)  (1112 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1114 210)  (1114 210)  routing T_21_13.lft_op_7 <X> T_21_13.lc_trk_g0_7
 (27 2)  (1117 210)  (1117 210)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 210)  (1118 210)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 210)  (1119 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 210)  (1126 210)  LC_1 Logic Functioning bit
 (37 2)  (1127 210)  (1127 210)  LC_1 Logic Functioning bit
 (38 2)  (1128 210)  (1128 210)  LC_1 Logic Functioning bit
 (39 2)  (1129 210)  (1129 210)  LC_1 Logic Functioning bit
 (44 2)  (1134 210)  (1134 210)  LC_1 Logic Functioning bit
 (45 2)  (1135 210)  (1135 210)  LC_1 Logic Functioning bit
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (40 3)  (1130 211)  (1130 211)  LC_1 Logic Functioning bit
 (41 3)  (1131 211)  (1131 211)  LC_1 Logic Functioning bit
 (42 3)  (1132 211)  (1132 211)  LC_1 Logic Functioning bit
 (43 3)  (1133 211)  (1133 211)  LC_1 Logic Functioning bit
 (21 4)  (1111 212)  (1111 212)  routing T_21_13.wire_logic_cluster/lc_3/out <X> T_21_13.lc_trk_g1_3
 (22 4)  (1112 212)  (1112 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1119 212)  (1119 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 212)  (1126 212)  LC_2 Logic Functioning bit
 (37 4)  (1127 212)  (1127 212)  LC_2 Logic Functioning bit
 (38 4)  (1128 212)  (1128 212)  LC_2 Logic Functioning bit
 (39 4)  (1129 212)  (1129 212)  LC_2 Logic Functioning bit
 (44 4)  (1134 212)  (1134 212)  LC_2 Logic Functioning bit
 (40 5)  (1130 213)  (1130 213)  LC_2 Logic Functioning bit
 (41 5)  (1131 213)  (1131 213)  LC_2 Logic Functioning bit
 (42 5)  (1132 213)  (1132 213)  LC_2 Logic Functioning bit
 (43 5)  (1133 213)  (1133 213)  LC_2 Logic Functioning bit
 (21 6)  (1111 214)  (1111 214)  routing T_21_13.wire_logic_cluster/lc_7/out <X> T_21_13.lc_trk_g1_7
 (22 6)  (1112 214)  (1112 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1117 214)  (1117 214)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 214)  (1119 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 214)  (1126 214)  LC_3 Logic Functioning bit
 (37 6)  (1127 214)  (1127 214)  LC_3 Logic Functioning bit
 (38 6)  (1128 214)  (1128 214)  LC_3 Logic Functioning bit
 (39 6)  (1129 214)  (1129 214)  LC_3 Logic Functioning bit
 (44 6)  (1134 214)  (1134 214)  LC_3 Logic Functioning bit
 (45 6)  (1135 214)  (1135 214)  LC_3 Logic Functioning bit
 (30 7)  (1120 215)  (1120 215)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (1130 215)  (1130 215)  LC_3 Logic Functioning bit
 (41 7)  (1131 215)  (1131 215)  LC_3 Logic Functioning bit
 (42 7)  (1132 215)  (1132 215)  LC_3 Logic Functioning bit
 (43 7)  (1133 215)  (1133 215)  LC_3 Logic Functioning bit
 (29 8)  (1119 216)  (1119 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 216)  (1120 216)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 216)  (1126 216)  LC_4 Logic Functioning bit
 (37 8)  (1127 216)  (1127 216)  LC_4 Logic Functioning bit
 (38 8)  (1128 216)  (1128 216)  LC_4 Logic Functioning bit
 (39 8)  (1129 216)  (1129 216)  LC_4 Logic Functioning bit
 (44 8)  (1134 216)  (1134 216)  LC_4 Logic Functioning bit
 (30 9)  (1120 217)  (1120 217)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (40 9)  (1130 217)  (1130 217)  LC_4 Logic Functioning bit
 (41 9)  (1131 217)  (1131 217)  LC_4 Logic Functioning bit
 (42 9)  (1132 217)  (1132 217)  LC_4 Logic Functioning bit
 (43 9)  (1133 217)  (1133 217)  LC_4 Logic Functioning bit
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 218)  (1126 218)  LC_5 Logic Functioning bit
 (37 10)  (1127 218)  (1127 218)  LC_5 Logic Functioning bit
 (38 10)  (1128 218)  (1128 218)  LC_5 Logic Functioning bit
 (39 10)  (1129 218)  (1129 218)  LC_5 Logic Functioning bit
 (44 10)  (1134 218)  (1134 218)  LC_5 Logic Functioning bit
 (30 11)  (1120 219)  (1120 219)  routing T_21_13.lc_trk_g0_2 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (1130 219)  (1130 219)  LC_5 Logic Functioning bit
 (41 11)  (1131 219)  (1131 219)  LC_5 Logic Functioning bit
 (42 11)  (1132 219)  (1132 219)  LC_5 Logic Functioning bit
 (43 11)  (1133 219)  (1133 219)  LC_5 Logic Functioning bit
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 220)  (1108 220)  routing T_21_13.wire_logic_cluster/lc_1/out <X> T_21_13.lc_trk_g3_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 220)  (1126 220)  LC_6 Logic Functioning bit
 (37 12)  (1127 220)  (1127 220)  LC_6 Logic Functioning bit
 (38 12)  (1128 220)  (1128 220)  LC_6 Logic Functioning bit
 (39 12)  (1129 220)  (1129 220)  LC_6 Logic Functioning bit
 (44 12)  (1134 220)  (1134 220)  LC_6 Logic Functioning bit
 (30 13)  (1120 221)  (1120 221)  routing T_21_13.lc_trk_g0_3 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (1130 221)  (1130 221)  LC_6 Logic Functioning bit
 (41 13)  (1131 221)  (1131 221)  LC_6 Logic Functioning bit
 (42 13)  (1132 221)  (1132 221)  LC_6 Logic Functioning bit
 (43 13)  (1133 221)  (1133 221)  LC_6 Logic Functioning bit
 (27 14)  (1117 222)  (1117 222)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 222)  (1120 222)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 222)  (1127 222)  LC_7 Logic Functioning bit
 (39 14)  (1129 222)  (1129 222)  LC_7 Logic Functioning bit
 (41 14)  (1131 222)  (1131 222)  LC_7 Logic Functioning bit
 (43 14)  (1133 222)  (1133 222)  LC_7 Logic Functioning bit
 (45 14)  (1135 222)  (1135 222)  LC_7 Logic Functioning bit
 (30 15)  (1120 223)  (1120 223)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (1127 223)  (1127 223)  LC_7 Logic Functioning bit
 (39 15)  (1129 223)  (1129 223)  LC_7 Logic Functioning bit
 (41 15)  (1131 223)  (1131 223)  LC_7 Logic Functioning bit
 (43 15)  (1133 223)  (1133 223)  LC_7 Logic Functioning bit


LogicTile_28_13

 (3 3)  (1459 211)  (1459 211)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_h_l_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_10_12

 (0 0)  (492 192)  (492 192)  Negative Clock bit

 (25 0)  (517 192)  (517 192)  routing T_10_12.wire_logic_cluster/lc_2/out <X> T_10_12.lc_trk_g0_2
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (519 194)  (519 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 194)  (520 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 194)  (528 194)  LC_1 Logic Functioning bit
 (37 2)  (529 194)  (529 194)  LC_1 Logic Functioning bit
 (40 2)  (532 194)  (532 194)  LC_1 Logic Functioning bit
 (41 2)  (533 194)  (533 194)  LC_1 Logic Functioning bit
 (0 3)  (492 195)  (492 195)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (22 3)  (514 195)  (514 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (515 195)  (515 195)  routing T_10_12.sp12_h_r_14 <X> T_10_12.lc_trk_g0_6
 (28 3)  (520 195)  (520 195)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 195)  (521 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 195)  (523 195)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 195)  (524 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (525 195)  (525 195)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.input_2_1
 (34 3)  (526 195)  (526 195)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.input_2_1
 (14 4)  (506 196)  (506 196)  routing T_10_12.bnr_op_0 <X> T_10_12.lc_trk_g1_0
 (15 4)  (507 196)  (507 196)  routing T_10_12.sp4_v_b_17 <X> T_10_12.lc_trk_g1_1
 (16 4)  (508 196)  (508 196)  routing T_10_12.sp4_v_b_17 <X> T_10_12.lc_trk_g1_1
 (17 4)  (509 196)  (509 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (519 196)  (519 196)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 196)  (523 196)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 196)  (526 196)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (41 4)  (533 196)  (533 196)  LC_2 Logic Functioning bit
 (45 4)  (537 196)  (537 196)  LC_2 Logic Functioning bit
 (14 5)  (506 197)  (506 197)  routing T_10_12.bnr_op_0 <X> T_10_12.lc_trk_g1_0
 (17 5)  (509 197)  (509 197)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (514 197)  (514 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (515 197)  (515 197)  routing T_10_12.sp12_h_r_10 <X> T_10_12.lc_trk_g1_2
 (26 5)  (518 197)  (518 197)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 197)  (521 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 197)  (522 197)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 197)  (523 197)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 197)  (524 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (526 197)  (526 197)  routing T_10_12.lc_trk_g1_1 <X> T_10_12.input_2_2
 (36 5)  (528 197)  (528 197)  LC_2 Logic Functioning bit
 (37 5)  (529 197)  (529 197)  LC_2 Logic Functioning bit
 (39 5)  (531 197)  (531 197)  LC_2 Logic Functioning bit
 (40 5)  (532 197)  (532 197)  LC_2 Logic Functioning bit
 (42 5)  (534 197)  (534 197)  LC_2 Logic Functioning bit
 (17 6)  (509 198)  (509 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 198)  (510 198)  routing T_10_12.wire_logic_cluster/lc_5/out <X> T_10_12.lc_trk_g1_5
 (25 6)  (517 198)  (517 198)  routing T_10_12.bnr_op_6 <X> T_10_12.lc_trk_g1_6
 (16 7)  (508 199)  (508 199)  routing T_10_12.sp12_h_r_12 <X> T_10_12.lc_trk_g1_4
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (514 199)  (514 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 199)  (517 199)  routing T_10_12.bnr_op_6 <X> T_10_12.lc_trk_g1_6
 (17 8)  (509 200)  (509 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 10)  (519 202)  (519 202)  routing T_10_12.lc_trk_g1_1 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 202)  (523 202)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 202)  (526 202)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 202)  (527 202)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.input_2_5
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (37 10)  (529 202)  (529 202)  LC_5 Logic Functioning bit
 (39 10)  (531 202)  (531 202)  LC_5 Logic Functioning bit
 (43 10)  (535 202)  (535 202)  LC_5 Logic Functioning bit
 (45 10)  (537 202)  (537 202)  LC_5 Logic Functioning bit
 (26 11)  (518 203)  (518 203)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 203)  (519 203)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 203)  (521 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 203)  (524 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (526 203)  (526 203)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.input_2_5
 (36 11)  (528 203)  (528 203)  LC_5 Logic Functioning bit
 (37 11)  (529 203)  (529 203)  LC_5 Logic Functioning bit
 (38 11)  (530 203)  (530 203)  LC_5 Logic Functioning bit
 (39 11)  (531 203)  (531 203)  LC_5 Logic Functioning bit
 (43 11)  (535 203)  (535 203)  LC_5 Logic Functioning bit
 (15 12)  (507 204)  (507 204)  routing T_10_12.rgt_op_1 <X> T_10_12.lc_trk_g3_1
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 204)  (510 204)  routing T_10_12.rgt_op_1 <X> T_10_12.lc_trk_g3_1
 (26 12)  (518 204)  (518 204)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 204)  (519 204)  routing T_10_12.lc_trk_g1_0 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 204)  (521 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 204)  (523 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 204)  (525 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 204)  (526 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 204)  (528 204)  LC_6 Logic Functioning bit
 (37 12)  (529 204)  (529 204)  LC_6 Logic Functioning bit
 (38 12)  (530 204)  (530 204)  LC_6 Logic Functioning bit
 (39 12)  (531 204)  (531 204)  LC_6 Logic Functioning bit
 (43 12)  (535 204)  (535 204)  LC_6 Logic Functioning bit
 (45 12)  (537 204)  (537 204)  LC_6 Logic Functioning bit
 (16 13)  (508 205)  (508 205)  routing T_10_12.sp12_v_b_8 <X> T_10_12.lc_trk_g3_0
 (17 13)  (509 205)  (509 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (518 205)  (518 205)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 205)  (521 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 205)  (523 205)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 205)  (524 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (526 205)  (526 205)  routing T_10_12.lc_trk_g1_1 <X> T_10_12.input_2_6
 (36 13)  (528 205)  (528 205)  LC_6 Logic Functioning bit
 (38 13)  (530 205)  (530 205)  LC_6 Logic Functioning bit
 (39 13)  (531 205)  (531 205)  LC_6 Logic Functioning bit
 (43 13)  (535 205)  (535 205)  LC_6 Logic Functioning bit
 (0 14)  (492 206)  (492 206)  routing T_10_12.glb_netwk_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 206)  (517 206)  routing T_10_12.wire_logic_cluster/lc_6/out <X> T_10_12.lc_trk_g3_6
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_12

 (0 0)  (546 192)  (546 192)  Negative Clock bit

 (4 0)  (550 192)  (550 192)  routing T_11_12.sp4_v_t_37 <X> T_11_12.sp4_v_b_0
 (17 0)  (563 192)  (563 192)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 192)  (564 192)  routing T_11_12.bnr_op_1 <X> T_11_12.lc_trk_g0_1
 (22 0)  (568 192)  (568 192)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 192)  (570 192)  routing T_11_12.bot_op_3 <X> T_11_12.lc_trk_g0_3
 (18 1)  (564 193)  (564 193)  routing T_11_12.bnr_op_1 <X> T_11_12.lc_trk_g0_1
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (571 194)  (571 194)  routing T_11_12.bnr_op_6 <X> T_11_12.lc_trk_g0_6
 (27 2)  (573 194)  (573 194)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 194)  (574 194)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 194)  (579 194)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (42 2)  (588 194)  (588 194)  LC_1 Logic Functioning bit
 (43 2)  (589 194)  (589 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (0 3)  (546 195)  (546 195)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (15 3)  (561 195)  (561 195)  routing T_11_12.bot_op_4 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 195)  (571 195)  routing T_11_12.bnr_op_6 <X> T_11_12.lc_trk_g0_6
 (26 3)  (572 195)  (572 195)  routing T_11_12.lc_trk_g0_3 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 195)  (576 195)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 195)  (578 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 195)  (579 195)  routing T_11_12.lc_trk_g2_1 <X> T_11_12.input_2_1
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (42 3)  (588 195)  (588 195)  LC_1 Logic Functioning bit
 (43 3)  (589 195)  (589 195)  LC_1 Logic Functioning bit
 (26 4)  (572 196)  (572 196)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 196)  (579 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 196)  (580 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (43 4)  (589 196)  (589 196)  LC_2 Logic Functioning bit
 (45 4)  (591 196)  (591 196)  LC_2 Logic Functioning bit
 (27 5)  (573 197)  (573 197)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 197)  (574 197)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 197)  (578 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 197)  (579 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.input_2_2
 (35 5)  (581 197)  (581 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.input_2_2
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (39 5)  (585 197)  (585 197)  LC_2 Logic Functioning bit
 (43 5)  (589 197)  (589 197)  LC_2 Logic Functioning bit
 (21 6)  (567 198)  (567 198)  routing T_11_12.wire_logic_cluster/lc_7/out <X> T_11_12.lc_trk_g1_7
 (22 6)  (568 198)  (568 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 198)  (571 198)  routing T_11_12.sp4_h_l_11 <X> T_11_12.lc_trk_g1_6
 (26 6)  (572 198)  (572 198)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 198)  (576 198)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 198)  (579 198)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 198)  (581 198)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.input_2_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (42 6)  (588 198)  (588 198)  LC_3 Logic Functioning bit
 (43 6)  (589 198)  (589 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (46 6)  (592 198)  (592 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (568 199)  (568 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 199)  (569 199)  routing T_11_12.sp4_h_l_11 <X> T_11_12.lc_trk_g1_6
 (24 7)  (570 199)  (570 199)  routing T_11_12.sp4_h_l_11 <X> T_11_12.lc_trk_g1_6
 (25 7)  (571 199)  (571 199)  routing T_11_12.sp4_h_l_11 <X> T_11_12.lc_trk_g1_6
 (28 7)  (574 199)  (574 199)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 199)  (577 199)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 199)  (578 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (580 199)  (580 199)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.input_2_3
 (35 7)  (581 199)  (581 199)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.input_2_3
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (42 7)  (588 199)  (588 199)  LC_3 Logic Functioning bit
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit
 (17 8)  (563 200)  (563 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 200)  (564 200)  routing T_11_12.wire_logic_cluster/lc_1/out <X> T_11_12.lc_trk_g2_1
 (21 8)  (567 200)  (567 200)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g2_3
 (22 8)  (568 200)  (568 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 200)  (569 200)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g2_3
 (24 8)  (570 200)  (570 200)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g2_3
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 201)  (570 201)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g2_2
 (25 9)  (571 201)  (571 201)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g2_2
 (15 10)  (561 202)  (561 202)  routing T_11_12.rgt_op_5 <X> T_11_12.lc_trk_g2_5
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 202)  (564 202)  routing T_11_12.rgt_op_5 <X> T_11_12.lc_trk_g2_5
 (21 12)  (567 204)  (567 204)  routing T_11_12.rgt_op_3 <X> T_11_12.lc_trk_g3_3
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 204)  (570 204)  routing T_11_12.rgt_op_3 <X> T_11_12.lc_trk_g3_3
 (25 12)  (571 204)  (571 204)  routing T_11_12.wire_logic_cluster/lc_2/out <X> T_11_12.lc_trk_g3_2
 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 206)  (546 206)  routing T_11_12.glb_netwk_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 206)  (561 206)  routing T_11_12.rgt_op_5 <X> T_11_12.lc_trk_g3_5
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 206)  (564 206)  routing T_11_12.rgt_op_5 <X> T_11_12.lc_trk_g3_5
 (29 14)  (575 206)  (575 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 206)  (576 206)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 206)  (577 206)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 206)  (580 206)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 206)  (582 206)  LC_7 Logic Functioning bit
 (37 14)  (583 206)  (583 206)  LC_7 Logic Functioning bit
 (38 14)  (584 206)  (584 206)  LC_7 Logic Functioning bit
 (39 14)  (585 206)  (585 206)  LC_7 Logic Functioning bit
 (41 14)  (587 206)  (587 206)  LC_7 Logic Functioning bit
 (43 14)  (589 206)  (589 206)  LC_7 Logic Functioning bit
 (45 14)  (591 206)  (591 206)  LC_7 Logic Functioning bit
 (51 14)  (597 206)  (597 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (554 207)  (554 207)  routing T_11_12.sp4_h_r_4 <X> T_11_12.sp4_v_t_47
 (9 15)  (555 207)  (555 207)  routing T_11_12.sp4_h_r_4 <X> T_11_12.sp4_v_t_47
 (10 15)  (556 207)  (556 207)  routing T_11_12.sp4_h_r_4 <X> T_11_12.sp4_v_t_47
 (26 15)  (572 207)  (572 207)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 207)  (574 207)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 207)  (575 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 207)  (576 207)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 207)  (577 207)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 207)  (582 207)  LC_7 Logic Functioning bit
 (37 15)  (583 207)  (583 207)  LC_7 Logic Functioning bit
 (38 15)  (584 207)  (584 207)  LC_7 Logic Functioning bit
 (39 15)  (585 207)  (585 207)  LC_7 Logic Functioning bit


LogicTile_12_12

 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (626 192)  (626 192)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 192)  (633 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (43 0)  (643 192)  (643 192)  LC_0 Logic Functioning bit
 (26 1)  (626 193)  (626 193)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 193)  (628 193)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (19 2)  (619 194)  (619 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (626 194)  (626 194)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 194)  (630 194)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (50 2)  (650 194)  (650 194)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (652 194)  (652 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 195)  (624 195)  routing T_12_12.bot_op_6 <X> T_12_12.lc_trk_g0_6
 (26 3)  (626 195)  (626 195)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 195)  (628 195)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 195)  (630 195)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 195)  (631 195)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (15 6)  (615 198)  (615 198)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g1_5
 (16 6)  (616 198)  (616 198)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g1_5
 (21 6)  (621 198)  (621 198)  routing T_12_12.lft_op_7 <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 198)  (624 198)  routing T_12_12.lft_op_7 <X> T_12_12.lc_trk_g1_7
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 198)  (628 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 198)  (630 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 198)  (633 198)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (47 6)  (647 198)  (647 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (618 199)  (618 199)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g1_5
 (28 7)  (628 199)  (628 199)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 199)  (631 199)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (15 8)  (615 200)  (615 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (16 8)  (616 200)  (616 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (43 8)  (643 200)  (643 200)  LC_4 Logic Functioning bit
 (48 8)  (648 200)  (648 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (650 200)  (650 200)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (621 202)  (621 202)  routing T_12_12.sp4_v_t_26 <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 202)  (623 202)  routing T_12_12.sp4_v_t_26 <X> T_12_12.lc_trk_g2_7
 (25 10)  (625 202)  (625 202)  routing T_12_12.rgt_op_6 <X> T_12_12.lc_trk_g2_6
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (48 10)  (648 202)  (648 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (618 203)  (618 203)  routing T_12_12.sp4_r_v_b_37 <X> T_12_12.lc_trk_g2_5
 (21 11)  (621 203)  (621 203)  routing T_12_12.sp4_v_t_26 <X> T_12_12.lc_trk_g2_7
 (22 11)  (622 203)  (622 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 203)  (624 203)  routing T_12_12.rgt_op_6 <X> T_12_12.lc_trk_g2_6
 (28 11)  (628 203)  (628 203)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (14 12)  (614 204)  (614 204)  routing T_12_12.sp4_v_t_21 <X> T_12_12.lc_trk_g3_0
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 204)  (631 204)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 204)  (633 204)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 204)  (635 204)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.input_2_6
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (14 13)  (614 205)  (614 205)  routing T_12_12.sp4_v_t_21 <X> T_12_12.lc_trk_g3_0
 (16 13)  (616 205)  (616 205)  routing T_12_12.sp4_v_t_21 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 205)  (625 205)  routing T_12_12.sp4_r_v_b_42 <X> T_12_12.lc_trk_g3_2
 (27 13)  (627 205)  (627 205)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 205)  (628 205)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 205)  (633 205)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.input_2_6
 (35 13)  (635 205)  (635 205)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.input_2_6
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (37 13)  (637 205)  (637 205)  LC_6 Logic Functioning bit
 (38 13)  (638 205)  (638 205)  LC_6 Logic Functioning bit
 (39 13)  (639 205)  (639 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (15 14)  (615 206)  (615 206)  routing T_12_12.rgt_op_5 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.rgt_op_5 <X> T_12_12.lc_trk_g3_5
 (25 14)  (625 206)  (625 206)  routing T_12_12.sp4_v_b_38 <X> T_12_12.lc_trk_g3_6
 (26 14)  (626 206)  (626 206)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 206)  (631 206)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (38 14)  (638 206)  (638 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (42 14)  (642 206)  (642 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (50 14)  (650 206)  (650 206)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (652 206)  (652 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (614 207)  (614 207)  routing T_12_12.sp12_v_b_20 <X> T_12_12.lc_trk_g3_4
 (16 15)  (616 207)  (616 207)  routing T_12_12.sp12_v_b_20 <X> T_12_12.lc_trk_g3_4
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 207)  (623 207)  routing T_12_12.sp4_v_b_38 <X> T_12_12.lc_trk_g3_6
 (25 15)  (625 207)  (625 207)  routing T_12_12.sp4_v_b_38 <X> T_12_12.lc_trk_g3_6
 (26 15)  (626 207)  (626 207)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 207)  (627 207)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 207)  (631 207)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (38 15)  (638 207)  (638 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (0 0)  (654 192)  (654 192)  Negative Clock bit

 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (52 0)  (706 192)  (706 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (38 1)  (692 193)  (692 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (44 1)  (698 193)  (698 193)  LC_0 Logic Functioning bit
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g0_7
 (0 3)  (654 195)  (654 195)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (21 3)  (675 195)  (675 195)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g0_7
 (14 4)  (668 196)  (668 196)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 198)  (672 198)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g1_5
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 198)  (678 198)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (14 7)  (668 199)  (668 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (15 7)  (669 199)  (669 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 199)  (675 199)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (25 10)  (679 202)  (679 202)  routing T_13_12.bnl_op_6 <X> T_13_12.lc_trk_g2_6
 (26 10)  (680 202)  (680 202)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 202)  (685 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 202)  (688 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (37 10)  (691 202)  (691 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 203)  (679 203)  routing T_13_12.bnl_op_6 <X> T_13_12.lc_trk_g2_6
 (26 11)  (680 203)  (680 203)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 203)  (681 203)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 203)  (682 203)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 203)  (684 203)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (37 11)  (691 203)  (691 203)  LC_5 Logic Functioning bit
 (38 11)  (692 203)  (692 203)  LC_5 Logic Functioning bit
 (39 11)  (693 203)  (693 203)  LC_5 Logic Functioning bit
 (51 11)  (705 203)  (705 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp12_v_b_11 <X> T_13_12.lc_trk_g3_3
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (37 12)  (691 204)  (691 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (45 12)  (699 204)  (699 204)  LC_6 Logic Functioning bit
 (46 12)  (700 204)  (700 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (680 205)  (680 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (0 14)  (654 206)  (654 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (666 206)  (666 206)  routing T_13_12.sp4_v_t_46 <X> T_13_12.sp4_h_l_46
 (25 14)  (679 206)  (679 206)  routing T_13_12.wire_logic_cluster/lc_6/out <X> T_13_12.lc_trk_g3_6
 (11 15)  (665 207)  (665 207)  routing T_13_12.sp4_v_t_46 <X> T_13_12.sp4_h_l_46
 (22 15)  (676 207)  (676 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_12

 (13 11)  (775 203)  (775 203)  routing T_15_12.sp4_v_b_3 <X> T_15_12.sp4_h_l_45


LogicTile_16_12

 (19 0)  (835 192)  (835 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_20_12

 (17 0)  (1053 192)  (1053 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 192)  (1054 192)  routing T_20_12.wire_logic_cluster/lc_1/out <X> T_20_12.lc_trk_g0_1
 (25 0)  (1061 192)  (1061 192)  routing T_20_12.wire_logic_cluster/lc_2/out <X> T_20_12.lc_trk_g0_2
 (26 0)  (1062 192)  (1062 192)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 192)  (1064 192)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 192)  (1066 192)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 192)  (1071 192)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.input_2_0
 (37 0)  (1073 192)  (1073 192)  LC_0 Logic Functioning bit
 (42 0)  (1078 192)  (1078 192)  LC_0 Logic Functioning bit
 (43 0)  (1079 192)  (1079 192)  LC_0 Logic Functioning bit
 (45 0)  (1081 192)  (1081 192)  LC_0 Logic Functioning bit
 (22 1)  (1058 193)  (1058 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1062 193)  (1062 193)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 193)  (1066 193)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 193)  (1068 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 193)  (1069 193)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.input_2_0
 (34 1)  (1070 193)  (1070 193)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.input_2_0
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (37 1)  (1073 193)  (1073 193)  LC_0 Logic Functioning bit
 (42 1)  (1078 193)  (1078 193)  LC_0 Logic Functioning bit
 (43 1)  (1079 193)  (1079 193)  LC_0 Logic Functioning bit
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (1053 194)  (1053 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1054 194)  (1054 194)  routing T_20_12.wire_logic_cluster/lc_5/out <X> T_20_12.lc_trk_g0_5
 (36 2)  (1072 194)  (1072 194)  LC_1 Logic Functioning bit
 (39 2)  (1075 194)  (1075 194)  LC_1 Logic Functioning bit
 (41 2)  (1077 194)  (1077 194)  LC_1 Logic Functioning bit
 (42 2)  (1078 194)  (1078 194)  LC_1 Logic Functioning bit
 (45 2)  (1081 194)  (1081 194)  LC_1 Logic Functioning bit
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 195)  (1058 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1060 195)  (1060 195)  routing T_20_12.top_op_6 <X> T_20_12.lc_trk_g0_6
 (25 3)  (1061 195)  (1061 195)  routing T_20_12.top_op_6 <X> T_20_12.lc_trk_g0_6
 (26 3)  (1062 195)  (1062 195)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 195)  (1063 195)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 195)  (1064 195)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 195)  (1068 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1073 195)  (1073 195)  LC_1 Logic Functioning bit
 (38 3)  (1074 195)  (1074 195)  LC_1 Logic Functioning bit
 (40 3)  (1076 195)  (1076 195)  LC_1 Logic Functioning bit
 (43 3)  (1079 195)  (1079 195)  LC_1 Logic Functioning bit
 (21 4)  (1057 196)  (1057 196)  routing T_20_12.wire_logic_cluster/lc_3/out <X> T_20_12.lc_trk_g1_3
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 196)  (1062 196)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 196)  (1064 196)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 196)  (1066 196)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 196)  (1070 196)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (39 4)  (1075 196)  (1075 196)  LC_2 Logic Functioning bit
 (40 4)  (1076 196)  (1076 196)  LC_2 Logic Functioning bit
 (41 4)  (1077 196)  (1077 196)  LC_2 Logic Functioning bit
 (45 4)  (1081 196)  (1081 196)  LC_2 Logic Functioning bit
 (14 5)  (1050 197)  (1050 197)  routing T_20_12.top_op_0 <X> T_20_12.lc_trk_g1_0
 (15 5)  (1051 197)  (1051 197)  routing T_20_12.top_op_0 <X> T_20_12.lc_trk_g1_0
 (17 5)  (1053 197)  (1053 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (1062 197)  (1062 197)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 197)  (1066 197)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 197)  (1068 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1071 197)  (1071 197)  routing T_20_12.lc_trk_g0_2 <X> T_20_12.input_2_2
 (38 5)  (1074 197)  (1074 197)  LC_2 Logic Functioning bit
 (39 5)  (1075 197)  (1075 197)  LC_2 Logic Functioning bit
 (40 5)  (1076 197)  (1076 197)  LC_2 Logic Functioning bit
 (41 5)  (1077 197)  (1077 197)  LC_2 Logic Functioning bit
 (14 6)  (1050 198)  (1050 198)  routing T_20_12.wire_logic_cluster/lc_4/out <X> T_20_12.lc_trk_g1_4
 (26 6)  (1062 198)  (1062 198)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 198)  (1065 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 198)  (1066 198)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 198)  (1068 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 198)  (1070 198)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 198)  (1073 198)  LC_3 Logic Functioning bit
 (38 6)  (1074 198)  (1074 198)  LC_3 Logic Functioning bit
 (39 6)  (1075 198)  (1075 198)  LC_3 Logic Functioning bit
 (43 6)  (1079 198)  (1079 198)  LC_3 Logic Functioning bit
 (45 6)  (1081 198)  (1081 198)  LC_3 Logic Functioning bit
 (17 7)  (1053 199)  (1053 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1062 199)  (1062 199)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 199)  (1064 199)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 199)  (1065 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 199)  (1066 199)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 199)  (1067 199)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 199)  (1068 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1070 199)  (1070 199)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.input_2_3
 (36 7)  (1072 199)  (1072 199)  LC_3 Logic Functioning bit
 (37 7)  (1073 199)  (1073 199)  LC_3 Logic Functioning bit
 (38 7)  (1074 199)  (1074 199)  LC_3 Logic Functioning bit
 (39 7)  (1075 199)  (1075 199)  LC_3 Logic Functioning bit
 (52 7)  (1088 199)  (1088 199)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (1051 200)  (1051 200)  routing T_20_12.rgt_op_1 <X> T_20_12.lc_trk_g2_1
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 200)  (1054 200)  routing T_20_12.rgt_op_1 <X> T_20_12.lc_trk_g2_1
 (25 8)  (1061 200)  (1061 200)  routing T_20_12.rgt_op_2 <X> T_20_12.lc_trk_g2_2
 (26 8)  (1062 200)  (1062 200)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 200)  (1064 200)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 200)  (1070 200)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 200)  (1071 200)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.input_2_4
 (37 8)  (1073 200)  (1073 200)  LC_4 Logic Functioning bit
 (42 8)  (1078 200)  (1078 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (22 9)  (1058 201)  (1058 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 201)  (1060 201)  routing T_20_12.rgt_op_2 <X> T_20_12.lc_trk_g2_2
 (26 9)  (1062 201)  (1062 201)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 201)  (1066 201)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 201)  (1068 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1069 201)  (1069 201)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.input_2_4
 (36 9)  (1072 201)  (1072 201)  LC_4 Logic Functioning bit
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (14 10)  (1050 202)  (1050 202)  routing T_20_12.rgt_op_4 <X> T_20_12.lc_trk_g2_4
 (21 10)  (1057 202)  (1057 202)  routing T_20_12.wire_logic_cluster/lc_7/out <X> T_20_12.lc_trk_g2_7
 (22 10)  (1058 202)  (1058 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1064 202)  (1064 202)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 202)  (1065 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 202)  (1066 202)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 202)  (1067 202)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 202)  (1069 202)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 202)  (1070 202)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (40 10)  (1076 202)  (1076 202)  LC_5 Logic Functioning bit
 (15 11)  (1051 203)  (1051 203)  routing T_20_12.rgt_op_4 <X> T_20_12.lc_trk_g2_4
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1058 203)  (1058 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (1064 203)  (1064 203)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 203)  (1065 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 203)  (1066 203)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 203)  (1067 203)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 203)  (1068 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (15 12)  (1051 204)  (1051 204)  routing T_20_12.tnr_op_1 <X> T_20_12.lc_trk_g3_1
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1060 204)  (1060 204)  routing T_20_12.tnr_op_3 <X> T_20_12.lc_trk_g3_3
 (25 12)  (1061 204)  (1061 204)  routing T_20_12.wire_logic_cluster/lc_2/out <X> T_20_12.lc_trk_g3_2
 (27 12)  (1063 204)  (1063 204)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 204)  (1066 204)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 204)  (1069 204)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 204)  (1070 204)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (22 13)  (1058 205)  (1058 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1062 205)  (1062 205)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 205)  (1064 205)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 205)  (1067 205)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (41 13)  (1077 205)  (1077 205)  LC_6 Logic Functioning bit
 (43 13)  (1079 205)  (1079 205)  LC_6 Logic Functioning bit
 (15 14)  (1051 206)  (1051 206)  routing T_20_12.rgt_op_5 <X> T_20_12.lc_trk_g3_5
 (17 14)  (1053 206)  (1053 206)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1054 206)  (1054 206)  routing T_20_12.rgt_op_5 <X> T_20_12.lc_trk_g3_5
 (22 14)  (1058 206)  (1058 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1060 206)  (1060 206)  routing T_20_12.tnr_op_7 <X> T_20_12.lc_trk_g3_7
 (26 14)  (1062 206)  (1062 206)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 206)  (1063 206)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 206)  (1064 206)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 206)  (1065 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 206)  (1069 206)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 206)  (1070 206)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (50 14)  (1086 206)  (1086 206)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 207)  (1066 207)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (42 15)  (1078 207)  (1078 207)  LC_7 Logic Functioning bit


LogicTile_21_12

 (14 0)  (1104 192)  (1104 192)  routing T_21_12.lft_op_0 <X> T_21_12.lc_trk_g0_0
 (15 0)  (1105 192)  (1105 192)  routing T_21_12.lft_op_1 <X> T_21_12.lc_trk_g0_1
 (17 0)  (1107 192)  (1107 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 192)  (1108 192)  routing T_21_12.lft_op_1 <X> T_21_12.lc_trk_g0_1
 (25 0)  (1115 192)  (1115 192)  routing T_21_12.lft_op_2 <X> T_21_12.lc_trk_g0_2
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 192)  (1134 192)  LC_0 Logic Functioning bit
 (15 1)  (1105 193)  (1105 193)  routing T_21_12.lft_op_0 <X> T_21_12.lc_trk_g0_0
 (17 1)  (1107 193)  (1107 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1112 193)  (1112 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 193)  (1114 193)  routing T_21_12.lft_op_2 <X> T_21_12.lc_trk_g0_2
 (32 1)  (1122 193)  (1122 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1125 193)  (1125 193)  routing T_21_12.lc_trk_g0_2 <X> T_21_12.input_2_0
 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 194)  (1117 194)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 194)  (1118 194)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 194)  (1126 194)  LC_1 Logic Functioning bit
 (37 2)  (1127 194)  (1127 194)  LC_1 Logic Functioning bit
 (38 2)  (1128 194)  (1128 194)  LC_1 Logic Functioning bit
 (39 2)  (1129 194)  (1129 194)  LC_1 Logic Functioning bit
 (44 2)  (1134 194)  (1134 194)  LC_1 Logic Functioning bit
 (45 2)  (1135 194)  (1135 194)  LC_1 Logic Functioning bit
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (40 3)  (1130 195)  (1130 195)  LC_1 Logic Functioning bit
 (41 3)  (1131 195)  (1131 195)  LC_1 Logic Functioning bit
 (42 3)  (1132 195)  (1132 195)  LC_1 Logic Functioning bit
 (43 3)  (1133 195)  (1133 195)  LC_1 Logic Functioning bit
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.wire_logic_cluster/lc_3/out <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 196)  (1115 196)  routing T_21_12.wire_logic_cluster/lc_2/out <X> T_21_12.lc_trk_g1_2
 (27 4)  (1117 196)  (1117 196)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 196)  (1126 196)  LC_2 Logic Functioning bit
 (37 4)  (1127 196)  (1127 196)  LC_2 Logic Functioning bit
 (38 4)  (1128 196)  (1128 196)  LC_2 Logic Functioning bit
 (39 4)  (1129 196)  (1129 196)  LC_2 Logic Functioning bit
 (44 4)  (1134 196)  (1134 196)  LC_2 Logic Functioning bit
 (45 4)  (1135 196)  (1135 196)  LC_2 Logic Functioning bit
 (22 5)  (1112 197)  (1112 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 197)  (1120 197)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (1130 197)  (1130 197)  LC_2 Logic Functioning bit
 (41 5)  (1131 197)  (1131 197)  LC_2 Logic Functioning bit
 (42 5)  (1132 197)  (1132 197)  LC_2 Logic Functioning bit
 (43 5)  (1133 197)  (1133 197)  LC_2 Logic Functioning bit
 (14 6)  (1104 198)  (1104 198)  routing T_21_12.lft_op_4 <X> T_21_12.lc_trk_g1_4
 (25 6)  (1115 198)  (1115 198)  routing T_21_12.wire_logic_cluster/lc_6/out <X> T_21_12.lc_trk_g1_6
 (27 6)  (1117 198)  (1117 198)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 198)  (1119 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 198)  (1126 198)  LC_3 Logic Functioning bit
 (37 6)  (1127 198)  (1127 198)  LC_3 Logic Functioning bit
 (38 6)  (1128 198)  (1128 198)  LC_3 Logic Functioning bit
 (39 6)  (1129 198)  (1129 198)  LC_3 Logic Functioning bit
 (44 6)  (1134 198)  (1134 198)  LC_3 Logic Functioning bit
 (45 6)  (1135 198)  (1135 198)  LC_3 Logic Functioning bit
 (15 7)  (1105 199)  (1105 199)  routing T_21_12.lft_op_4 <X> T_21_12.lc_trk_g1_4
 (17 7)  (1107 199)  (1107 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (1112 199)  (1112 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1120 199)  (1120 199)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (1130 199)  (1130 199)  LC_3 Logic Functioning bit
 (41 7)  (1131 199)  (1131 199)  LC_3 Logic Functioning bit
 (42 7)  (1132 199)  (1132 199)  LC_3 Logic Functioning bit
 (43 7)  (1133 199)  (1133 199)  LC_3 Logic Functioning bit
 (27 8)  (1117 200)  (1117 200)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 200)  (1119 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 200)  (1120 200)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (37 8)  (1127 200)  (1127 200)  LC_4 Logic Functioning bit
 (38 8)  (1128 200)  (1128 200)  LC_4 Logic Functioning bit
 (39 8)  (1129 200)  (1129 200)  LC_4 Logic Functioning bit
 (44 8)  (1134 200)  (1134 200)  LC_4 Logic Functioning bit
 (40 9)  (1130 201)  (1130 201)  LC_4 Logic Functioning bit
 (41 9)  (1131 201)  (1131 201)  LC_4 Logic Functioning bit
 (42 9)  (1132 201)  (1132 201)  LC_4 Logic Functioning bit
 (43 9)  (1133 201)  (1133 201)  LC_4 Logic Functioning bit
 (29 10)  (1119 202)  (1119 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (37 10)  (1127 202)  (1127 202)  LC_5 Logic Functioning bit
 (38 10)  (1128 202)  (1128 202)  LC_5 Logic Functioning bit
 (39 10)  (1129 202)  (1129 202)  LC_5 Logic Functioning bit
 (44 10)  (1134 202)  (1134 202)  LC_5 Logic Functioning bit
 (40 11)  (1130 203)  (1130 203)  LC_5 Logic Functioning bit
 (41 11)  (1131 203)  (1131 203)  LC_5 Logic Functioning bit
 (42 11)  (1132 203)  (1132 203)  LC_5 Logic Functioning bit
 (43 11)  (1133 203)  (1133 203)  LC_5 Logic Functioning bit
 (17 12)  (1107 204)  (1107 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 204)  (1108 204)  routing T_21_12.wire_logic_cluster/lc_1/out <X> T_21_12.lc_trk_g3_1
 (27 12)  (1117 204)  (1117 204)  routing T_21_12.lc_trk_g1_6 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 204)  (1119 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 204)  (1120 204)  routing T_21_12.lc_trk_g1_6 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 204)  (1126 204)  LC_6 Logic Functioning bit
 (37 12)  (1127 204)  (1127 204)  LC_6 Logic Functioning bit
 (38 12)  (1128 204)  (1128 204)  LC_6 Logic Functioning bit
 (39 12)  (1129 204)  (1129 204)  LC_6 Logic Functioning bit
 (44 12)  (1134 204)  (1134 204)  LC_6 Logic Functioning bit
 (45 12)  (1135 204)  (1135 204)  LC_6 Logic Functioning bit
 (30 13)  (1120 205)  (1120 205)  routing T_21_12.lc_trk_g1_6 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (1130 205)  (1130 205)  LC_6 Logic Functioning bit
 (41 13)  (1131 205)  (1131 205)  LC_6 Logic Functioning bit
 (42 13)  (1132 205)  (1132 205)  LC_6 Logic Functioning bit
 (43 13)  (1133 205)  (1133 205)  LC_6 Logic Functioning bit
 (21 14)  (1111 206)  (1111 206)  routing T_21_12.wire_logic_cluster/lc_7/out <X> T_21_12.lc_trk_g3_7
 (22 14)  (1112 206)  (1112 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1117 206)  (1117 206)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 206)  (1118 206)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 206)  (1119 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 206)  (1120 206)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 206)  (1122 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 206)  (1126 206)  LC_7 Logic Functioning bit
 (37 14)  (1127 206)  (1127 206)  LC_7 Logic Functioning bit
 (38 14)  (1128 206)  (1128 206)  LC_7 Logic Functioning bit
 (39 14)  (1129 206)  (1129 206)  LC_7 Logic Functioning bit
 (44 14)  (1134 206)  (1134 206)  LC_7 Logic Functioning bit
 (45 14)  (1135 206)  (1135 206)  LC_7 Logic Functioning bit
 (30 15)  (1120 207)  (1120 207)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (1130 207)  (1130 207)  LC_7 Logic Functioning bit
 (41 15)  (1131 207)  (1131 207)  LC_7 Logic Functioning bit
 (42 15)  (1132 207)  (1132 207)  LC_7 Logic Functioning bit
 (43 15)  (1133 207)  (1133 207)  LC_7 Logic Functioning bit
 (48 15)  (1138 207)  (1138 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 4)  (183 180)  (183 180)  routing T_4_11.sp12_v_t_23 <X> T_4_11.sp12_h_r_0


RAM_Tile_8_11

 (2 8)  (398 184)  (398 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_11

 (15 6)  (453 182)  (453 182)  routing T_9_11.sp4_v_b_21 <X> T_9_11.lc_trk_g1_5
 (16 6)  (454 182)  (454 182)  routing T_9_11.sp4_v_b_21 <X> T_9_11.lc_trk_g1_5
 (17 6)  (455 182)  (455 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 8)  (460 184)  (460 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (461 184)  (461 184)  routing T_9_11.sp4_v_t_30 <X> T_9_11.lc_trk_g2_3
 (24 8)  (462 184)  (462 184)  routing T_9_11.sp4_v_t_30 <X> T_9_11.lc_trk_g2_3
 (22 12)  (460 188)  (460 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (464 188)  (464 188)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 188)  (465 188)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 188)  (466 188)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 188)  (467 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 188)  (468 188)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 188)  (470 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 188)  (471 188)  routing T_9_11.lc_trk_g2_3 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 188)  (474 188)  LC_6 Logic Functioning bit
 (37 12)  (475 188)  (475 188)  LC_6 Logic Functioning bit
 (39 12)  (477 188)  (477 188)  LC_6 Logic Functioning bit
 (40 12)  (478 188)  (478 188)  LC_6 Logic Functioning bit
 (41 12)  (479 188)  (479 188)  LC_6 Logic Functioning bit
 (42 12)  (480 188)  (480 188)  LC_6 Logic Functioning bit
 (43 12)  (481 188)  (481 188)  LC_6 Logic Functioning bit
 (52 12)  (490 188)  (490 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (459 189)  (459 189)  routing T_9_11.sp4_r_v_b_43 <X> T_9_11.lc_trk_g3_3
 (27 13)  (465 189)  (465 189)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 189)  (467 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 189)  (468 189)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 189)  (469 189)  routing T_9_11.lc_trk_g2_3 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 189)  (470 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (471 189)  (471 189)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.input_2_6
 (34 13)  (472 189)  (472 189)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.input_2_6
 (35 13)  (473 189)  (473 189)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.input_2_6
 (36 13)  (474 189)  (474 189)  LC_6 Logic Functioning bit
 (37 13)  (475 189)  (475 189)  LC_6 Logic Functioning bit
 (38 13)  (476 189)  (476 189)  LC_6 Logic Functioning bit
 (39 13)  (477 189)  (477 189)  LC_6 Logic Functioning bit
 (40 13)  (478 189)  (478 189)  LC_6 Logic Functioning bit
 (41 13)  (479 189)  (479 189)  LC_6 Logic Functioning bit
 (42 13)  (480 189)  (480 189)  LC_6 Logic Functioning bit
 (43 13)  (481 189)  (481 189)  LC_6 Logic Functioning bit
 (22 15)  (460 191)  (460 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (461 191)  (461 191)  routing T_9_11.sp12_v_t_21 <X> T_9_11.lc_trk_g3_6
 (25 15)  (463 191)  (463 191)  routing T_9_11.sp12_v_t_21 <X> T_9_11.lc_trk_g3_6


LogicTile_10_11

 (2 4)  (494 180)  (494 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (27 8)  (519 184)  (519 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 184)  (520 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 184)  (521 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 184)  (523 184)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 184)  (525 184)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 184)  (528 184)  LC_4 Logic Functioning bit
 (37 8)  (529 184)  (529 184)  LC_4 Logic Functioning bit
 (38 8)  (530 184)  (530 184)  LC_4 Logic Functioning bit
 (39 8)  (531 184)  (531 184)  LC_4 Logic Functioning bit
 (40 8)  (532 184)  (532 184)  LC_4 Logic Functioning bit
 (41 8)  (533 184)  (533 184)  LC_4 Logic Functioning bit
 (42 8)  (534 184)  (534 184)  LC_4 Logic Functioning bit
 (43 8)  (535 184)  (535 184)  LC_4 Logic Functioning bit
 (22 9)  (514 185)  (514 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (515 185)  (515 185)  routing T_10_11.sp12_v_t_9 <X> T_10_11.lc_trk_g2_2
 (26 9)  (518 185)  (518 185)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 185)  (520 185)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 185)  (521 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 185)  (522 185)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 185)  (524 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 185)  (525 185)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.input_2_4
 (34 9)  (526 185)  (526 185)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.input_2_4
 (35 9)  (527 185)  (527 185)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.input_2_4
 (36 9)  (528 185)  (528 185)  LC_4 Logic Functioning bit
 (37 9)  (529 185)  (529 185)  LC_4 Logic Functioning bit
 (38 9)  (530 185)  (530 185)  LC_4 Logic Functioning bit
 (39 9)  (531 185)  (531 185)  LC_4 Logic Functioning bit
 (41 9)  (533 185)  (533 185)  LC_4 Logic Functioning bit
 (42 9)  (534 185)  (534 185)  LC_4 Logic Functioning bit
 (43 9)  (535 185)  (535 185)  LC_4 Logic Functioning bit
 (46 9)  (538 185)  (538 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (509 186)  (509 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 12)  (514 188)  (514 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 188)  (515 188)  routing T_10_11.sp4_v_t_30 <X> T_10_11.lc_trk_g3_3
 (24 12)  (516 188)  (516 188)  routing T_10_11.sp4_v_t_30 <X> T_10_11.lc_trk_g3_3
 (22 13)  (514 189)  (514 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 189)  (517 189)  routing T_10_11.sp4_r_v_b_42 <X> T_10_11.lc_trk_g3_2


LogicTile_11_11

 (27 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 176)  (574 176)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 176)  (576 176)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 176)  (577 176)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 176)  (579 176)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 176)  (581 176)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_0
 (38 0)  (584 176)  (584 176)  LC_0 Logic Functioning bit
 (15 1)  (561 177)  (561 177)  routing T_11_11.sp4_v_t_5 <X> T_11_11.lc_trk_g0_0
 (16 1)  (562 177)  (562 177)  routing T_11_11.sp4_v_t_5 <X> T_11_11.lc_trk_g0_0
 (17 1)  (563 177)  (563 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (574 177)  (574 177)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 177)  (575 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 177)  (576 177)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 177)  (578 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 177)  (579 177)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_0
 (34 1)  (580 177)  (580 177)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_0
 (35 1)  (581 177)  (581 177)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_0
 (22 2)  (568 178)  (568 178)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (569 178)  (569 178)  routing T_11_11.sp12_h_l_12 <X> T_11_11.lc_trk_g0_7
 (26 2)  (572 178)  (572 178)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 178)  (573 178)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 178)  (574 178)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 178)  (575 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 178)  (576 178)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 178)  (581 178)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.input_2_1
 (28 3)  (574 179)  (574 179)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 179)  (576 179)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 179)  (577 179)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 179)  (578 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (579 179)  (579 179)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.input_2_1
 (34 3)  (580 179)  (580 179)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.input_2_1
 (35 3)  (581 179)  (581 179)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.input_2_1
 (37 3)  (583 179)  (583 179)  LC_1 Logic Functioning bit
 (51 3)  (597 179)  (597 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (568 180)  (568 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (22 6)  (568 182)  (568 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 182)  (570 182)  routing T_11_11.top_op_7 <X> T_11_11.lc_trk_g1_7
 (29 6)  (575 182)  (575 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 182)  (581 182)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.input_2_3
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (21 7)  (567 183)  (567 183)  routing T_11_11.top_op_7 <X> T_11_11.lc_trk_g1_7
 (26 7)  (572 183)  (572 183)  routing T_11_11.lc_trk_g2_3 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 183)  (574 183)  routing T_11_11.lc_trk_g2_3 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 183)  (575 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 183)  (578 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (581 183)  (581 183)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.input_2_3
 (14 8)  (560 184)  (560 184)  routing T_11_11.sp12_v_b_0 <X> T_11_11.lc_trk_g2_0
 (22 8)  (568 184)  (568 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 184)  (570 184)  routing T_11_11.tnr_op_3 <X> T_11_11.lc_trk_g2_3
 (27 8)  (573 184)  (573 184)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 184)  (574 184)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 184)  (576 184)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 184)  (577 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 184)  (579 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 184)  (581 184)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_4
 (38 8)  (584 184)  (584 184)  LC_4 Logic Functioning bit
 (14 9)  (560 185)  (560 185)  routing T_11_11.sp12_v_b_0 <X> T_11_11.lc_trk_g2_0
 (15 9)  (561 185)  (561 185)  routing T_11_11.sp12_v_b_0 <X> T_11_11.lc_trk_g2_0
 (17 9)  (563 185)  (563 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (26 9)  (572 185)  (572 185)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 185)  (573 185)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 185)  (575 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 185)  (576 185)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 185)  (578 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (579 185)  (579 185)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_4
 (34 9)  (580 185)  (580 185)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_4
 (35 9)  (581 185)  (581 185)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_4
 (15 10)  (561 186)  (561 186)  routing T_11_11.tnr_op_5 <X> T_11_11.lc_trk_g2_5
 (17 10)  (563 186)  (563 186)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (568 186)  (568 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (569 186)  (569 186)  routing T_11_11.sp12_v_t_12 <X> T_11_11.lc_trk_g2_7
 (25 10)  (571 186)  (571 186)  routing T_11_11.rgt_op_6 <X> T_11_11.lc_trk_g2_6
 (22 11)  (568 187)  (568 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 187)  (570 187)  routing T_11_11.rgt_op_6 <X> T_11_11.lc_trk_g2_6
 (4 12)  (550 188)  (550 188)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_v_b_9
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 188)  (570 188)  routing T_11_11.tnr_op_3 <X> T_11_11.lc_trk_g3_3
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 188)  (576 188)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 188)  (577 188)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 188)  (579 188)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 188)  (580 188)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (5 13)  (551 189)  (551 189)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_v_b_9
 (9 13)  (555 189)  (555 189)  routing T_11_11.sp4_v_t_39 <X> T_11_11.sp4_v_b_10
 (10 13)  (556 189)  (556 189)  routing T_11_11.sp4_v_t_39 <X> T_11_11.sp4_v_b_10
 (14 13)  (560 189)  (560 189)  routing T_11_11.sp12_v_b_16 <X> T_11_11.lc_trk_g3_0
 (16 13)  (562 189)  (562 189)  routing T_11_11.sp12_v_b_16 <X> T_11_11.lc_trk_g3_0
 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (572 189)  (572 189)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 189)  (573 189)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 189)  (575 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 189)  (576 189)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 189)  (577 189)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 189)  (578 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (579 189)  (579 189)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.input_2_6
 (34 13)  (580 189)  (580 189)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.input_2_6
 (35 13)  (581 189)  (581 189)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.input_2_6
 (37 13)  (583 189)  (583 189)  LC_6 Logic Functioning bit
 (22 14)  (568 190)  (568 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 190)  (569 190)  routing T_11_11.sp4_h_r_31 <X> T_11_11.lc_trk_g3_7
 (24 14)  (570 190)  (570 190)  routing T_11_11.sp4_h_r_31 <X> T_11_11.lc_trk_g3_7
 (25 14)  (571 190)  (571 190)  routing T_11_11.bnl_op_6 <X> T_11_11.lc_trk_g3_6
 (28 14)  (574 190)  (574 190)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 190)  (575 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 190)  (576 190)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 190)  (577 190)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 190)  (580 190)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 190)  (581 190)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.input_2_7
 (36 14)  (582 190)  (582 190)  LC_7 Logic Functioning bit
 (38 14)  (584 190)  (584 190)  LC_7 Logic Functioning bit
 (43 14)  (589 190)  (589 190)  LC_7 Logic Functioning bit
 (21 15)  (567 191)  (567 191)  routing T_11_11.sp4_h_r_31 <X> T_11_11.lc_trk_g3_7
 (22 15)  (568 191)  (568 191)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (571 191)  (571 191)  routing T_11_11.bnl_op_6 <X> T_11_11.lc_trk_g3_6
 (27 15)  (573 191)  (573 191)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 191)  (574 191)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 191)  (575 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 191)  (576 191)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 191)  (577 191)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 191)  (578 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 191)  (579 191)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.input_2_7
 (35 15)  (581 191)  (581 191)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.input_2_7
 (36 15)  (582 191)  (582 191)  LC_7 Logic Functioning bit
 (37 15)  (583 191)  (583 191)  LC_7 Logic Functioning bit
 (38 15)  (584 191)  (584 191)  LC_7 Logic Functioning bit
 (39 15)  (585 191)  (585 191)  LC_7 Logic Functioning bit
 (40 15)  (586 191)  (586 191)  LC_7 Logic Functioning bit
 (42 15)  (588 191)  (588 191)  LC_7 Logic Functioning bit
 (43 15)  (589 191)  (589 191)  LC_7 Logic Functioning bit
 (48 15)  (594 191)  (594 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_11

 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (623 176)  (623 176)  routing T_12_11.sp12_h_l_16 <X> T_12_11.lc_trk_g0_3
 (21 1)  (621 177)  (621 177)  routing T_12_11.sp12_h_l_16 <X> T_12_11.lc_trk_g0_3
 (28 2)  (628 178)  (628 178)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 178)  (630 178)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 178)  (631 178)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (26 3)  (626 179)  (626 179)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 179)  (634 179)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.input_2_1
 (3 5)  (603 181)  (603 181)  routing T_12_11.sp12_h_l_23 <X> T_12_11.sp12_h_r_0
 (14 5)  (614 181)  (614 181)  routing T_12_11.sp12_h_r_16 <X> T_12_11.lc_trk_g1_0
 (16 5)  (616 181)  (616 181)  routing T_12_11.sp12_h_r_16 <X> T_12_11.lc_trk_g1_0
 (17 5)  (617 181)  (617 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (15 6)  (615 182)  (615 182)  routing T_12_11.top_op_5 <X> T_12_11.lc_trk_g1_5
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (618 183)  (618 183)  routing T_12_11.top_op_5 <X> T_12_11.lc_trk_g1_5
 (15 10)  (615 186)  (615 186)  routing T_12_11.tnr_op_5 <X> T_12_11.lc_trk_g2_5
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (14 11)  (614 187)  (614 187)  routing T_12_11.sp4_r_v_b_36 <X> T_12_11.lc_trk_g2_4
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 12)  (628 188)  (628 188)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 188)  (630 188)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (51 12)  (651 188)  (651 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (631 189)  (631 189)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (22 15)  (622 191)  (622 191)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 191)  (624 191)  routing T_12_11.tnr_op_6 <X> T_12_11.lc_trk_g3_6


LogicTile_14_11

 (13 8)  (721 184)  (721 184)  routing T_14_11.sp4_h_l_45 <X> T_14_11.sp4_v_b_8
 (12 9)  (720 185)  (720 185)  routing T_14_11.sp4_h_l_45 <X> T_14_11.sp4_v_b_8


LogicTile_15_11

 (3 3)  (765 179)  (765 179)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_h_l_23


LogicTile_16_11

 (12 8)  (828 184)  (828 184)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_h_r_8
 (11 9)  (827 185)  (827 185)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_h_r_8
 (13 9)  (829 185)  (829 185)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_h_r_8


LogicTile_18_11

 (31 2)  (959 178)  (959 178)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 178)  (961 178)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 178)  (962 178)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (27 3)  (955 179)  (955 179)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 179)  (956 179)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 179)  (959 179)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 179)  (965 179)  LC_1 Logic Functioning bit
 (39 3)  (967 179)  (967 179)  LC_1 Logic Functioning bit
 (31 4)  (959 180)  (959 180)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 180)  (962 180)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (37 4)  (965 180)  (965 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (40 4)  (968 180)  (968 180)  LC_2 Logic Functioning bit
 (41 4)  (969 180)  (969 180)  LC_2 Logic Functioning bit
 (50 4)  (978 180)  (978 180)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (979 180)  (979 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (37 5)  (965 181)  (965 181)  LC_2 Logic Functioning bit
 (38 5)  (966 181)  (966 181)  LC_2 Logic Functioning bit
 (39 5)  (967 181)  (967 181)  LC_2 Logic Functioning bit
 (40 5)  (968 181)  (968 181)  LC_2 Logic Functioning bit
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (16 7)  (944 183)  (944 183)  routing T_18_11.sp12_h_r_12 <X> T_18_11.lc_trk_g1_4
 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (17 8)  (945 184)  (945 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 184)  (946 184)  routing T_18_11.wire_logic_cluster/lc_1/out <X> T_18_11.lc_trk_g2_1
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 184)  (959 184)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 184)  (961 184)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (37 8)  (965 184)  (965 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (40 8)  (968 184)  (968 184)  LC_4 Logic Functioning bit
 (42 8)  (970 184)  (970 184)  LC_4 Logic Functioning bit
 (47 8)  (975 184)  (975 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (959 185)  (959 185)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (37 9)  (965 185)  (965 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (39 9)  (967 185)  (967 185)  LC_4 Logic Functioning bit
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (22 10)  (950 186)  (950 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 186)  (951 186)  routing T_18_11.sp12_v_t_12 <X> T_18_11.lc_trk_g2_7
 (14 12)  (942 188)  (942 188)  routing T_18_11.sp4_h_l_21 <X> T_18_11.lc_trk_g3_0
 (15 13)  (943 189)  (943 189)  routing T_18_11.sp4_h_l_21 <X> T_18_11.lc_trk_g3_0
 (16 13)  (944 189)  (944 189)  routing T_18_11.sp4_h_l_21 <X> T_18_11.lc_trk_g3_0
 (17 13)  (945 189)  (945 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 14)  (949 190)  (949 190)  routing T_18_11.sp4_v_t_26 <X> T_18_11.lc_trk_g3_7
 (22 14)  (950 190)  (950 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (951 190)  (951 190)  routing T_18_11.sp4_v_t_26 <X> T_18_11.lc_trk_g3_7
 (21 15)  (949 191)  (949 191)  routing T_18_11.sp4_v_t_26 <X> T_18_11.lc_trk_g3_7


LogicTile_20_11

 (10 3)  (1046 179)  (1046 179)  routing T_20_11.sp4_h_l_45 <X> T_20_11.sp4_v_t_36
 (12 11)  (1048 187)  (1048 187)  routing T_20_11.sp4_h_l_45 <X> T_20_11.sp4_v_t_45


LogicTile_30_11

 (3 1)  (1567 177)  (1567 177)  routing T_30_11.sp12_h_l_23 <X> T_30_11.sp12_v_b_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_9_10

 (5 8)  (443 168)  (443 168)  routing T_9_10.sp4_v_t_43 <X> T_9_10.sp4_h_r_6
 (3 12)  (441 172)  (441 172)  routing T_9_10.sp12_v_t_22 <X> T_9_10.sp12_h_r_1


LogicTile_10_10

 (21 4)  (513 164)  (513 164)  routing T_10_10.sp4_h_r_19 <X> T_10_10.lc_trk_g1_3
 (22 4)  (514 164)  (514 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 164)  (515 164)  routing T_10_10.sp4_h_r_19 <X> T_10_10.lc_trk_g1_3
 (24 4)  (516 164)  (516 164)  routing T_10_10.sp4_h_r_19 <X> T_10_10.lc_trk_g1_3
 (25 4)  (517 164)  (517 164)  routing T_10_10.sp12_h_r_2 <X> T_10_10.lc_trk_g1_2
 (21 5)  (513 165)  (513 165)  routing T_10_10.sp4_h_r_19 <X> T_10_10.lc_trk_g1_3
 (22 5)  (514 165)  (514 165)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (516 165)  (516 165)  routing T_10_10.sp12_h_r_2 <X> T_10_10.lc_trk_g1_2
 (25 5)  (517 165)  (517 165)  routing T_10_10.sp12_h_r_2 <X> T_10_10.lc_trk_g1_2
 (17 8)  (509 168)  (509 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (510 169)  (510 169)  routing T_10_10.sp4_r_v_b_33 <X> T_10_10.lc_trk_g2_1
 (32 10)  (524 170)  (524 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 170)  (526 170)  routing T_10_10.lc_trk_g1_3 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (40 10)  (532 170)  (532 170)  LC_5 Logic Functioning bit
 (42 10)  (534 170)  (534 170)  LC_5 Logic Functioning bit
 (14 11)  (506 171)  (506 171)  routing T_10_10.sp12_v_b_20 <X> T_10_10.lc_trk_g2_4
 (16 11)  (508 171)  (508 171)  routing T_10_10.sp12_v_b_20 <X> T_10_10.lc_trk_g2_4
 (17 11)  (509 171)  (509 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (28 11)  (520 171)  (520 171)  routing T_10_10.lc_trk_g2_1 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 171)  (521 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 171)  (523 171)  routing T_10_10.lc_trk_g1_3 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (41 11)  (533 171)  (533 171)  LC_5 Logic Functioning bit
 (43 11)  (535 171)  (535 171)  LC_5 Logic Functioning bit
 (26 12)  (518 172)  (518 172)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 172)  (519 172)  routing T_10_10.lc_trk_g1_2 <X> T_10_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 172)  (521 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 172)  (524 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 172)  (525 172)  routing T_10_10.lc_trk_g3_0 <X> T_10_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 172)  (526 172)  routing T_10_10.lc_trk_g3_0 <X> T_10_10.wire_logic_cluster/lc_6/in_3
 (43 12)  (535 172)  (535 172)  LC_6 Logic Functioning bit
 (50 12)  (542 172)  (542 172)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (543 172)  (543 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (545 172)  (545 172)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (506 173)  (506 173)  routing T_10_10.sp4_r_v_b_40 <X> T_10_10.lc_trk_g3_0
 (17 13)  (509 173)  (509 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (520 173)  (520 173)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 173)  (521 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 173)  (522 173)  routing T_10_10.lc_trk_g1_2 <X> T_10_10.wire_logic_cluster/lc_6/in_1
 (46 13)  (538 173)  (538 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_11_10

 (26 0)  (572 160)  (572 160)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (31 0)  (577 160)  (577 160)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 160)  (578 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 160)  (582 160)  LC_0 Logic Functioning bit
 (38 0)  (584 160)  (584 160)  LC_0 Logic Functioning bit
 (51 0)  (597 160)  (597 160)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (572 161)  (572 161)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 161)  (575 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 161)  (577 161)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 161)  (583 161)  LC_0 Logic Functioning bit
 (39 1)  (585 161)  (585 161)  LC_0 Logic Functioning bit
 (53 1)  (599 161)  (599 161)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (22 2)  (568 162)  (568 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 162)  (569 162)  routing T_11_10.sp4_v_b_23 <X> T_11_10.lc_trk_g0_7
 (24 2)  (570 162)  (570 162)  routing T_11_10.sp4_v_b_23 <X> T_11_10.lc_trk_g0_7
 (25 2)  (571 162)  (571 162)  routing T_11_10.lft_op_6 <X> T_11_10.lc_trk_g0_6
 (22 3)  (568 163)  (568 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 163)  (570 163)  routing T_11_10.lft_op_6 <X> T_11_10.lc_trk_g0_6
 (9 11)  (555 171)  (555 171)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_v_t_42


LogicTile_13_10

 (8 3)  (662 163)  (662 163)  routing T_13_10.sp4_h_l_36 <X> T_13_10.sp4_v_t_36


LogicTile_16_10

 (19 2)  (835 162)  (835 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_22_10

 (3 0)  (1147 160)  (1147 160)  routing T_22_10.sp12_v_t_23 <X> T_22_10.sp12_v_b_0


LogicTile_28_10

 (19 10)  (1475 170)  (1475 170)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (27 4)  (519 148)  (519 148)  routing T_10_9.lc_trk_g1_2 <X> T_10_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 148)  (521 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 148)  (524 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 148)  (525 148)  routing T_10_9.lc_trk_g2_1 <X> T_10_9.wire_logic_cluster/lc_2/in_3
 (39 4)  (531 148)  (531 148)  LC_2 Logic Functioning bit
 (47 4)  (539 148)  (539 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (514 149)  (514 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (518 149)  (518 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 149)  (519 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 149)  (520 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 149)  (521 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 149)  (522 149)  routing T_10_9.lc_trk_g1_2 <X> T_10_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 149)  (524 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (525 149)  (525 149)  routing T_10_9.lc_trk_g2_0 <X> T_10_9.input_2_2
 (28 6)  (520 150)  (520 150)  routing T_10_9.lc_trk_g2_0 <X> T_10_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 150)  (521 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 150)  (524 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 150)  (525 150)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 150)  (526 150)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (39 6)  (531 150)  (531 150)  LC_3 Logic Functioning bit
 (47 6)  (539 150)  (539 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (518 151)  (518 151)  routing T_10_9.lc_trk_g1_2 <X> T_10_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 151)  (519 151)  routing T_10_9.lc_trk_g1_2 <X> T_10_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 151)  (521 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 151)  (523 151)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 151)  (524 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (525 151)  (525 151)  routing T_10_9.lc_trk_g2_1 <X> T_10_9.input_2_3
 (17 8)  (509 152)  (509 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (14 9)  (506 153)  (506 153)  routing T_10_9.sp12_v_b_16 <X> T_10_9.lc_trk_g2_0
 (16 9)  (508 153)  (508 153)  routing T_10_9.sp12_v_b_16 <X> T_10_9.lc_trk_g2_0
 (17 9)  (509 153)  (509 153)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (510 153)  (510 153)  routing T_10_9.sp4_r_v_b_33 <X> T_10_9.lc_trk_g2_1
 (22 12)  (514 156)  (514 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (515 156)  (515 156)  routing T_10_9.sp12_v_b_19 <X> T_10_9.lc_trk_g3_3
 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (513 157)  (513 157)  routing T_10_9.sp12_v_b_19 <X> T_10_9.lc_trk_g3_3
 (7 14)  (499 158)  (499 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_9

 (11 6)  (557 150)  (557 150)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_v_t_40
 (12 7)  (558 151)  (558 151)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_v_t_40
 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (553 158)  (553 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_9

 (3 8)  (603 152)  (603 152)  routing T_12_9.sp12_v_t_22 <X> T_12_9.sp12_v_b_1
 (7 14)  (607 158)  (607 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (661 158)  (661 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_9



LogicTile_15_9

 (3 13)  (765 157)  (765 157)  routing T_15_9.sp12_h_l_22 <X> T_15_9.sp12_h_r_1
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 5)  (819 149)  (819 149)  routing T_16_9.sp12_h_l_23 <X> T_16_9.sp12_h_r_0
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 12)  (881 156)  (881 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_18_9

 (7 12)  (935 156)  (935 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (2 12)  (1350 156)  (1350 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (2 14)  (1350 158)  (1350 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_9



LogicTile_28_9

 (28 2)  (1484 146)  (1484 146)  routing T_28_9.lc_trk_g2_6 <X> T_28_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 146)  (1485 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1486 146)  (1486 146)  routing T_28_9.lc_trk_g2_6 <X> T_28_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 146)  (1488 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 146)  (1489 146)  routing T_28_9.lc_trk_g3_3 <X> T_28_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 146)  (1490 146)  routing T_28_9.lc_trk_g3_3 <X> T_28_9.wire_logic_cluster/lc_1/in_3
 (41 2)  (1497 146)  (1497 146)  LC_1 Logic Functioning bit
 (43 2)  (1499 146)  (1499 146)  LC_1 Logic Functioning bit
 (53 2)  (1509 146)  (1509 146)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (30 3)  (1486 147)  (1486 147)  routing T_28_9.lc_trk_g2_6 <X> T_28_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (1487 147)  (1487 147)  routing T_28_9.lc_trk_g3_3 <X> T_28_9.wire_logic_cluster/lc_1/in_3
 (41 3)  (1497 147)  (1497 147)  LC_1 Logic Functioning bit
 (43 3)  (1499 147)  (1499 147)  LC_1 Logic Functioning bit
 (3 7)  (1459 151)  (1459 151)  routing T_28_9.sp12_h_l_23 <X> T_28_9.sp12_v_t_23
 (21 10)  (1477 154)  (1477 154)  routing T_28_9.sp4_h_l_34 <X> T_28_9.lc_trk_g2_7
 (22 10)  (1478 154)  (1478 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1479 154)  (1479 154)  routing T_28_9.sp4_h_l_34 <X> T_28_9.lc_trk_g2_7
 (24 10)  (1480 154)  (1480 154)  routing T_28_9.sp4_h_l_34 <X> T_28_9.lc_trk_g2_7
 (25 10)  (1481 154)  (1481 154)  routing T_28_9.sp4_h_r_46 <X> T_28_9.lc_trk_g2_6
 (26 10)  (1482 154)  (1482 154)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_5/in_0
 (32 10)  (1488 154)  (1488 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 154)  (1489 154)  routing T_28_9.lc_trk_g3_3 <X> T_28_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 154)  (1490 154)  routing T_28_9.lc_trk_g3_3 <X> T_28_9.wire_logic_cluster/lc_5/in_3
 (41 10)  (1497 154)  (1497 154)  LC_5 Logic Functioning bit
 (43 10)  (1499 154)  (1499 154)  LC_5 Logic Functioning bit
 (53 10)  (1509 154)  (1509 154)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (21 11)  (1477 155)  (1477 155)  routing T_28_9.sp4_h_l_34 <X> T_28_9.lc_trk_g2_7
 (22 11)  (1478 155)  (1478 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1479 155)  (1479 155)  routing T_28_9.sp4_h_r_46 <X> T_28_9.lc_trk_g2_6
 (24 11)  (1480 155)  (1480 155)  routing T_28_9.sp4_h_r_46 <X> T_28_9.lc_trk_g2_6
 (25 11)  (1481 155)  (1481 155)  routing T_28_9.sp4_h_r_46 <X> T_28_9.lc_trk_g2_6
 (26 11)  (1482 155)  (1482 155)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 155)  (1484 155)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 155)  (1485 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1487 155)  (1487 155)  routing T_28_9.lc_trk_g3_3 <X> T_28_9.wire_logic_cluster/lc_5/in_3
 (40 11)  (1496 155)  (1496 155)  LC_5 Logic Functioning bit
 (42 11)  (1498 155)  (1498 155)  LC_5 Logic Functioning bit
 (22 12)  (1478 156)  (1478 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1479 156)  (1479 156)  routing T_28_9.sp12_v_b_19 <X> T_28_9.lc_trk_g3_3
 (21 13)  (1477 157)  (1477 157)  routing T_28_9.sp12_v_b_19 <X> T_28_9.lc_trk_g3_3
 (26 14)  (1482 158)  (1482 158)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_7/in_0
 (32 14)  (1488 158)  (1488 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 158)  (1489 158)  routing T_28_9.lc_trk_g3_3 <X> T_28_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (1490 158)  (1490 158)  routing T_28_9.lc_trk_g3_3 <X> T_28_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 158)  (1492 158)  LC_7 Logic Functioning bit
 (38 14)  (1494 158)  (1494 158)  LC_7 Logic Functioning bit
 (52 14)  (1508 158)  (1508 158)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (1482 159)  (1482 159)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 159)  (1484 159)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 159)  (1485 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1487 159)  (1487 159)  routing T_28_9.lc_trk_g3_3 <X> T_28_9.wire_logic_cluster/lc_7/in_3
 (37 15)  (1493 159)  (1493 159)  LC_7 Logic Functioning bit
 (39 15)  (1495 159)  (1495 159)  LC_7 Logic Functioning bit


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (11 10)  (449 138)  (449 138)  routing T_9_8.sp4_v_b_0 <X> T_9_8.sp4_v_t_45
 (13 10)  (451 138)  (451 138)  routing T_9_8.sp4_v_b_0 <X> T_9_8.sp4_v_t_45


LogicTile_10_8



LogicTile_11_8

 (5 4)  (551 132)  (551 132)  routing T_11_8.sp4_v_t_38 <X> T_11_8.sp4_h_r_3
 (4 14)  (550 142)  (550 142)  routing T_11_8.sp4_v_b_9 <X> T_11_8.sp4_v_t_44


LogicTile_12_8

 (3 8)  (603 136)  (603 136)  routing T_12_8.sp12_v_t_22 <X> T_12_8.sp12_v_b_1
 (4 12)  (604 140)  (604 140)  routing T_12_8.sp4_v_t_44 <X> T_12_8.sp4_v_b_9


LogicTile_13_8

 (3 4)  (657 132)  (657 132)  routing T_13_8.sp12_v_t_23 <X> T_13_8.sp12_h_r_0


LogicTile_14_8



LogicTile_15_8

 (4 4)  (766 132)  (766 132)  routing T_15_8.sp4_h_l_38 <X> T_15_8.sp4_v_b_3
 (5 5)  (767 133)  (767 133)  routing T_15_8.sp4_h_l_38 <X> T_15_8.sp4_v_b_3
 (6 6)  (768 134)  (768 134)  routing T_15_8.sp4_v_b_0 <X> T_15_8.sp4_v_t_38
 (5 7)  (767 135)  (767 135)  routing T_15_8.sp4_v_b_0 <X> T_15_8.sp4_v_t_38


LogicTile_16_8

 (7 14)  (823 142)  (823 142)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (4 1)  (1094 129)  (1094 129)  routing T_21_8.sp4_v_t_42 <X> T_21_8.sp4_h_r_0
 (2 8)  (1092 136)  (1092 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (4 4)  (1256 132)  (1256 132)  routing T_24_8.sp4_h_l_44 <X> T_24_8.sp4_v_b_3
 (6 4)  (1258 132)  (1258 132)  routing T_24_8.sp4_h_l_44 <X> T_24_8.sp4_v_b_3
 (5 5)  (1257 133)  (1257 133)  routing T_24_8.sp4_h_l_44 <X> T_24_8.sp4_v_b_3


RAM_Tile_25_8

 (5 4)  (1311 132)  (1311 132)  routing T_25_8.sp4_h_l_37 <X> T_25_8.sp4_h_r_3
 (4 5)  (1310 133)  (1310 133)  routing T_25_8.sp4_h_l_37 <X> T_25_8.sp4_h_r_3


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8

 (26 6)  (1482 134)  (1482 134)  routing T_28_8.lc_trk_g3_4 <X> T_28_8.wire_logic_cluster/lc_3/in_0
 (31 6)  (1487 134)  (1487 134)  routing T_28_8.lc_trk_g3_7 <X> T_28_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 134)  (1488 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1489 134)  (1489 134)  routing T_28_8.lc_trk_g3_7 <X> T_28_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (1490 134)  (1490 134)  routing T_28_8.lc_trk_g3_7 <X> T_28_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 134)  (1492 134)  LC_3 Logic Functioning bit
 (38 6)  (1494 134)  (1494 134)  LC_3 Logic Functioning bit
 (27 7)  (1483 135)  (1483 135)  routing T_28_8.lc_trk_g3_4 <X> T_28_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (1484 135)  (1484 135)  routing T_28_8.lc_trk_g3_4 <X> T_28_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 135)  (1485 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1487 135)  (1487 135)  routing T_28_8.lc_trk_g3_7 <X> T_28_8.wire_logic_cluster/lc_3/in_3
 (37 7)  (1493 135)  (1493 135)  LC_3 Logic Functioning bit
 (39 7)  (1495 135)  (1495 135)  LC_3 Logic Functioning bit
 (52 7)  (1508 135)  (1508 135)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 14)  (1478 142)  (1478 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1479 142)  (1479 142)  routing T_28_8.sp4_v_b_47 <X> T_28_8.lc_trk_g3_7
 (24 14)  (1480 142)  (1480 142)  routing T_28_8.sp4_v_b_47 <X> T_28_8.lc_trk_g3_7
 (14 15)  (1470 143)  (1470 143)  routing T_28_8.sp12_v_b_20 <X> T_28_8.lc_trk_g3_4
 (16 15)  (1472 143)  (1472 143)  routing T_28_8.sp12_v_b_20 <X> T_28_8.lc_trk_g3_4
 (17 15)  (1473 143)  (1473 143)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_29_8

 (4 12)  (1514 140)  (1514 140)  routing T_29_8.sp4_h_l_38 <X> T_29_8.sp4_v_b_9
 (6 12)  (1516 140)  (1516 140)  routing T_29_8.sp4_h_l_38 <X> T_29_8.sp4_v_b_9
 (5 13)  (1515 141)  (1515 141)  routing T_29_8.sp4_h_l_38 <X> T_29_8.sp4_v_b_9


LogicTile_30_8

 (19 2)  (1583 130)  (1583 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_12_7

 (6 6)  (606 118)  (606 118)  routing T_12_7.sp4_v_b_0 <X> T_12_7.sp4_v_t_38
 (5 7)  (605 119)  (605 119)  routing T_12_7.sp4_v_b_0 <X> T_12_7.sp4_v_t_38
 (3 8)  (603 120)  (603 120)  routing T_12_7.sp12_v_t_22 <X> T_12_7.sp12_v_b_1


LogicTile_13_7

 (11 0)  (665 112)  (665 112)  routing T_13_7.sp4_h_r_9 <X> T_13_7.sp4_v_b_2


LogicTile_14_7

 (11 12)  (719 124)  (719 124)  routing T_14_7.sp4_v_t_45 <X> T_14_7.sp4_v_b_11
 (12 13)  (720 125)  (720 125)  routing T_14_7.sp4_v_t_45 <X> T_14_7.sp4_v_b_11


LogicTile_16_7

 (17 2)  (833 114)  (833 114)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 8)  (816 120)  (816 120)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_1
 (1 8)  (817 120)  (817 120)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (0 9)  (816 121)  (816 121)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_1
 (1 9)  (817 121)  (817 121)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_1
 (31 12)  (847 124)  (847 124)  routing T_16_7.lc_trk_g0_5 <X> T_16_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 124)  (848 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 124)  (852 124)  LC_6 Logic Functioning bit
 (37 12)  (853 124)  (853 124)  LC_6 Logic Functioning bit
 (38 12)  (854 124)  (854 124)  LC_6 Logic Functioning bit
 (39 12)  (855 124)  (855 124)  LC_6 Logic Functioning bit
 (36 13)  (852 125)  (852 125)  LC_6 Logic Functioning bit
 (37 13)  (853 125)  (853 125)  LC_6 Logic Functioning bit
 (38 13)  (854 125)  (854 125)  LC_6 Logic Functioning bit
 (39 13)  (855 125)  (855 125)  LC_6 Logic Functioning bit
 (47 13)  (863 125)  (863 125)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


LogicTile_29_7

 (6 8)  (1516 120)  (1516 120)  routing T_29_7.sp4_v_t_38 <X> T_29_7.sp4_v_b_6
 (5 9)  (1515 121)  (1515 121)  routing T_29_7.sp4_v_t_38 <X> T_29_7.sp4_v_b_6


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_10_6

 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_v_t_23


LogicTile_11_6

 (8 11)  (554 107)  (554 107)  routing T_11_6.sp4_h_r_1 <X> T_11_6.sp4_v_t_42
 (9 11)  (555 107)  (555 107)  routing T_11_6.sp4_h_r_1 <X> T_11_6.sp4_v_t_42
 (10 11)  (556 107)  (556 107)  routing T_11_6.sp4_h_r_1 <X> T_11_6.sp4_v_t_42


LogicTile_12_6

 (19 13)  (619 109)  (619 109)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_6

 (3 5)  (819 101)  (819 101)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_h_r_0


LogicTile_18_6

 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_l_23 <X> T_18_6.sp12_v_t_23


LogicTile_24_6

 (3 2)  (1255 98)  (1255 98)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23
 (3 3)  (1255 99)  (1255 99)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23


LogicTile_28_6

 (3 7)  (1459 103)  (1459 103)  routing T_28_6.sp12_h_l_23 <X> T_28_6.sp12_v_t_23


LogicTile_29_6

 (4 8)  (1514 104)  (1514 104)  routing T_29_6.sp4_v_t_43 <X> T_29_6.sp4_v_b_6


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (17 5)  (1743 101)  (1743 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


RAM_Tile_8_5

 (3 7)  (399 87)  (399 87)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_v_t_23
 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_5

 (3 4)  (441 84)  (441 84)  routing T_9_5.sp12_v_t_23 <X> T_9_5.sp12_h_r_0


LogicTile_10_5

 (3 7)  (495 87)  (495 87)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_v_t_23


LogicTile_11_5

 (11 2)  (557 82)  (557 82)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_v_t_39


LogicTile_21_5

 (3 5)  (1093 85)  (1093 85)  routing T_21_5.sp12_h_l_23 <X> T_21_5.sp12_h_r_0


LogicTile_30_5

 (10 8)  (1574 88)  (1574 88)  routing T_30_5.sp4_v_t_39 <X> T_30_5.sp4_h_r_7


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (6 6)  (1732 86)  (1732 86)  routing T_33_5.span12_horz_23 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
 (8 7)  (1734 87)  (1734 87)  routing T_33_5.span12_horz_23 <X> T_33_5.lc_trk_g0_7
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g1_7
 (6 14)  (1732 94)  (1732 94)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g1_7


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_6_4

 (2 4)  (290 68)  (290 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


RAM_Tile_8_4

 (2 8)  (398 72)  (398 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_4

 (6 2)  (444 66)  (444 66)  routing T_9_4.sp4_h_l_42 <X> T_9_4.sp4_v_t_37


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_11_4

 (5 15)  (551 79)  (551 79)  routing T_11_4.sp4_h_l_44 <X> T_11_4.sp4_v_t_44


LogicTile_12_4

 (6 0)  (606 64)  (606 64)  routing T_12_4.sp4_v_t_44 <X> T_12_4.sp4_v_b_0
 (5 1)  (605 65)  (605 65)  routing T_12_4.sp4_v_t_44 <X> T_12_4.sp4_v_b_0
 (11 4)  (611 68)  (611 68)  routing T_12_4.sp4_v_t_44 <X> T_12_4.sp4_v_b_5
 (13 4)  (613 68)  (613 68)  routing T_12_4.sp4_v_t_44 <X> T_12_4.sp4_v_b_5
 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_15_4

 (6 2)  (768 66)  (768 66)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_37
 (5 3)  (767 67)  (767 67)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_37
 (6 8)  (768 72)  (768 72)  routing T_15_4.sp4_v_t_38 <X> T_15_4.sp4_v_b_6
 (5 9)  (767 73)  (767 73)  routing T_15_4.sp4_v_t_38 <X> T_15_4.sp4_v_b_6


LogicTile_24_4

 (6 8)  (1258 72)  (1258 72)  routing T_24_4.sp4_v_t_38 <X> T_24_4.sp4_v_b_6
 (5 9)  (1257 73)  (1257 73)  routing T_24_4.sp4_v_t_38 <X> T_24_4.sp4_v_b_6


LogicTile_28_4

 (3 12)  (1459 76)  (1459 76)  routing T_28_4.sp12_v_t_22 <X> T_28_4.sp12_h_r_1


LogicTile_29_4

 (4 1)  (1514 65)  (1514 65)  routing T_29_4.sp4_v_t_42 <X> T_29_4.sp4_h_r_0
 (11 4)  (1521 68)  (1521 68)  routing T_29_4.sp4_v_t_44 <X> T_29_4.sp4_v_b_5
 (13 4)  (1523 68)  (1523 68)  routing T_29_4.sp4_v_t_44 <X> T_29_4.sp4_v_b_5


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_1 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 71)  (1739 71)  routing T_33_4.span4_horz_37 <X> T_33_4.span4_vert_b_2
 (6 8)  (1732 72)  (1732 72)  routing T_33_4.span12_horz_9 <X> T_33_4.lc_trk_g1_1
 (7 8)  (1733 72)  (1733 72)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (4 15)  (1730 79)  (1730 79)  routing T_33_4.span4_vert_b_6 <X> T_33_4.lc_trk_g1_6
 (5 15)  (1731 79)  (1731 79)  routing T_33_4.span4_vert_b_6 <X> T_33_4.lc_trk_g1_6
 (7 15)  (1733 79)  (1733 79)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_12_3

 (4 2)  (604 50)  (604 50)  routing T_12_3.sp4_v_b_0 <X> T_12_3.sp4_v_t_37
 (3 6)  (603 54)  (603 54)  routing T_12_3.sp12_v_b_0 <X> T_12_3.sp12_v_t_23


LogicTile_13_3

 (13 0)  (667 48)  (667 48)  routing T_13_3.sp4_v_t_39 <X> T_13_3.sp4_v_b_2


LogicTile_14_3

 (9 9)  (717 57)  (717 57)  routing T_14_3.sp4_v_t_46 <X> T_14_3.sp4_v_b_7
 (10 9)  (718 57)  (718 57)  routing T_14_3.sp4_v_t_46 <X> T_14_3.sp4_v_b_7


LogicTile_22_3

 (19 6)  (1163 54)  (1163 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_3

 (5 8)  (1515 56)  (1515 56)  routing T_29_3.sp4_v_t_43 <X> T_29_3.sp4_h_r_6


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 50)  (1731 50)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g0_3
 (6 2)  (1732 50)  (1732 50)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (1734 50)  (1734 50)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g0_3
 (8 3)  (1734 51)  (1734 51)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g0_3
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_12_2

 (19 7)  (619 39)  (619 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_20_2

 (3 4)  (1039 36)  (1039 36)  routing T_20_2.sp12_v_t_23 <X> T_20_2.sp12_h_r_0


LogicTile_26_2

 (2 4)  (1350 36)  (1350 36)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_2

 (5 8)  (1515 40)  (1515 40)  routing T_29_2.sp4_v_t_43 <X> T_29_2.sp4_h_r_6
 (8 9)  (1518 41)  (1518 41)  routing T_29_2.sp4_h_l_42 <X> T_29_2.sp4_v_b_7
 (9 9)  (1519 41)  (1519 41)  routing T_29_2.sp4_h_l_42 <X> T_29_2.sp4_v_b_7


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (4 10)  (1730 42)  (1730 42)  routing T_33_2.span4_vert_b_10 <X> T_33_2.lc_trk_g1_2
 (5 10)  (1731 42)  (1731 42)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (6 10)  (1732 42)  (1732 42)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (7 10)  (1733 42)  (1733 42)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 42)  (1734 42)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_2 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (5 11)  (1731 43)  (1731 43)  routing T_33_2.span4_vert_b_10 <X> T_33_2.lc_trk_g1_2
 (7 11)  (1733 43)  (1733 43)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (8 11)  (1734 43)  (1734 43)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_2 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


LogicTile_16_1

 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23


LogicTile_18_1

 (3 4)  (931 20)  (931 20)  routing T_18_1.sp12_v_t_23 <X> T_18_1.sp12_h_r_0


LogicTile_26_1

 (2 8)  (1350 24)  (1350 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_1

 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_v_t_23


LogicTile_29_1

 (5 0)  (1515 16)  (1515 16)  routing T_29_1.sp4_h_l_44 <X> T_29_1.sp4_h_r_0
 (4 1)  (1514 17)  (1514 17)  routing T_29_1.sp4_h_l_44 <X> T_29_1.sp4_h_r_0


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (12 6)  (1738 22)  (1738 22)  routing T_33_1.span4_horz_37 <X> T_33_1.span4_vert_t_14


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (563 11)  (563 11)  routing T_11_0.span4_horz_r_13 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (566 11)  (566 11)  routing T_11_0.span4_horz_r_13 <X> T_11_0.lc_trk_g0_5
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (550 7)  (550 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (6 10)  (564 4)  (564 4)  routing T_11_0.span12_vert_19 <X> T_11_0.lc_trk_g1_3
 (7 10)  (565 4)  (565 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (11 10)  (579 4)  (579 4)  routing T_11_0.lc_trk_g1_3 <X> T_11_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (8 11)  (566 5)  (566 5)  routing T_11_0.span12_vert_19 <X> T_11_0.lc_trk_g1_3
 (10 11)  (578 5)  (578 5)  routing T_11_0.lc_trk_g1_3 <X> T_11_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (579 5)  (579 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (1 0)  (625 15)  (625 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (4 0)  (616 15)  (616 15)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (6 0)  (618 15)  (618 15)  routing T_12_0.span12_vert_17 <X> T_12_0.lc_trk_g0_1
 (7 0)  (619 15)  (619 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (4 1)  (616 14)  (616 14)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (5 1)  (617 14)  (617 14)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (6 1)  (618 14)  (618 14)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (7 1)  (619 14)  (619 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (8 1)  (620 14)  (620 14)  routing T_12_0.span12_vert_17 <X> T_12_0.lc_trk_g0_1
 (12 2)  (634 12)  (634 12)  routing T_12_0.span4_vert_31 <X> T_12_0.span4_horz_l_13
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (11 4)  (633 11)  (633 11)  routing T_12_0.lc_trk_g1_0 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_5 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g1_5 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (11 5)  (633 10)  (633 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (13 7)  (635 9)  (635 9)  routing T_12_0.span4_vert_37 <X> T_12_0.span4_horz_r_2
 (4 8)  (616 7)  (616 7)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g1_0
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (4 9)  (616 6)  (616 6)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g1_0
 (5 9)  (617 6)  (617 6)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g1_0
 (6 9)  (618 6)  (618 6)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g1_0
 (7 9)  (619 6)  (619 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (16 9)  (604 6)  (604 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (618 3)  (618 3)  routing T_12_0.span12_vert_13 <X> T_12_0.lc_trk_g1_5
 (7 12)  (619 3)  (619 3)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_13 lc_trk_g1_5
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 11)  (670 5)  (670 5)  routing T_13_0.span4_vert_26 <X> T_13_0.lc_trk_g1_2
 (5 11)  (671 5)  (671 5)  routing T_13_0.span4_vert_26 <X> T_13_0.lc_trk_g1_2
 (6 11)  (672 5)  (672 5)  routing T_13_0.span4_vert_26 <X> T_13_0.lc_trk_g1_2
 (7 11)  (673 5)  (673 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (13 3)  (743 13)  (743 13)  routing T_14_0.span4_vert_31 <X> T_14_0.span4_horz_r_1
 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (5 2)  (779 12)  (779 12)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g0_3
 (6 2)  (780 12)  (780 12)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g0_3
 (7 2)  (781 12)  (781 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (782 12)  (782 12)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g0_3
 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (8 3)  (782 13)  (782 13)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g0_3
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (4 6)  (778 8)  (778 8)  routing T_15_0.span4_horz_r_14 <X> T_15_0.lc_trk_g0_6
 (5 7)  (779 9)  (779 9)  routing T_15_0.span4_horz_r_14 <X> T_15_0.lc_trk_g0_6
 (7 7)  (781 9)  (781 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (0 11)  (785 5)  (785 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_3 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_1 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 8)  (833 7)  (833 7)  routing T_16_0.span4_horz_r_9 <X> T_16_0.lc_trk_g1_1
 (7 8)  (835 7)  (835 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (836 7)  (836 7)  routing T_16_0.span4_horz_r_9 <X> T_16_0.lc_trk_g1_1
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1053 12)  (1053 12)  routing T_20_0.span4_horz_r_11 <X> T_20_0.lc_trk_g0_3
 (7 2)  (1055 12)  (1055 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1056 12)  (1056 12)  routing T_20_0.span4_horz_r_11 <X> T_20_0.lc_trk_g0_3
 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_3 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (12 12)  (1178 3)  (1178 3)  routing T_22_0.span4_vert_43 <X> T_22_0.span4_horz_l_15


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1269 4)  (1269 4)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g1_3
 (6 10)  (1270 4)  (1270 4)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g1_3
 (7 10)  (1271 4)  (1271 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1272 4)  (1272 4)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g1_3
 (8 11)  (1272 5)  (1272 5)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g1_3


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 1)  (1461 14)  (1461 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (16 0)  (1514 15)  (1514 15)  IOB_0 IO Functioning bit
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (5 3)  (1527 13)  (1527 13)  routing T_29_0.span4_vert_18 <X> T_29_0.lc_trk_g0_2
 (6 3)  (1528 13)  (1528 13)  routing T_29_0.span4_vert_18 <X> T_29_0.lc_trk_g0_2
 (7 3)  (1529 13)  (1529 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (16 4)  (1514 11)  (1514 11)  IOB_0 IO Functioning bit
 (12 5)  (1544 10)  (1544 10)  routing T_29_0.lc_trk_g0_2 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 10)  (1545 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (4 8)  (1526 7)  (1526 7)  routing T_29_0.span4_vert_40 <X> T_29_0.lc_trk_g1_0
 (4 9)  (1526 6)  (1526 6)  routing T_29_0.span4_vert_40 <X> T_29_0.lc_trk_g1_0
 (5 9)  (1527 6)  (1527 6)  routing T_29_0.span4_vert_40 <X> T_29_0.lc_trk_g1_0
 (6 9)  (1528 6)  (1528 6)  routing T_29_0.span4_vert_40 <X> T_29_0.lc_trk_g1_0
 (7 9)  (1529 6)  (1529 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_0 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


