# ðŸš€ CEG Fabless RISC-V Summer Internship 2025  
### ðŸ“¡ Collaboration with Vyoma Systems & Shakti Processor Team â€“ IIT Madras

## ðŸ§  Problem Statement  
C-Class core RTL implementation and simulation: Implement atleast two different branch predictors and evaluate using set of benchmarks given by Shakti team. Compare performance of existing gshare predictor and the new predictors. Extra credit: Tuning the predictors for higher accuracy/lower misprediction rate.

---

## ðŸ‘¨â€ðŸ’» Author  
Name: Divya Darshan VR & Goutham Badhrinath V
Submission Date: 10 July 2025  
Repository:

---

## ðŸŽ¯ Objective  
To enhance branch prediction efficiency in the Shakti C-Class Bluespec Core by:

- âœ… Tuning the existing Bimodal predictor
- âœ… Designing and integrating a new Tournament predictor
- ðŸ“ˆ Evaluating these predictors using CoreMark benchmark results.

---

## ðŸ“… Project Plan

### 1ï¸âƒ£ Study the Basics
- Understand branch prediction concepts.
- Focus on the following algorithms:
  - Bimodal
  - GShare
  - Tournament
- Analyze existing correlating branch predictor algorithms.

---

### 2ï¸âƒ£ Analyze Existing BSV Code
- Revamp bimodal_nc.bsv and bimodal_c.bsv.
- Understand integration with the pipeline:
  - Where predictions are made
  - Where updates happen
  - How mispredictions are flushed

---

### 3ï¸âƒ£ Design and Implement Tournament Predictor
- Create new module: Tournament.bsv
  - Internally use tuned bimodal and existing GShare predictors
- Use PredictorSelect.bsv:
  - Implement a 2-bit selector table (saturating counter) to pick the better predictor dynamically
- Integrate into the C-Class core

---

### 4ï¸âƒ£ Simulate and Benchmark
- Run basic RISC-V assembly tests
- Benchmark with CoreMark
- Analyze performance using:
  - Prediction accuracy
  - Misprediction rate
  - Instructions Per Cycle (IPC)
  - Total Cycle Count

---

## ðŸ“‚ File Overview

| File / Module          | Description |
|------------------------|-------------|
| Tournament.bsv       | Predicts using both GShare & Bimodal. Uses selector to choose one. |
| PredictorSelect.bsv  | Maintains 2-bit saturating counters to choose between predictors. |
| bpu.bsv              | Unified branch prediction unit. Imports all predictors. |
| bimodal_nc.bsv       | Revamped non-compressed ISA Bimodal predictor. |
| bimodal_c.bsv        | Revamped compressed ISA Bimodal predictor. |
| gshare_fa.bsv        | Existing fully-associative GShare predictor used in tournament logic. |

---

## ðŸ“Š Benchmarking and Evaluation

### ðŸ” Metrics Collected:
- âœ… Branch Prediction Accuracy
- âŒ Misprediction Rate
- âš™ Instructions Per Cycle (IPC)
- â± Total Cycle Count

---

### ðŸ†š Comparisons Made:
- Tuned Bimodal Predictor
- Newly implemented Tournament Predictor

---

## ðŸ“‘ Planned Deliverables
- âœ… Updated .bsv files with implementation
- ðŸ“˜ Design explanation and working principle
- ðŸ“Š Benchmark report with CoreMark results
- ðŸ”— Project repository with all sources and results

---

> ðŸ’¡ This project contributes toward improving processor performance by enhancing speculative execution through better branch prediction in RISC-V-based Shakti cores.

---

ðŸ“Œ For any doubts or contributions, raise an issue or pull request on this repository.
