{"Source Block": ["oh/elink/dv/dv_elink.v@717:727@HdlIdDef", "   wire [PW-1:0] txwr_packet;\n   wire \t txwr_access;\n   wire [PW-1:0] txrd_packet;\n   wire \t txrd_access;\n   wire \t esaxi_rd_wait;\n   wire \t esaxi_wr_wait;\n   \n   //slave interface (receiving from \n   esaxi rx_esaxi (.s_axi_aclk\t\t(clk),\n                   .s_axi_aresetn\t(~reset),\n\t\t   .txwr_access\t\t(txwr_access),//output to emem2\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@715:725", "\t\t   .m_axi_rvalid\t(m_axi_rvalid));\n   \n   wire [PW-1:0] txwr_packet;\n   wire \t txwr_access;\n   wire [PW-1:0] txrd_packet;\n   wire \t txrd_access;\n   wire \t esaxi_rd_wait;\n   wire \t esaxi_wr_wait;\n   \n   //slave interface (receiving from \n   esaxi rx_esaxi (.s_axi_aclk\t\t(clk),\n"], ["oh/elink/dv/dv_elink.v@716:726", "   \n   wire [PW-1:0] txwr_packet;\n   wire \t txwr_access;\n   wire [PW-1:0] txrd_packet;\n   wire \t txrd_access;\n   wire \t esaxi_rd_wait;\n   wire \t esaxi_wr_wait;\n   \n   //slave interface (receiving from \n   esaxi rx_esaxi (.s_axi_aclk\t\t(clk),\n                   .s_axi_aresetn\t(~reset),\n"]], "Diff Content": {"Delete": [], "Add": [[722, "   defparam rx_esaxi.S_IDW=S_IDW;   \n"]]}}