<stg><name>adpcm_main_Pipeline_reset_label4</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln544 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_3 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:1 %icmp_ln553 = icmp_eq  i3 %i_3, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln553"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:2 %add_ln553 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln553"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln553 = br i1 %icmp_ln553, void %for.inc.i.split, void %for.inc18.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln553"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:12 %store_ln544 = store i3 %add_ln553, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln553" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.inc18.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:0 %zext_ln553 = zext i3 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln553"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:1 %specpipeline_ln544 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln544"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:2 %speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln544"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:3 %specloopname_ln553 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln553"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:4 %delay_dltx_addr = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln553

]]></Node>
<StgValue><ssdm name="delay_dltx_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
for.inc.i.split:5 %store_ln555 = store i16 0, i3 %delay_dltx_addr

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:6 %delay_dhx_addr = getelementptr i14 %delay_dhx, i64 0, i64 %zext_ln553

]]></Node>
<StgValue><ssdm name="delay_dhx_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="14" op_1_bw="3">
<![CDATA[
for.inc.i.split:7 %store_ln556 = store i14 0, i3 %delay_dhx_addr

]]></Node>
<StgValue><ssdm name="store_ln556"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:8 %dec_del_dltx_addr = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln553

]]></Node>
<StgValue><ssdm name="dec_del_dltx_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
for.inc.i.split:9 %store_ln557 = store i16 0, i3 %dec_del_dltx_addr

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:10 %dec_del_dhx_addr = getelementptr i14 %dec_del_dhx, i64 0, i64 %zext_ln553

]]></Node>
<StgValue><ssdm name="dec_del_dhx_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="14" op_1_bw="3">
<![CDATA[
for.inc.i.split:11 %store_ln558 = store i14 0, i3 %dec_del_dhx_addr

]]></Node>
<StgValue><ssdm name="store_ln558"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:13 %br_ln553 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln553"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="delay_dltx" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="delay_dltx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="delay_dhx" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="delay_dhx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="dec_del_dltx" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dec_del_dltx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="dec_del_dhx" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dec_del_dhx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="StgValue_42" to="store_ln544" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="i" to="store_ln544" fromId="5" toId="6">
</dataflow>
<dataflow id="45" from="i" to="i_3" fromId="5" toId="8">
</dataflow>
<dataflow id="46" from="i_3" to="icmp_ln553" fromId="8" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_47" to="icmp_ln553" fromId="47" toId="9">
</dataflow>
<dataflow id="49" from="i_3" to="add_ln553" fromId="8" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_50" to="add_ln553" fromId="50" toId="10">
</dataflow>
<dataflow id="52" from="icmp_ln553" to="br_ln553" fromId="9" toId="11">
</dataflow>
<dataflow id="53" from="add_ln553" to="store_ln544" fromId="10" toId="12">
</dataflow>
<dataflow id="54" from="i" to="store_ln544" fromId="5" toId="12">
</dataflow>
<dataflow id="55" from="i_3" to="zext_ln553" fromId="8" toId="13">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecPipeline" to="specpipeline_ln544" fromId="56" toId="14">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln544" fromId="58" toId="14">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln544" fromId="60" toId="14">
</dataflow>
<dataflow id="62" from="StgValue_60" to="specpipeline_ln544" fromId="60" toId="14">
</dataflow>
<dataflow id="63" from="StgValue_60" to="specpipeline_ln544" fromId="60" toId="14">
</dataflow>
<dataflow id="65" from="empty_7" to="specpipeline_ln544" fromId="64" toId="14">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln544" fromId="66" toId="15">
</dataflow>
<dataflow id="69" from="StgValue_68" to="speclooptripcount_ln544" fromId="68" toId="15">
</dataflow>
<dataflow id="70" from="StgValue_68" to="speclooptripcount_ln544" fromId="68" toId="15">
</dataflow>
<dataflow id="71" from="StgValue_68" to="speclooptripcount_ln544" fromId="68" toId="15">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecLoopName" to="specloopname_ln553" fromId="72" toId="16">
</dataflow>
<dataflow id="75" from="empty_0" to="specloopname_ln553" fromId="74" toId="16">
</dataflow>
<dataflow id="76" from="delay_dltx" to="delay_dltx_addr" fromId="36" toId="17">
</dataflow>
<dataflow id="78" from="StgValue_77" to="delay_dltx_addr" fromId="77" toId="17">
</dataflow>
<dataflow id="79" from="zext_ln553" to="delay_dltx_addr" fromId="13" toId="17">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln555" fromId="80" toId="18">
</dataflow>
<dataflow id="82" from="delay_dltx_addr" to="store_ln555" fromId="17" toId="18">
</dataflow>
<dataflow id="83" from="delay_dhx" to="delay_dhx_addr" fromId="37" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_77" to="delay_dhx_addr" fromId="77" toId="19">
</dataflow>
<dataflow id="85" from="zext_ln553" to="delay_dhx_addr" fromId="13" toId="19">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln556" fromId="86" toId="20">
</dataflow>
<dataflow id="88" from="delay_dhx_addr" to="store_ln556" fromId="19" toId="20">
</dataflow>
<dataflow id="89" from="dec_del_dltx" to="dec_del_dltx_addr" fromId="38" toId="21">
</dataflow>
<dataflow id="90" from="StgValue_77" to="dec_del_dltx_addr" fromId="77" toId="21">
</dataflow>
<dataflow id="91" from="zext_ln553" to="dec_del_dltx_addr" fromId="13" toId="21">
</dataflow>
<dataflow id="92" from="StgValue_80" to="store_ln557" fromId="80" toId="22">
</dataflow>
<dataflow id="93" from="dec_del_dltx_addr" to="store_ln557" fromId="21" toId="22">
</dataflow>
<dataflow id="94" from="dec_del_dhx" to="dec_del_dhx_addr" fromId="39" toId="23">
</dataflow>
<dataflow id="95" from="StgValue_77" to="dec_del_dhx_addr" fromId="77" toId="23">
</dataflow>
<dataflow id="96" from="zext_ln553" to="dec_del_dhx_addr" fromId="13" toId="23">
</dataflow>
<dataflow id="97" from="StgValue_86" to="store_ln558" fromId="86" toId="24">
</dataflow>
<dataflow id="98" from="dec_del_dhx_addr" to="store_ln558" fromId="23" toId="24">
</dataflow>
<dataflow id="99" from="icmp_ln553" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
