{"files":[{"patch":"@@ -452,2 +452,2 @@\n-const int AVX10_MINMAX_MAX_COMPARE_SIGN = 0x5;\n-const int AVX10_MINMAX_MIN_COMPARE_SIGN = 0x4;\n+const int AVX10_2_MINMAX_MAX_COMPARE_SIGN = 0x5;\n+const int AVX10_2_MINMAX_MIN_COMPARE_SIGN = 0x4;\n","filename":"src\/hotspot\/cpu\/x86\/assembler_x86.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -1036,2 +1036,2 @@\n-  int imm8 = (opc == Op_MinV || opc == Op_MinReductionV) ? AVX10_MINMAX_MIN_COMPARE_SIGN\n-                                                         : AVX10_MINMAX_MAX_COMPARE_SIGN;\n+  int imm8 = (opc == Op_MinV || opc == Op_MinReductionV) ? AVX10_2_MINMAX_MIN_COMPARE_SIGN\n+                                                         : AVX10_2_MINMAX_MAX_COMPARE_SIGN;\n@@ -5166,1 +5166,1 @@\n-void C2_MacroAssembler::vector_castF2X_avx10(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc) {\n+void C2_MacroAssembler::vector_castF2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc) {\n@@ -5186,1 +5186,1 @@\n-void C2_MacroAssembler::vector_castF2X_avx10(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc) {\n+void C2_MacroAssembler::vector_castF2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc) {\n@@ -5206,1 +5206,1 @@\n-void C2_MacroAssembler::vector_castD2X_avx10(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc) {\n+void C2_MacroAssembler::vector_castD2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc) {\n@@ -5226,1 +5226,1 @@\n-void C2_MacroAssembler::vector_castD2X_avx10(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc) {\n+void C2_MacroAssembler::vector_castD2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc) {\n","filename":"src\/hotspot\/cpu\/x86\/c2_MacroAssembler_x86.cpp","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"},{"patch":"@@ -350,1 +350,1 @@\n-  void vector_castF2X_avx10(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc);\n+  void vector_castF2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc);\n@@ -352,1 +352,1 @@\n-  void vector_castF2X_avx10(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc);\n+  void vector_castF2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc);\n@@ -354,1 +354,1 @@\n-  void vector_castD2X_avx10(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc);\n+  void vector_castD2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc);\n@@ -356,1 +356,1 @@\n-  void vector_castD2X_avx10(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc);\n+  void vector_castD2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc);\n","filename":"src\/hotspot\/cpu\/x86\/c2_MacroAssembler_x86.hpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -8902,1 +8902,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n@@ -8904,1 +8904,1 @@\n-      evminmaxpd(dst, mask, nds, src, merge, AVX10_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n+      evminmaxpd(dst, mask, nds, src, merge, AVX10_2_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n@@ -8921,1 +8921,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n@@ -8923,1 +8923,1 @@\n-      evminmaxpd(dst, mask, nds, src, merge, AVX10_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n+      evminmaxpd(dst, mask, nds, src, merge, AVX10_2_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n@@ -8940,1 +8940,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n@@ -8942,1 +8942,1 @@\n-      evminmaxpd(dst, mask, nds, src, merge, AVX10_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n+      evminmaxpd(dst, mask, nds, src, merge, AVX10_2_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n@@ -8959,1 +8959,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n@@ -8961,1 +8961,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86.cpp","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"},{"patch":"@@ -7292,1 +7292,1 @@\n-instruct maxF_avx10_reg(regF dst, regF a, regF b) %{\n+instruct maxF_reg_avx10_2(regF dst, regF a, regF b) %{\n@@ -7297,1 +7297,1 @@\n-    __ eminmaxss($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_MINMAX_MAX_COMPARE_SIGN);\n+    __ eminmaxss($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_2_MINMAX_MAX_COMPARE_SIGN);\n@@ -7328,1 +7328,1 @@\n-instruct maxD_avx10_reg(regD dst, regD a, regD b) %{\n+instruct maxD_reg_avx10_2(regD dst, regD a, regD b) %{\n@@ -7333,1 +7333,1 @@\n-    __ eminmaxsd($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_MINMAX_MAX_COMPARE_SIGN);\n+    __ eminmaxsd($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_2_MINMAX_MAX_COMPARE_SIGN);\n@@ -7364,1 +7364,1 @@\n-instruct minF_avx10_reg(regF dst, regF a, regF b) %{\n+instruct minF_reg_avx10_2(regF dst, regF a, regF b) %{\n@@ -7369,1 +7369,1 @@\n-    __ eminmaxss($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_MINMAX_MIN_COMPARE_SIGN);\n+    __ eminmaxss($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_2_MINMAX_MIN_COMPARE_SIGN);\n@@ -7400,1 +7400,1 @@\n-instruct minD_avx10_reg(regD dst, regD a, regD b) %{\n+instruct minD_reg_avx10_2(regD dst, regD a, regD b) %{\n@@ -7405,1 +7405,1 @@\n-    __ eminmaxsd($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_MINMAX_MIN_COMPARE_SIGN);\n+    __ eminmaxsd($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_2_MINMAX_MIN_COMPARE_SIGN);\n@@ -14589,1 +14589,1 @@\n-instruct convF2I_reg_reg_avx10(rRegI dst, regF src)\n+instruct convF2I_reg_reg_avx10_2(rRegI dst, regF src)\n@@ -14600,1 +14600,1 @@\n-instruct convF2I_reg_mem_avx10(rRegI dst, memory src)\n+instruct convF2I_reg_mem_avx10_2(rRegI dst, memory src)\n@@ -14623,1 +14623,1 @@\n-instruct convF2L_reg_reg_avx10(rRegL dst, regF src)\n+instruct convF2L_reg_reg_avx10_2(rRegL dst, regF src)\n@@ -14634,1 +14634,1 @@\n-instruct convF2L_reg_mem_avx10(rRegL dst, memory src)\n+instruct convF2L_reg_mem_avx10_2(rRegL dst, memory src)\n@@ -14657,1 +14657,1 @@\n-instruct convD2I_reg_reg_avx10(rRegI dst, regD src)\n+instruct convD2I_reg_reg_avx10_2(rRegI dst, regD src)\n@@ -14668,1 +14668,1 @@\n-instruct convD2I_reg_mem_avx10(rRegI dst, memory src)\n+instruct convD2I_reg_mem_avx10_2(rRegI dst, memory src)\n@@ -14691,1 +14691,1 @@\n-instruct convD2L_reg_reg_avx10(rRegL dst, regD src)\n+instruct convD2L_reg_reg_avx10_2(rRegL dst, regD src)\n@@ -14702,1 +14702,1 @@\n-instruct convD2L_reg_mem_avx10(rRegL dst, memory src)\n+instruct convD2L_reg_mem_avx10_2(rRegL dst, memory src)\n@@ -19663,1 +19663,1 @@\n-instruct minmax_reduction2F_avx10(regF dst, immF src1, vec src2, vec xtmp1) %{\n+instruct minmax_reduction2F_avx10_2(regF dst, immF src1, vec src2, vec xtmp1) %{\n@@ -19681,1 +19681,1 @@\n-instruct minmax_reductionF_avx10(regF dst, immF src1, vec src2, vec xtmp1, vec xtmp2) %{\n+instruct minmax_reductionF_avx10_2(regF dst, immF src1, vec src2, vec xtmp1, vec xtmp2) %{\n@@ -19699,1 +19699,1 @@\n-instruct minmax_reduction2F_avx10_av(regF dst, vec src, vec xtmp1) %{\n+instruct minmax_reduction2F_av_avx10_2(regF dst, vec src, vec xtmp1) %{\n@@ -19715,1 +19715,1 @@\n-instruct minmax_reductionF_avx10_av(regF dst, vec src, vec xtmp1, vec xtmp2) %{\n+instruct minmax_reductionF_av_avx10_2(regF dst, vec src, vec xtmp1, vec xtmp2) %{\n@@ -19813,1 +19813,1 @@\n-instruct minmax_reduction2D_avx10(regD dst, immD src1, vec src2, vec xtmp1) %{\n+instruct minmax_reduction2D_avx10_2(regD dst, immD src1, vec src2, vec xtmp1) %{\n@@ -19831,1 +19831,1 @@\n-instruct minmax_reductionD_avx10(regD dst, immD src1, vec src2, vec xtmp1, vec xtmp2) %{\n+instruct minmax_reductionD_avx10_2(regD dst, immD src1, vec src2, vec xtmp1, vec xtmp2) %{\n@@ -19850,1 +19850,1 @@\n-instruct minmax_reduction2D_av_avx10(regD dst, vec src, vec xtmp1) %{\n+instruct minmax_reduction2D_av_avx10_2(regD dst, vec src, vec xtmp1) %{\n@@ -19866,1 +19866,1 @@\n-instruct minmax_reductionD_av_avx10(regD dst, vec src, vec xtmp1, vec xtmp2) %{\n+instruct minmax_reductionD_av_avx10_2(regD dst, vec src, vec xtmp1, vec xtmp2) %{\n@@ -20769,1 +20769,1 @@\n-instruct minmaxFP_avx10_reg(vec dst, vec a, vec b) %{\n+instruct minmaxFP_reg_avx10_2(vec dst, vec a, vec b) %{\n@@ -22116,1 +22116,1 @@\n-instruct castFtoX_reg_avx10(vec dst, vec src) %{\n+instruct castFtoX_reg_avx10_2(vec dst, vec src) %{\n@@ -22120,1 +22120,1 @@\n-  format %{ \"vector_cast_f2x_avx10 $dst, $src\\t!\" %}\n+  format %{ \"vector_cast_f2x_avx10_2 $dst, $src\\t!\" %}\n@@ -22124,1 +22124,1 @@\n-    __ vector_castF2X_avx10(to_elem_bt, $dst$$XMMRegister, $src$$XMMRegister, vlen_enc);\n+    __ vector_castF2X_avx10_2(to_elem_bt, $dst$$XMMRegister, $src$$XMMRegister, vlen_enc);\n@@ -22129,1 +22129,1 @@\n-instruct castFtoX_mem_avx10(vec dst, memory src) %{\n+instruct castFtoX_mem_avx10_2(vec dst, memory src) %{\n@@ -22133,1 +22133,1 @@\n-  format %{ \"vector_cast_f2x_avx10 $dst, $src\\t!\" %}\n+  format %{ \"vector_cast_f2x_avx10_2 $dst, $src\\t!\" %}\n@@ -22138,1 +22138,1 @@\n-    __ vector_castF2X_avx10(to_elem_bt, $dst$$XMMRegister, $src$$Address, vlen_enc);\n+    __ vector_castF2X_avx10_2(to_elem_bt, $dst$$XMMRegister, $src$$Address, vlen_enc);\n@@ -22190,1 +22190,1 @@\n-instruct castDtoX_reg_avx10(vec dst, vec src) %{\n+instruct castDtoX_reg_avx10_2(vec dst, vec src) %{\n@@ -22194,1 +22194,1 @@\n-  format %{ \"vector_cast_d2x_avx10 $dst, $src\\t!\" %}\n+  format %{ \"vector_cast_d2x_avx10_2 $dst, $src\\t!\" %}\n@@ -22198,1 +22198,1 @@\n-    __ vector_castD2X_avx10(to_elem_bt, $dst$$XMMRegister, $src$$XMMRegister, vlen_enc);\n+    __ vector_castD2X_avx10_2(to_elem_bt, $dst$$XMMRegister, $src$$XMMRegister, vlen_enc);\n@@ -22203,1 +22203,1 @@\n-instruct castDtoX_mem_avx10(vec dst, memory src) %{\n+instruct castDtoX_mem_avx10_2(vec dst, memory src) %{\n@@ -22207,1 +22207,1 @@\n-  format %{ \"vector_cast_d2x_avx10 $dst, $src\\t!\" %}\n+  format %{ \"vector_cast_d2x_avx10_2 $dst, $src\\t!\" %}\n@@ -22212,1 +22212,1 @@\n-    __ vector_castD2X_avx10(to_elem_bt, $dst$$XMMRegister, $src$$Address, vlen_enc);\n+    __ vector_castD2X_avx10_2(to_elem_bt, $dst$$XMMRegister, $src$$Address, vlen_enc);\n@@ -25184,1 +25184,1 @@\n-instruct scalar_minmax_HF_avx10_reg(regF dst, regF src1, regF src2)\n+instruct scalar_minmax_HF_reg_avx10_2(regF dst, regF src1, regF src2)\n@@ -25191,1 +25191,1 @@\n-    int function = this->ideal_Opcode() == Op_MinHF ? AVX10_MINMAX_MIN_COMPARE_SIGN : AVX10_MINMAX_MAX_COMPARE_SIGN;\n+    int function = this->ideal_Opcode() == Op_MinHF ? AVX10_2_MINMAX_MIN_COMPARE_SIGN : AVX10_2_MINMAX_MAX_COMPARE_SIGN;\n@@ -25299,1 +25299,1 @@\n-instruct vector_minmax_HF_avx10_mem(vec dst, vec src1, memory src2)\n+instruct vector_minmax_HF_mem_avx10_2(vec dst, vec src1, memory src2)\n@@ -25307,1 +25307,1 @@\n-    int function =  this->ideal_Opcode() == Op_MinVHF ? AVX10_MINMAX_MIN_COMPARE_SIGN : AVX10_MINMAX_MAX_COMPARE_SIGN;\n+    int function =  this->ideal_Opcode() == Op_MinVHF ? AVX10_2_MINMAX_MIN_COMPARE_SIGN : AVX10_2_MINMAX_MAX_COMPARE_SIGN;\n@@ -25313,1 +25313,1 @@\n-instruct vector_minmax_HF_avx10_reg(vec dst, vec src1, vec src2)\n+instruct vector_minmax_HF_reg_avx10_2(vec dst, vec src1, vec src2)\n@@ -25321,1 +25321,1 @@\n-    int function =  this->ideal_Opcode() == Op_MinVHF ? AVX10_MINMAX_MIN_COMPARE_SIGN : AVX10_MINMAX_MAX_COMPARE_SIGN;\n+    int function =  this->ideal_Opcode() == Op_MinVHF ? AVX10_2_MINMAX_MIN_COMPARE_SIGN : AVX10_2_MINMAX_MAX_COMPARE_SIGN;\n","filename":"src\/hotspot\/cpu\/x86\/x86.ad","additions":43,"deletions":43,"binary":false,"changes":86,"status":"modified"},{"patch":"@@ -93,1 +93,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10_2, \"> 0\"},\n@@ -109,1 +109,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_F2L_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_F2L_AVX10_2, \"> 0\"},\n@@ -125,1 +125,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10_2, \"> 0\"},\n@@ -141,1 +141,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10_2, \"> 0\"},\n@@ -157,1 +157,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10_2, \"> 0\"},\n@@ -173,1 +173,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_D2L_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_D2L_AVX10_2, \"> 0\"},\n@@ -189,1 +189,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10_2, \"> 0\"},\n@@ -205,1 +205,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10_2, \"> 0\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/floatingpoint\/ScalarFPtoIntCastTest.java","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"},{"patch":"@@ -2804,1 +2804,1 @@\n-    public static final String X86_SCONV_D2I_AVX10 = PREFIX + \"X86_SCONV2_D2I_AVX10\" + POSTFIX;\n+    public static final String X86_SCONV_D2I_AVX10_2 = PREFIX + \"X86_SCONV_D2I_AVX10_2\" + POSTFIX;\n@@ -2806,1 +2806,1 @@\n-        machOnlyNameRegex(X86_SCONV_D2I_AVX10, \"convD2I_(reg_reg|reg_mem)_avx10\");\n+        machOnlyNameRegex(X86_SCONV_D2I_AVX10_2, \"convD2I_(reg_reg|reg_mem)_avx10_2\");\n@@ -2809,1 +2809,1 @@\n-    public static final String X86_SCONV_D2L_AVX10 = PREFIX + \"X86_SCONV_D2L_AVX10\" + POSTFIX;\n+    public static final String X86_SCONV_D2L_AVX10_2 = PREFIX + \"X86_SCONV_D2L_AVX10_2\" + POSTFIX;\n@@ -2811,1 +2811,1 @@\n-        machOnlyNameRegex(X86_SCONV_D2L_AVX10, \"convD2L_(reg_reg|reg_mem)_avx10\");\n+        machOnlyNameRegex(X86_SCONV_D2L_AVX10_2, \"convD2L_(reg_reg|reg_mem)_avx10_2\");\n@@ -2814,1 +2814,1 @@\n-    public static final String X86_SCONV_F2I_AVX10 = PREFIX + \"X86_SCONV_F2I_AVX10\" + POSTFIX;\n+    public static final String X86_SCONV_F2I_AVX10_2 = PREFIX + \"X86_SCONV_F2I_AVX10_2\" + POSTFIX;\n@@ -2816,1 +2816,1 @@\n-        machOnlyNameRegex(X86_SCONV_F2I_AVX10, \"convF2I_(reg_reg|reg_mem)_avx10\");\n+        machOnlyNameRegex(X86_SCONV_F2I_AVX10_2, \"convF2I_(reg_reg|reg_mem)_avx10_2\");\n@@ -2819,1 +2819,1 @@\n-    public static final String X86_SCONV_F2L_AVX10 = PREFIX + \"X86_SCONV_F2L_AVX10\" + POSTFIX;\n+    public static final String X86_SCONV_F2L_AVX10_2 = PREFIX + \"X86_SCONV_F2L_AVX10_2\" + POSTFIX;\n@@ -2821,1 +2821,1 @@\n-        machOnlyNameRegex(X86_SCONV_F2L_AVX10, \"convF2L_(reg_reg|reg_mem)_avx10\");\n+        machOnlyNameRegex(X86_SCONV_F2L_AVX10_2, \"convF2L_(reg_reg|reg_mem)_avx10_2\");\n@@ -2834,1 +2834,1 @@\n-    public static final String X86_VCAST_F2X_AVX10 = PREFIX + \"X86_VCAST_F2X_AVX10\" + POSTFIX;\n+    public static final String X86_VCAST_F2X_AVX10_2 = PREFIX + \"X86_VCAST_F2X_AVX10_2\" + POSTFIX;\n@@ -2836,1 +2836,1 @@\n-        machOnlyNameRegex(X86_VCAST_F2X_AVX10, \"castFtoX_(reg|mem)_avx10\");\n+        machOnlyNameRegex(X86_VCAST_F2X_AVX10_2, \"castFtoX_(reg|mem)_avx10_2\");\n@@ -2839,1 +2839,1 @@\n-    public static final String X86_VCAST_D2X_AVX10 = PREFIX + \"X86_VCAST_D2X_AVX10\" + POSTFIX;\n+    public static final String X86_VCAST_D2X_AVX10_2 = PREFIX + \"X86_VCAST_D2X_AVX10_2\" + POSTFIX;\n@@ -2841,1 +2841,1 @@\n-        machOnlyNameRegex(X86_VCAST_D2X_AVX10, \"castDtoX_(reg|mem)_avx10\");\n+        machOnlyNameRegex(X86_VCAST_D2X_AVX10_2, \"castDtoX_(reg|mem)_avx10_2\");\n","filename":"test\/hotspot\/jtreg\/compiler\/lib\/ir_framework\/IRNode.java","additions":12,"deletions":12,"binary":false,"changes":24,"status":"modified"},{"patch":"@@ -93,1 +93,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -115,1 +115,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -137,1 +137,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -159,1 +159,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -181,1 +181,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -203,1 +203,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -225,1 +225,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -247,1 +247,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/VectorFPtoIntCastTest.java","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"},{"patch":"@@ -301,1 +301,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -316,1 +316,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -331,1 +331,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -346,1 +346,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -364,1 +364,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -389,1 +389,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -417,1 +417,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -438,1 +438,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/ArrayTypeConvertTest.java","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"}]}