/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 11:31:37 CST 2026
 * 
 */
#include "bluesim_primitives.h"
#include "mkTTPoE_Top.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_120_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_120_h0(120u, UWide_literal_120_h0_arr);


/* String declarations */
static std::string const __str_literal_19("[FSM] generate_ctrl_pkt resp=%0d kid=0x%0h", 42u);
static std::string const __str_literal_18("[FSM] kid=0x%0h evt=%0d curr=%0d next=%0d resp=%0d",
					  50u);
static std::string const __str_literal_5("[RX] enq RX event NACK kid=0x%0h", 32u);
static std::string const __str_literal_4("[RX] enq RX event PAYLOAD kid=0x%0h", 35u);
static std::string const __str_literal_6("[RX] enq RX event ctrl evt=%0d kid=0x%0h", 40u);
static std::string const __str_literal_3("[RX] fast-path to NOC kid=0x%0h", 31u);
static std::string const __str_literal_2("[RX] parse opcode=0x%0h evt=%0d kid=0x%0h has_payload=%0d len=%0d",
					 65u);
static std::string const __str_literal_1("[RX][DBG] mac_in=%0d rx_evt=%0d noc_out=%0d", 43u);
static std::string const __str_literal_17("[TOP] fsm_pipeline kid=0x%0h evt=%0d", 36u);
static std::string const __str_literal_10("[TOP] fsm_q notFull=%0d notEmpty=%0d", 36u);
static std::string const __str_literal_21("[TOP] host_ctrl_request kid=0x%0h evt=%0d", 41u);
static std::string const __str_literal_16("[TOP] inject INQ_YES_QUIESCED kid=0x%0h", 39u);
static std::string const __str_literal_14("[TOP] route IN evt=%0d kid=0x%0h", 32u);
static std::string const __str_literal_12("[TOP] route RX evt=%0d kid=0x%0h", 32u);
static std::string const __str_literal_11("[TOP][DBG] fsm_q.notEmpty=%0d", 29u);
static std::string const __str_literal_15("[TOP][WARN] fsm_q full, drop IN evt=%0d", 39u);
static std::string const __str_literal_13("[TOP][WARN] fsm_q full, drop RX evt=%0d", 39u);
static std::string const __str_literal_22("[TOP][WARN] fsm_q full, drop TX evt=%0d", 39u);
static std::string const __str_literal_20("[TX] enqueue ctrl rs=%0d kid=0x%0h", 34u);
static std::string const __str_literal_8("[TX] send CTRL opcode=%0h tx_seq=%0d", 36u);
static std::string const __str_literal_9("[TX] send DATA payload_len=%0d tx_seq=%0d", 41u);
static std::string const __str_literal_7("[TX][DBG] cmd_q=%0d noc_in=%0d mac_out=%0d", 42u);


/* Constructor */
MOD_mkTTPoE_Top::MOD_mkTTPoE_Top(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_arbiter(simHdl, "arbiter", this),
    INST_dbg_cycle(simHdl, "dbg_cycle", this, 16u, 0u, (tUInt8)0u),
    INST_dbg_fsm_state(simHdl, "dbg_fsm_state", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fsm_q(simHdl, "fsm_q", this, 69u, 2u, (tUInt8)1u, 0u),
    INST_pending_kid(simHdl, "pending_kid", this, 64u, 0llu, (tUInt8)0u),
    INST_pending_quiesced(simHdl, "pending_quiesced", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rx_parser_dbg_cycle(simHdl, "rx_parser_dbg_cycle", this, 16u, 0u, (tUInt8)0u),
    INST_rx_parser_mac_in_q(simHdl, "rx_parser_mac_in_q", this, 241u, 2u, (tUInt8)1u, 0u),
    INST_rx_parser_noc_out_q(simHdl, "rx_parser_noc_out_q", this, 241u, 2u, (tUInt8)1u, 0u),
    INST_rx_parser_rx_event_q(simHdl, "rx_parser_rx_event_q", this, 69u, 2u, (tUInt8)1u, 0u),
    INST_timer_array(simHdl, "timer_array", this),
    INST_tmu(simHdl, "tmu", this),
    INST_tx_builder_cmd_q(simHdl, "tx_builder_cmd_q", this, 69u, 2u, (tUInt8)1u, 0u),
    INST_tx_builder_dbg_cycle(simHdl, "tx_builder_dbg_cycle", this, 16u, 0u, (tUInt8)0u),
    INST_tx_builder_mac_out_q(simHdl, "tx_builder_mac_out_q", this, 241u, 2u, (tUInt8)1u, 0u),
    INST_tx_builder_noc_in_q(simHdl, "tx_builder_noc_in_q", this, 241u, 2u, (tUInt8)1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_tx_builder_cmd_q_first____d52(69u),
    DEF_timer_array_timeout_event_out_get___d133(69u),
    DEF_tx_builder_noc_in_q_first____d109(241u),
    DEF_rx_parser_mac_in_q_first____d14(241u),
    DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152(165u),
    DEF_rx_parser_rx_event_q_first____d127(69u),
    DEF_fsm_q_first____d149(69u),
    DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303(96u),
    DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101(241u),
    DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98(112u),
    DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100(128u),
    DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115(241u),
    DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114(128u),
    DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305(165u),
    DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304(163u),
    DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113(120u),
    DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112(96u),
    DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369(69u),
    DEF_pending_kid_39_CONCAT_30___d140(69u),
    DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37(69u),
    DEF_mac_tx_out_get__avValue1(241u),
    DEF_noc_rx_out_get__avValue2(241u)
{
  PORT_EN_host_ctrl_request = false;
  PORT_mac_rx_in_put.setSize(241u);
  PORT_mac_rx_in_put.clear();
  PORT_noc_tx_in_put.setSize(241u);
  PORT_noc_tx_in_put.clear();
  PORT_host_ctrl_request_req.setSize(69u);
  PORT_host_ctrl_request_req.clear();
  PORT_mac_tx_out_get.setSize(241u);
  PORT_mac_tx_out_get.clear();
  PORT_noc_rx_out_get.setSize(241u);
  PORT_noc_rx_out_get.clear();
  symbol_count = 34u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTTPoE_Top::init_symbols_0()
{
  init_symbol(&symbols[0u], "arbiter", SYM_MODULE, &INST_arbiter);
  init_symbol(&symbols[1u], "dbg_cycle", SYM_MODULE, &INST_dbg_cycle);
  init_symbol(&symbols[2u], "dbg_fsm_state", SYM_MODULE, &INST_dbg_fsm_state);
  init_symbol(&symbols[3u], "EN_host_ctrl_request", SYM_PORT, &PORT_EN_host_ctrl_request, 1u);
  init_symbol(&symbols[4u], "fsm_q", SYM_MODULE, &INST_fsm_q);
  init_symbol(&symbols[5u], "host_ctrl_request_req", SYM_PORT, &PORT_host_ctrl_request_req, 69u);
  init_symbol(&symbols[6u], "mac_rx_in_put", SYM_PORT, &PORT_mac_rx_in_put, 241u);
  init_symbol(&symbols[7u], "mac_tx_out_get", SYM_PORT, &PORT_mac_tx_out_get, 241u);
  init_symbol(&symbols[8u], "noc_rx_out_get", SYM_PORT, &PORT_noc_rx_out_get, 241u);
  init_symbol(&symbols[9u], "noc_tx_in_put", SYM_PORT, &PORT_noc_tx_in_put, 241u);
  init_symbol(&symbols[10u], "pending_kid", SYM_MODULE, &INST_pending_kid);
  init_symbol(&symbols[11u], "pending_quiesced", SYM_MODULE, &INST_pending_quiesced);
  init_symbol(&symbols[12u], "RL_rl_dbg_fsm_state", SYM_RULE);
  init_symbol(&symbols[13u], "RL_rl_dbg_top", SYM_RULE);
  init_symbol(&symbols[14u], "RL_rl_inject_quiesced", SYM_RULE);
  init_symbol(&symbols[15u], "RL_rl_main_fsm_pipeline", SYM_RULE);
  init_symbol(&symbols[16u], "RL_rl_route_rx_events", SYM_RULE);
  init_symbol(&symbols[17u], "RL_rl_route_timer_events", SYM_RULE);
  init_symbol(&symbols[18u], "RL_rx_parser_rl_dbg_queues", SYM_RULE);
  init_symbol(&symbols[19u], "RL_rx_parser_rl_parse_packet", SYM_RULE);
  init_symbol(&symbols[20u], "RL_tx_builder_rl_build_ctrl_packet", SYM_RULE);
  init_symbol(&symbols[21u], "RL_tx_builder_rl_build_data_packet", SYM_RULE);
  init_symbol(&symbols[22u], "RL_tx_builder_rl_dbg_queues", SYM_RULE);
  init_symbol(&symbols[23u], "rx_parser_dbg_cycle", SYM_MODULE, &INST_rx_parser_dbg_cycle);
  init_symbol(&symbols[24u], "rx_parser_mac_in_q", SYM_MODULE, &INST_rx_parser_mac_in_q);
  init_symbol(&symbols[25u], "rx_parser_noc_out_q", SYM_MODULE, &INST_rx_parser_noc_out_q);
  init_symbol(&symbols[26u], "rx_parser_rx_event_q", SYM_MODULE, &INST_rx_parser_rx_event_q);
  init_symbol(&symbols[27u], "timer_array", SYM_MODULE, &INST_timer_array);
  init_symbol(&symbols[28u], "tmu", SYM_MODULE, &INST_tmu);
  init_symbol(&symbols[29u], "tx_builder_cmd_q", SYM_MODULE, &INST_tx_builder_cmd_q);
  init_symbol(&symbols[30u], "tx_builder_dbg_cycle", SYM_MODULE, &INST_tx_builder_dbg_cycle);
  init_symbol(&symbols[31u], "tx_builder_mac_out_q", SYM_MODULE, &INST_tx_builder_mac_out_q);
  init_symbol(&symbols[32u], "tx_builder_noc_in_q", SYM_MODULE, &INST_tx_builder_noc_in_q);
  init_symbol(&symbols[33u],
	      "WILL_FIRE_host_ctrl_request",
	      SYM_DEF,
	      &DEF_WILL_FIRE_host_ctrl_request,
	      1u);
}


/* Rule actions */

void MOD_mkTTPoE_Top::RL_rx_parser_rl_dbg_queues()
{
  tUInt32 DEF_rx_parser_dbg_cycle_PLUS_1___d2;
  tUInt8 DEF_rx_parser_dbg_cycle_REM_5_EQ_0___d4;
  tUInt8 DEF_rx_parser_rx_event_q_notEmpty____d6;
  tUInt8 DEF_rx_parser_noc_out_q_notEmpty____d7;
  tUInt32 DEF_b__h663;
  DEF_b__h663 = INST_rx_parser_dbg_cycle.METH_read();
  DEF_rx_parser_noc_out_q_notEmpty____d7 = INST_rx_parser_noc_out_q.METH_notEmpty();
  DEF_rx_parser_rx_event_q_notEmpty____d6 = INST_rx_parser_rx_event_q.METH_notEmpty();
  DEF_rx_parser_mac_in_q_notEmpty____d5 = INST_rx_parser_mac_in_q.METH_notEmpty();
  DEF_rx_parser_dbg_cycle_REM_5_EQ_0___d4 = (65535u & (DEF_b__h663 % 5u)) == 0u;
  DEF_rx_parser_dbg_cycle_PLUS_1___d2 = 65535u & (DEF_b__h663 + 1u);
  INST_rx_parser_dbg_cycle.METH_write(DEF_rx_parser_dbg_cycle_PLUS_1___d2);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_rx_parser_dbg_cycle_REM_5_EQ_0___d4)
      dollar_display(sim_hdl,
		     this,
		     "s,1,1,1",
		     &__str_literal_1,
		     DEF_rx_parser_mac_in_q_notEmpty____d5,
		     DEF_rx_parser_rx_event_q_notEmpty____d6,
		     DEF_rx_parser_noc_out_q_notEmpty____d7);
}

void MOD_mkTTPoE_Top::RL_rx_parser_rl_parse_packet()
{
  tUInt8 DEF_NOT_rx_parser_mac_in_q_first__4_BITS_128_TO_12_ETC___d41;
  tUInt8 DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d38;
  tUInt8 DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d40;
  tUInt8 DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d36;
  tUInt8 DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d20;
  tUInt8 DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27;
  tUInt8 DEF_rx_parser_mac_in_q_first__4_BIT_0___d31;
  tUInt8 DEF_kid_struct_vci__h833;
  tUInt8 DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123___d15;
  tUInt32 DEF_rx_parser_mac_in_q_first__4_BITS_112_TO_97___d32;
  tUInt32 DEF_kid_struct_mac_lsb__h832;
  tUInt32 DEF_pkt_tx_seq__h889;
  tUInt64 DEF_kid__h728;
  tUInt8 DEF_tmu_check_rx_seq_rx_parser_mac_in_q_first__4_B_ETC___d34;
  DEF_rx_parser_mac_in_q_first____d14 = INST_rx_parser_mac_in_q.METH_first();
  DEF_pkt_tx_seq__h889 = primExtract32(32u,
				       241u,
				       DEF_rx_parser_mac_in_q_first____d14,
				       32u,
				       96u,
				       32u,
				       65u);
  DEF_kid_struct_mac_lsb__h832 = primExtract32(24u,
					       241u,
					       DEF_rx_parser_mac_in_q_first____d14,
					       32u,
					       168u,
					       32u,
					       145u);
  DEF_rx_parser_mac_in_q_first__4_BITS_112_TO_97___d32 = DEF_rx_parser_mac_in_q_first____d14.get_bits_in_word32(3u,
														1u,
														16u);
  DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123___d15 = primExtract8(6u,
								       241u,
								       DEF_rx_parser_mac_in_q_first____d14,
								       32u,
								       128u,
								       32u,
								       123u);
  DEF_kid_struct_vci__h833 = DEF_rx_parser_mac_in_q_first____d14.get_bits_in_word8(3u, 25u, 2u);
  DEF_kid__h728 = (((tUInt64)(DEF_kid_struct_mac_lsb__h832)) << 40u) | (((tUInt64)(DEF_kid_struct_vci__h833)) << 38u);
  DEF_tmu_check_rx_seq_rx_parser_mac_in_q_first__4_B_ETC___d34 = INST_tmu.METH_check_rx_seq(DEF_kid__h728,
											    DEF_pkt_tx_seq__h889);
  DEF_rx_parser_mac_in_q_first__4_BIT_0___d31 = DEF_rx_parser_mac_in_q_first____d14.get_bits_in_word8(0u,
												      0u,
												      1u);
  switch (DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123___d15) {
  case (tUInt8)0u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27 = (tUInt8)6u;
    break;
  case (tUInt8)1u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27 = (tUInt8)7u;
    break;
  case (tUInt8)3u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27 = (tUInt8)9u;
    break;
  case (tUInt8)4u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27 = (tUInt8)10u;
    break;
  case (tUInt8)6u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27 = (tUInt8)12u;
    break;
  case (tUInt8)7u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27 = (tUInt8)13u;
    break;
  default:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27 = (tUInt8)0u;
  }
  DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d20 = DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123___d15 == (tUInt8)6u;
  switch (DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123___d15) {
  case (tUInt8)6u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d36 = DEF_tmu_check_rx_seq_rx_parser_mac_in_q_first__4_B_ETC___d34 ? (tUInt8)12u : (tUInt8)14u;
    break;
  case (tUInt8)0u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d36 = (tUInt8)6u;
    break;
  case (tUInt8)1u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d36 = (tUInt8)7u;
    break;
  case (tUInt8)3u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d36 = (tUInt8)9u;
    break;
  case (tUInt8)4u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d36 = (tUInt8)10u;
    break;
  case (tUInt8)7u:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d36 = (tUInt8)13u;
    break;
  default:
    DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d36 = (tUInt8)0u;
  }
  DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d40 = DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d20 && !DEF_tmu_check_rx_seq_rx_parser_mac_in_q_first__4_B_ETC___d34;
  DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d38 = DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d20 && DEF_tmu_check_rx_seq_rx_parser_mac_in_q_first__4_B_ETC___d34;
  DEF_NOT_rx_parser_mac_in_q_first__4_BITS_128_TO_12_ETC___d41 = !DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d20;
  DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37.set_bits_in_word((tUInt8)(DEF_kid__h728 >> 59u),
										2u,
										0u,
										5u).set_whole_word((tUInt32)(DEF_kid__h728 >> 27u),
												   1u).set_whole_word((((tUInt32)(134217727u & DEF_kid__h728)) << 5u) | (tUInt32)(DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d36),
														      0u);
  INST_rx_parser_mac_in_q.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,6,5,64,1,16",
		   &__str_literal_2,
		   DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123___d15,
		   DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27,
		   DEF_kid__h728,
		   DEF_rx_parser_mac_in_q_first__4_BIT_0___d31,
		   DEF_rx_parser_mac_in_q_first__4_BITS_112_TO_97___d32);
  INST_rx_parser_rx_event_q.METH_enq(DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37);
  if (DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d38)
    INST_rx_parser_noc_out_q.METH_enq(DEF_rx_parser_mac_in_q_first____d14);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d38)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_3, DEF_kid__h728);
  if (DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d38)
    INST_tmu.METH_update_rx_seq(DEF_kid__h728);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d38)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_4, DEF_kid__h728);
    if (DEF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_5__ETC___d40)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_5, DEF_kid__h728);
    if (DEF_NOT_rx_parser_mac_in_q_first__4_BITS_128_TO_12_ETC___d41)
      dollar_display(sim_hdl,
		     this,
		     "s,5,64",
		     &__str_literal_6,
		     DEF_IF_rx_parser_mac_in_q_first__4_BITS_128_TO_123_ETC___d27,
		     DEF_kid__h728);
  }
}

void MOD_mkTTPoE_Top::RL_tx_builder_rl_dbg_queues()
{
  tUInt32 DEF_tx_builder_dbg_cycle_2_PLUS_1___d43;
  tUInt8 DEF_tx_builder_dbg_cycle_2_REM_5_4_EQ_0___d45;
  tUInt8 DEF_tx_builder_noc_in_q_notEmpty____d47;
  tUInt8 DEF_tx_builder_mac_out_q_notEmpty____d48;
  tUInt32 DEF_b__h1494;
  DEF_b__h1494 = INST_tx_builder_dbg_cycle.METH_read();
  DEF_tx_builder_mac_out_q_notEmpty____d48 = INST_tx_builder_mac_out_q.METH_notEmpty();
  DEF_tx_builder_cmd_q_notEmpty____d46 = INST_tx_builder_cmd_q.METH_notEmpty();
  DEF_tx_builder_noc_in_q_notEmpty____d47 = INST_tx_builder_noc_in_q.METH_notEmpty();
  DEF_tx_builder_dbg_cycle_2_REM_5_4_EQ_0___d45 = (65535u & (DEF_b__h1494 % 5u)) == 0u;
  DEF_tx_builder_dbg_cycle_2_PLUS_1___d43 = 65535u & (DEF_b__h1494 + 1u);
  INST_tx_builder_dbg_cycle.METH_write(DEF_tx_builder_dbg_cycle_2_PLUS_1___d43);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_tx_builder_dbg_cycle_2_REM_5_4_EQ_0___d45)
      dollar_display(sim_hdl,
		     this,
		     "s,1,1,1",
		     &__str_literal_7,
		     DEF_tx_builder_cmd_q_notEmpty____d46,
		     DEF_tx_builder_noc_in_q_notEmpty____d47,
		     DEF_tx_builder_mac_out_q_notEmpty____d48);
}

void MOD_mkTTPoE_Top::RL_tx_builder_rl_build_ctrl_packet()
{
  tUInt8 DEF_NOT_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ_ETC___d86;
  tUInt8 DEF__theResult___fst_ttp_opcode__h1876;
  DEF_tx_builder_cmd_q_first____d52 = INST_tx_builder_cmd_q.METH_first();
  DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 = DEF_tx_builder_cmd_q_first____d52.get_bits_in_word8(0u,
													0u,
													5u);
  DEF__theResult___fst_ttp_vci__h1877 = DEF_tx_builder_cmd_q_first____d52.get_bits_in_word8(0u,
											    29u,
											    2u);
  switch (DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53) {
  case (tUInt8)2u:
    DEF__theResult___fst_ttp_opcode__h1876 = (tUInt8)1u;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_ttp_opcode__h1876 = (tUInt8)2u;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_ttp_opcode__h1876 = (tUInt8)3u;
    break;
  case (tUInt8)5u:
    DEF__theResult___fst_ttp_opcode__h1876 = (tUInt8)4u;
    break;
  case (tUInt8)6u:
    DEF__theResult___fst_ttp_opcode__h1876 = (tUInt8)5u;
    break;
  case (tUInt8)9u:
    DEF__theResult___fst_ttp_opcode__h1876 = (tUInt8)7u;
    break;
  case (tUInt8)10u:
    DEF__theResult___fst_ttp_opcode__h1876 = (tUInt8)8u;
    break;
  case (tUInt8)11u:
    DEF__theResult___fst_ttp_opcode__h1876 = (tUInt8)9u;
    break;
  default:
    DEF__theResult___fst_ttp_opcode__h1876 = (tUInt8)0u;
  }
  DEF_NOT_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ_ETC___d86 = ((!(DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)0u) && !(DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)12u)) && !(DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)13u)) && (DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)1u || (DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)2u || (DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)3u || (DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)4u || (DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)5u || (DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)6u || (DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)9u || (DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)10u || DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 == (tUInt8)11u))))))));
  DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100.set_whole_word(((((tUInt32)(DEF__theResult___fst_ttp_opcode__h1876)) << 26u) | (((tUInt32)(DEF__theResult___fst_ttp_vci__h1877)) << 24u)) | UWide_literal_120_h0.get_bits_in_word32(3u,
																														    0u,
																														    24u),
									       3u).set_whole_word(UWide_literal_120_h0.get_whole_word(2u),
												  2u).set_whole_word(UWide_literal_120_h0.get_whole_word(1u),
														     1u).set_whole_word(UWide_literal_120_h0.get_whole_word(0u),
																	0u);
  DEF_x__h1911 = 281474976710655llu & ((((tUInt64)(0u)) << 24u) | (tUInt64)(DEF_tx_builder_cmd_q_first____d52.get_bits_in_word32(0u,
																 5u,
																 24u)));
  DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98.set_bits_in_word((tUInt32)(DEF_x__h1911 >> 32u),
										 3u,
										 0u,
										 16u).build_concat((((tUInt64)((tUInt32)(DEF_x__h1911))) << 32u) | (tUInt64)((tUInt32)(12302652060662209222llu >> 32u)),
												   32u,
												   64u).set_whole_word((tUInt32)(12302652060662209222llu),
														       0u);
  DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101.set_bits_in_word(primExtract32(17u,
												112u,
												DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98,
												32u,
												111u,
												32u,
												95u),
										  7u,
										  0u,
										  17u).set_whole_word(primExtract32(32u,
														    112u,
														    DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98,
														    32u,
														    94u,
														    32u,
														    63u),
												      6u).set_whole_word(primExtract32(32u,
																       112u,
																       DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98,
																       32u,
																       62u,
																       32u,
																       31u),
															 5u).set_whole_word((DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98.get_bits_in_word32(0u,
																											      0u,
																											      31u) << 1u) | (tUInt32)(DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100.get_bits_in_word8(3u,
																																								      31u,
																																								      1u)),
																	    4u).set_whole_word(primExtract32(32u,
																					     128u,
																					     DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100,
																					     32u,
																					     126u,
																					     32u,
																					     95u),
																			       3u).set_whole_word(primExtract32(32u,
																								128u,
																								DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100,
																								32u,
																								94u,
																								32u,
																								63u),
																						  2u).set_whole_word(primExtract32(32u,
																										   128u,
																										   DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100,
																										   32u,
																										   62u,
																										   32u,
																										   31u),
																								     1u).set_whole_word((DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100.get_bits_in_word32(0u,
																																					  0u,
																																					  31u) << 1u) | (tUInt32)((tUInt8)0u),
																											0u);
  INST_tx_builder_cmd_q.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ_ETC___d86)
      dollar_display(sim_hdl,
		     this,
		     "s,6,32",
		     &__str_literal_8,
		     DEF__theResult___fst_ttp_opcode__h1876,
		     0u);
  if (DEF_NOT_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ_ETC___d86)
    INST_tx_builder_mac_out_q.METH_enq(DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101);
}

void MOD_mkTTPoE_Top::RL_tx_builder_rl_build_data_packet()
{
  tUInt32 DEF_pkt_ttp_payload_len__h2148;
  tUInt64 DEF_kid__h2086;
  tUInt32 DEF_x__h2297;
  tUInt32 DEF_AVMeth_tmu_get_and_inc_tx_seq;
  DEF_tx_builder_noc_in_q_first____d109 = INST_tx_builder_noc_in_q.METH_first();
  DEF_tx_builder_cmd_q_first____d52 = INST_tx_builder_cmd_q.METH_first();
  DEF_kid__h2086 = primExtract64(64u, 69u, DEF_tx_builder_cmd_q_first____d52, 32u, 68u, 32u, 5u);
  DEF_pkt_ttp_payload_len__h2148 = DEF_tx_builder_noc_in_q_first____d109.get_bits_in_word32(3u,
											    1u,
											    16u);
  DEF__theResult___fst_ttp_vci__h1877 = DEF_tx_builder_cmd_q_first____d52.get_bits_in_word8(0u,
											    29u,
											    2u);
  DEF_x__h1911 = 281474976710655llu & ((((tUInt64)(0u)) << 24u) | (tUInt64)(DEF_tx_builder_cmd_q_first____d52.get_bits_in_word32(0u,
																 5u,
																 24u)));
  DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98.set_bits_in_word((tUInt32)(DEF_x__h1911 >> 32u),
										 3u,
										 0u,
										 16u).build_concat((((tUInt64)((tUInt32)(DEF_x__h1911))) << 32u) | (tUInt64)((tUInt32)(12302652060662209222llu >> 32u)),
												   32u,
												   64u).set_whole_word((tUInt32)(12302652060662209222llu),
														       0u);
  INST_tx_builder_cmd_q.METH_deq();
  INST_tx_builder_noc_in_q.METH_deq();
  DEF_AVMeth_tmu_get_and_inc_tx_seq = INST_tmu.METH_get_and_inc_tx_seq(DEF_kid__h2086);
  DEF_x__h2297 = DEF_AVMeth_tmu_get_and_inc_tx_seq;
  DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112.build_concat((((tUInt64)(DEF_x__h2297)) << 32u) | (tUInt64)((tUInt32)(0llu)),
							     32u,
							     64u).set_whole_word((tUInt32)(0llu), 0u);
  DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113.build_concat(72057594037927935llu & (((((tUInt64)((tUInt8)0u)) << 48u) | (((tUInt64)(DEF_pkt_ttp_payload_len__h2148)) << 32u)) | (tUInt64)(DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112.get_whole_word(2u))),
									      64u,
									      56u).set_whole_word(DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112.get_whole_word(1u),
												  1u).set_whole_word(DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112.get_whole_word(0u),
														     0u);
  DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114.set_whole_word(((((tUInt32)((tUInt8)6u)) << 26u) | (((tUInt32)(DEF__theResult___fst_ttp_vci__h1877)) << 24u)) | DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113.get_bits_in_word32(3u,
																																   0u,
																																   24u),
										3u).set_whole_word(DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113.get_whole_word(2u),
												   2u).set_whole_word(DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113.get_whole_word(1u),
														      1u).set_whole_word(DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113.get_whole_word(0u),
																	 0u);
  DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115.set_bits_in_word(primExtract32(17u,
												112u,
												DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98,
												32u,
												111u,
												32u,
												95u),
										  7u,
										  0u,
										  17u).set_whole_word(primExtract32(32u,
														    112u,
														    DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98,
														    32u,
														    94u,
														    32u,
														    63u),
												      6u).set_whole_word(primExtract32(32u,
																       112u,
																       DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98,
																       32u,
																       62u,
																       32u,
																       31u),
															 5u).set_whole_word((DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98.get_bits_in_word32(0u,
																											      0u,
																											      31u) << 1u) | (tUInt32)(DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114.get_bits_in_word8(3u,
																																								       31u,
																																								       1u)),
																	    4u).set_whole_word(primExtract32(32u,
																					     128u,
																					     DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114,
																					     32u,
																					     126u,
																					     32u,
																					     95u),
																			       3u).set_whole_word(primExtract32(32u,
																								128u,
																								DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114,
																								32u,
																								94u,
																								32u,
																								63u),
																						  2u).set_whole_word(primExtract32(32u,
																										   128u,
																										   DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114,
																										   32u,
																										   62u,
																										   32u,
																										   31u),
																								     1u).set_whole_word((DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114.get_bits_in_word32(0u,
																																					   0u,
																																					   31u) << 1u) | (tUInt32)((tUInt8)1u),
																											0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,16,32",
		   &__str_literal_9,
		   DEF_pkt_ttp_payload_len__h2148,
		   DEF_x__h2297);
  INST_tx_builder_mac_out_q.METH_enq(DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115);
}

void MOD_mkTTPoE_Top::RL_rl_dbg_fsm_state()
{
  DEF_fsm_q_notEmpty____d119 = INST_fsm_q.METH_notEmpty();
  DEF_fsm_q_notFull____d118 = INST_fsm_q.METH_notFull();
  INST_dbg_fsm_state.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,1,1",
		   &__str_literal_10,
		   DEF_fsm_q_notFull____d118,
		   DEF_fsm_q_notEmpty____d119);
}

void MOD_mkTTPoE_Top::RL_rl_dbg_top()
{
  tUInt32 DEF_dbg_cycle_20_PLUS_1___d121;
  tUInt8 DEF_dbg_cycle_20_REM_5_22_EQ_0___d123;
  tUInt32 DEF_b__h2653;
  DEF_b__h2653 = INST_dbg_cycle.METH_read();
  DEF_fsm_q_notEmpty____d119 = INST_fsm_q.METH_notEmpty();
  DEF_dbg_cycle_20_REM_5_22_EQ_0___d123 = (65535u & (DEF_b__h2653 % 5u)) == 0u;
  DEF_dbg_cycle_20_PLUS_1___d121 = 65535u & (DEF_b__h2653 + 1u);
  INST_dbg_cycle.METH_write(DEF_dbg_cycle_20_PLUS_1___d121);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_dbg_cycle_20_REM_5_22_EQ_0___d123)
      dollar_display(sim_hdl, this, "s,1", &__str_literal_11, DEF_fsm_q_notEmpty____d119);
}

void MOD_mkTTPoE_Top::RL_rl_route_rx_events()
{
  tUInt8 DEF_rx_parser_rx_event_q_first__27_BITS_4_TO_0___d128;
  tUInt64 DEF_rx_parser_rx_event_q_first__27_BITS_68_TO_5___d129;
  DEF_rx_parser_rx_event_q_first____d127 = INST_rx_parser_rx_event_q.METH_first();
  DEF_fsm_q_notFull____d118 = INST_fsm_q.METH_notFull();
  DEF_rx_parser_rx_event_q_first__27_BITS_68_TO_5___d129 = primExtract64(64u,
									 69u,
									 DEF_rx_parser_rx_event_q_first____d127,
									 32u,
									 68u,
									 32u,
									 5u);
  DEF_rx_parser_rx_event_q_first__27_BITS_4_TO_0___d128 = DEF_rx_parser_rx_event_q_first____d127.get_bits_in_word8(0u,
														   0u,
														   5u);
  DEF_NOT_fsm_q_notFull__18___d130 = !DEF_fsm_q_notFull____d118;
  INST_rx_parser_rx_event_q.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,5,64",
		   &__str_literal_12,
		   DEF_rx_parser_rx_event_q_first__27_BITS_4_TO_0___d128,
		   DEF_rx_parser_rx_event_q_first__27_BITS_68_TO_5___d129);
  if (DEF_fsm_q_notFull____d118)
    INST_fsm_q.METH_enq(DEF_rx_parser_rx_event_q_first____d127);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_fsm_q_notFull__18___d130)
      dollar_display(sim_hdl,
		     this,
		     "s,5",
		     &__str_literal_13,
		     DEF_rx_parser_rx_event_q_first__27_BITS_4_TO_0___d128);
}

void MOD_mkTTPoE_Top::RL_rl_route_timer_events()
{
  tUInt8 DEF_timer_array_timeout_event_out_get_33_BITS_4_TO_0___d134;
  tUInt64 DEF_timer_array_timeout_event_out_get_33_BITS_68_TO_5___d135;
  tUWide DEF_AVMeth_timer_array_timeout_event_out_get(69u, false);
  DEF_fsm_q_notFull____d118 = INST_fsm_q.METH_notFull();
  DEF_NOT_fsm_q_notFull__18___d130 = !DEF_fsm_q_notFull____d118;
  DEF_AVMeth_timer_array_timeout_event_out_get = INST_timer_array.METH_timeout_event_out_get();
  DEF_timer_array_timeout_event_out_get___d133 = DEF_AVMeth_timer_array_timeout_event_out_get;
  DEF_timer_array_timeout_event_out_get_33_BITS_68_TO_5___d135 = primExtract64(64u,
									       69u,
									       DEF_timer_array_timeout_event_out_get___d133,
									       32u,
									       68u,
									       32u,
									       5u);
  DEF_timer_array_timeout_event_out_get_33_BITS_4_TO_0___d134 = DEF_timer_array_timeout_event_out_get___d133.get_bits_in_word8(0u,
															       0u,
															       5u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,5,64",
		   &__str_literal_14,
		   DEF_timer_array_timeout_event_out_get_33_BITS_4_TO_0___d134,
		   DEF_timer_array_timeout_event_out_get_33_BITS_68_TO_5___d135);
  if (DEF_fsm_q_notFull____d118)
    INST_fsm_q.METH_enq(DEF_timer_array_timeout_event_out_get___d133);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_fsm_q_notFull__18___d130)
      dollar_display(sim_hdl,
		     this,
		     "s,5",
		     &__str_literal_15,
		     DEF_timer_array_timeout_event_out_get_33_BITS_4_TO_0___d134);
}

void MOD_mkTTPoE_Top::RL_rl_inject_quiesced()
{
  tUInt64 DEF_x_kid__h2913;
  DEF_x_kid__h2913 = INST_pending_kid.METH_read();
  DEF_pending_kid_39_CONCAT_30___d140.set_bits_in_word((tUInt8)(DEF_x_kid__h2913 >> 59u),
						       2u,
						       0u,
						       5u).set_whole_word((tUInt32)(DEF_x_kid__h2913 >> 27u),
									  1u).set_whole_word((((tUInt32)(134217727u & DEF_x_kid__h2913)) << 5u) | (tUInt32)((tUInt8)30u),
											     0u);
  INST_pending_quiesced.METH_write((tUInt8)0u);
  INST_fsm_q.METH_enq(DEF_pending_kid_39_CONCAT_30___d140);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,64", &__str_literal_16, DEF_x_kid__h2913);
}

void MOD_mkTTPoE_Top::RL_rl_main_fsm_pipeline()
{
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d346;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d249;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d245;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d268;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d307;
  tUInt8 DEF_NOT_IF_tmu_read_context_fsm_q_first__49_BITS_6_ETC___d267;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d344;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d368;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d159;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d176;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d253;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d244;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d237;
  tUInt8 DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_24_87___d250;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d240;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d326;
  tUInt8 DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_3_61___d238;
  tUInt8 DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_12_73___d246;
  tUInt8 DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_6_65___d322;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d242;
  tUInt8 DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_9_77___d328;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d280;
  tUInt8 DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_29_85___d284;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d181;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d175;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d192;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_1___d155;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_2___d163;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_3___d161;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_6___d165;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_7___d167;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_8___d170;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_9___d177;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_10___d179;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_12___d173;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_24___d187;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_29___d185;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_30___d193;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_31___d216;
  tUInt8 DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d209;
  tUInt8 DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d236;
  tUInt8 DEF__theResult___way_idx__h3415;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153;
  tUInt64 DEF_fsm_q_first__49_BITS_68_TO_5___d150;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d191;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d189;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d188;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d186;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d183;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d180;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d178;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d171;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d169;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d166;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d164;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d156;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d194;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d215;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d214;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d213;
  tUInt8 DEF_fsm_q_first__49_BITS_4_TO_0___d151;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d212;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d211;
  tUInt8 DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d210;
  tUInt8 DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d323;
  DEF_fsm_q_first____d149 = INST_fsm_q.METH_first();
  DEF_fsm_q_first__49_BITS_4_TO_0___d151 = DEF_fsm_q_first____d149.get_bits_in_word8(0u, 0u, 5u);
  DEF_fsm_q_first__49_BITS_68_TO_5___d150 = primExtract64(64u,
							  69u,
							  DEF_fsm_q_first____d149,
							  32u,
							  68u,
							  32u,
							  5u);
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152 = INST_tmu.METH_read_context(DEF_fsm_q_first__49_BITS_68_TO_5___d150);
  wop_primExtractWide(96u,
		      165u,
		      DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152,
		      32u,
		      95u,
		      32u,
		      0u,
		      DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303);
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152.get_bits_in_word8(3u,
																		0u,
																		3u);
  DEF__theResult___way_idx__h3415 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152.get_bits_in_word8(5u,
														  3u,
														  1u);
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_31___d216 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)31u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_29___d185 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)29u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_30___d193 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)30u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_24___d187 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)24u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_12___d173 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)12u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_10___d179 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)10u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_9___d177 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)9u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_8___d170 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)8u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_7___d167 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)7u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_6___d165 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)6u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_3___d161 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)3u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_2___d163 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)2u;
  DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_1___d155 = DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)1u;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d192 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153 == (tUInt8)6u;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d194 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d192 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_30___d193;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d175 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153 == (tUInt8)5u;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d180 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d175 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_10___d179;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153 == (tUInt8)4u;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d210 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_3___d161;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d214 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_12___d173;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d164 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_2___d163;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d189 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_24___d187;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d191 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 && DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)25u;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d181 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153 == (tUInt8)3u;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d183 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d181 && DEF_fsm_q_first__49_BITS_4_TO_0___d151 == (tUInt8)28u;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153 == (tUInt8)2u;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d212 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_6___d165;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d213 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_7___d167;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d169 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158 && (DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_6___d165 || DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_7___d167);
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d171 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_8___d170;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d188 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_24___d187;
  DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_29_85___d284 = !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_29___d185;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153 == (tUInt8)1u;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d215 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_12___d173;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d156 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_1___d155;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d166 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_6___d165;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d186 = (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d181 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154) && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_29___d185;
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d280 = !DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d175;
  DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_9_77___d328 = !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_9___d177;
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d242 = !DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154;
  DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_6_65___d322 = !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_6___d165;
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d323 = DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d242 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_6_65___d322;
  DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_12_73___d246 = !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_12___d173;
  DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_3_61___d238 = !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_3___d161;
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d240 = !DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158;
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d326 = DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d240 || !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_7___d167;
  DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_24_87___d250 = !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_24___d187;
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d237 = !DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157;
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d244 = (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d240 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_3_61___d238) && (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d242 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_3_61___d238);
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d253 = (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d237 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_24_87___d250) && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d191 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d194);
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d176 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d175;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d178 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d176 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_9___d177;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d159 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d211 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d159 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_3___d161;
  DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d236 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d156 ? (tUInt8)1u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d210 ? (tUInt8)7u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d211 ? (tUInt8)12u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d164 ? (tUInt8)4u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d166 ? (tUInt8)0u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d212 ? (tUInt8)2u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d213 ? (tUInt8)0u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d171 ? (tUInt8)15u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d214 ? (tUInt8)9u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d215 ? (tUInt8)11u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d178 ? (tUInt8)6u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d180 ? (tUInt8)16u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d183 ? (tUInt8)2u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d186 ? (tUInt8)3u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d188 ? (tUInt8)1u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d189 ? (tUInt8)14u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d191 ? (tUInt8)4u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d194 ? (tUInt8)5u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d192 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_31___d216 ? (tUInt8)6u : (tUInt8)0u))))))))))))))))));
  DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d209 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d156 ? (tUInt8)2u : ((DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d159) && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_3___d161 ? (tUInt8)0u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d164 ? (tUInt8)5u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d166 ? (tUInt8)3u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d169 ? (tUInt8)4u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d171 ? (tUInt8)1u : ((DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154) && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_12___d173 ? (tUInt8)0u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d178 ? (tUInt8)6u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d180 ? (tUInt8)1u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d183 ? (tUInt8)4u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d186 ? (tUInt8)1u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d188 ? (tUInt8)2u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d189 ? (tUInt8)0u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d191 ? (tUInt8)5u : (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d194 ? (tUInt8)1u : (tUInt8)0u))))))))))))));
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d368 = (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d156 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d210 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d211 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d164 || (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d323 && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d212 || (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d326 && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d171 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d214 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d215 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d178 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d180 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d183 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d186 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d188 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d189 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d191 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d192 && (DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_30___d193 || DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_31___d216))))))))))))))))))) && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d156 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d210 || DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d244));
  DEF_NOT_IF_tmu_read_context_fsm_q_first__49_BITS_6_ETC___d267 = !(DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d209 == DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153);
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d245 = (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d237 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_3_61___d238) && DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d244;
  DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d249 = (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d237 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_12_73___d246) && (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d242 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_12_73___d246);
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d344 = ((DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d169 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d171 || (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d249 && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d178 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d180 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d183 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d186 || DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d253))))))) && DEF_NOT_IF_tmu_read_context_fsm_q_first__49_BITS_6_ETC___d267) && (((DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d242 || !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_1___d155) && (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d240 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_24_87___d250)) && (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d245 && ((DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d237 || !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_2___d163) && (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d323 && ((((DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d240 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_6_65___d322) && DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d326) && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d171 || (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d249 && (((DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d237 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_9_77___d328) && (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d280 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_9_77___d328)) && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d180 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d186 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d194)))))) || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d169 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d183))))));
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d268 = (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d156 || (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d245 && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d164 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d166 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d169 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d171 || (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d249 && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d178 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d180 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d183 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d186 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d188 || DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d253)))))))))))) && DEF_NOT_IF_tmu_read_context_fsm_q_first__49_BITS_6_ETC___d267;
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d307 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d268 && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d156 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d188);
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d346 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d176 && (DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_9___d177 && DEF_NOT_IF_tmu_read_context_fsm_q_first__49_BITS_6_ETC___d267);
  DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369.set_bits_in_word((tUInt8)(DEF_fsm_q_first__49_BITS_68_TO_5___d150 >> 59u),
										 2u,
										 0u,
										 5u).set_whole_word((tUInt32)(DEF_fsm_q_first__49_BITS_68_TO_5___d150 >> 27u),
												    1u).set_whole_word((((tUInt32)(134217727u & DEF_fsm_q_first__49_BITS_68_TO_5___d150)) << 5u) | (tUInt32)(DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d236),
														       0u);
  DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304.set_bits_in_word((tUInt8)(DEF_fsm_q_first__49_BITS_68_TO_5___d150 >> 61u),
										 5u,
										 0u,
										 3u).set_whole_word((tUInt32)(DEF_fsm_q_first__49_BITS_68_TO_5___d150 >> 29u),
												    4u).build_concat(((((tUInt64)((tUInt32)(536870911u & DEF_fsm_q_first__49_BITS_68_TO_5___d150))) << 35u) | (((tUInt64)(DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d209)) << 32u)) | (tUInt64)(DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303.get_whole_word(2u)),
														     64u,
														     64u).set_whole_word(DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303.get_whole_word(1u),
																	 1u).set_whole_word(DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303.get_whole_word(0u),
																			    0u);
  DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305.set_bits_in_word((tUInt8)31u & ((((DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d156 || ((DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d210 || ((DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d158 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_3___d161) || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d154 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_3___d161))) || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d164 || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d166 || ((DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d212 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d213) || ((DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d240 || !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_8___d170) && ((DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d214 || DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d215) || (((DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d157 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_9___d177) || (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d175 && DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_9___d177)) || ((DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d280 || !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_10___d179) && (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d183 || (((!DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d181 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_29_85___d284) && (DEF_NOT_tmu_read_context_fsm_q_first__49_BITS_68_T_ETC___d242 || DEF_NOT_fsm_q_first__49_BITS_4_TO_0_51_EQ_29_85___d284)) && (!DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d192 || !DEF_fsm_q_first__49_BITS_4_TO_0_51_EQ_30___d193)))))))))))) << 4u) | (DEF__theResult___way_idx__h3415 << 3u)) | DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304.get_bits_in_word8(5u,
																																																																																																																																																																																																																																																  0u,
																																																																																																																																																																																																																																																  3u)),
										 5u,
										 0u,
										 5u).set_whole_word(DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304.get_whole_word(4u),
												    4u).set_whole_word(DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304.get_whole_word(3u),
														       3u).set_whole_word(DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304.get_whole_word(2u),
																	  2u).set_whole_word(DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304.get_whole_word(1u),
																			     1u).set_whole_word(DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304.get_whole_word(0u),
																						0u);
  INST_fsm_q.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl,
		   this,
		   "s,64,5",
		   &__str_literal_17,
		   DEF_fsm_q_first__49_BITS_68_TO_5___d150,
		   DEF_fsm_q_first__49_BITS_4_TO_0___d151);
    dollar_display(sim_hdl,
		   this,
		   "s,64,5,3,3,5",
		   &__str_literal_18,
		   DEF_fsm_q_first__49_BITS_68_TO_5___d150,
		   DEF_fsm_q_first__49_BITS_4_TO_0___d151,
		   DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d153,
		   DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d209,
		   DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d236);
  }
  if (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d268)
    INST_tmu.METH_write_context(DEF_fsm_q_first__49_BITS_68_TO_5___d150,
				DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305);
  if (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d307)
    INST_timer_array.METH_start_timer(DEF_fsm_q_first__49_BITS_68_TO_5___d150,
				      DEF__theResult___way_idx__h3415,
				      250u);
  if (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d344)
    INST_timer_array.METH_stop_timer(DEF_fsm_q_first__49_BITS_68_TO_5___d150,
				     DEF__theResult___way_idx__h3415);
  if (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d346)
    INST_pending_quiesced.METH_write((tUInt8)1u);
  if (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d346)
    INST_pending_kid.METH_write(DEF_fsm_q_first__49_BITS_68_TO_5___d150);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d368)
      dollar_display(sim_hdl,
		     this,
		     "s,5,64",
		     &__str_literal_19,
		     DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d236,
		     DEF_fsm_q_first__49_BITS_68_TO_5___d150);
    if (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d368)
      dollar_display(sim_hdl,
		     this,
		     "s,5,64",
		     &__str_literal_20,
		     DEF_IF_tmu_read_context_fsm_q_first__49_BITS_68_TO_ETC___d236,
		     DEF_fsm_q_first__49_BITS_68_TO_5___d150);
  }
  if (DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d368)
    INST_tx_builder_cmd_q.METH_enq(DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369);
}


/* Methods */

void MOD_mkTTPoE_Top::METH_mac_rx_in_put(tUWide ARG_mac_rx_in_put)
{
  PORT_mac_rx_in_put = ARG_mac_rx_in_put;
  INST_rx_parser_mac_in_q.METH_enq(ARG_mac_rx_in_put);
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_mac_rx_in_put()
{
  tUInt8 DEF_CAN_FIRE_mac_rx_in_put;
  tUInt8 PORT_RDY_mac_rx_in_put;
  DEF_CAN_FIRE_mac_rx_in_put = INST_rx_parser_mac_in_q.METH_i_notFull();
  PORT_RDY_mac_rx_in_put = DEF_CAN_FIRE_mac_rx_in_put;
  return PORT_RDY_mac_rx_in_put;
}

tUWide MOD_mkTTPoE_Top::METH_mac_tx_out_get()
{
  DEF_mac_tx_out_get__avValue1 = INST_tx_builder_mac_out_q.METH_first();
  PORT_mac_tx_out_get = DEF_mac_tx_out_get__avValue1;
  INST_tx_builder_mac_out_q.METH_deq();
  return PORT_mac_tx_out_get;
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_mac_tx_out_get()
{
  tUInt8 DEF_CAN_FIRE_mac_tx_out_get;
  tUInt8 PORT_RDY_mac_tx_out_get;
  DEF_CAN_FIRE_mac_tx_out_get = INST_tx_builder_mac_out_q.METH_i_notEmpty();
  PORT_RDY_mac_tx_out_get = DEF_CAN_FIRE_mac_tx_out_get;
  return PORT_RDY_mac_tx_out_get;
}

tUWide MOD_mkTTPoE_Top::METH_noc_rx_out_get()
{
  DEF_noc_rx_out_get__avValue2 = INST_rx_parser_noc_out_q.METH_first();
  PORT_noc_rx_out_get = DEF_noc_rx_out_get__avValue2;
  INST_rx_parser_noc_out_q.METH_deq();
  return PORT_noc_rx_out_get;
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_noc_rx_out_get()
{
  tUInt8 DEF_CAN_FIRE_noc_rx_out_get;
  tUInt8 PORT_RDY_noc_rx_out_get;
  DEF_CAN_FIRE_noc_rx_out_get = INST_rx_parser_noc_out_q.METH_i_notEmpty();
  PORT_RDY_noc_rx_out_get = DEF_CAN_FIRE_noc_rx_out_get;
  return PORT_RDY_noc_rx_out_get;
}

void MOD_mkTTPoE_Top::METH_noc_tx_in_put(tUWide ARG_noc_tx_in_put)
{
  PORT_noc_tx_in_put = ARG_noc_tx_in_put;
  INST_tx_builder_noc_in_q.METH_enq(ARG_noc_tx_in_put);
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_noc_tx_in_put()
{
  tUInt8 DEF_CAN_FIRE_noc_tx_in_put;
  tUInt8 PORT_RDY_noc_tx_in_put;
  DEF_CAN_FIRE_noc_tx_in_put = INST_tx_builder_noc_in_q.METH_i_notFull();
  PORT_RDY_noc_tx_in_put = DEF_CAN_FIRE_noc_tx_in_put;
  return PORT_RDY_noc_tx_in_put;
}

void MOD_mkTTPoE_Top::METH_host_ctrl_request(tUWide ARG_host_ctrl_request_req)
{
  tUInt8 DEF_host_ctrl_request_req_BITS_4_TO_0___d371;
  tUInt64 DEF_req_kid__h4449;
  PORT_EN_host_ctrl_request = (tUInt8)1u;
  DEF_WILL_FIRE_host_ctrl_request = (tUInt8)1u;
  PORT_host_ctrl_request_req = ARG_host_ctrl_request_req;
  DEF_fsm_q_notFull____d118 = INST_fsm_q.METH_notFull();
  DEF_req_kid__h4449 = primExtract64(64u, 69u, ARG_host_ctrl_request_req, 32u, 68u, 32u, 5u);
  DEF_host_ctrl_request_req_BITS_4_TO_0___d371 = ARG_host_ctrl_request_req.get_bits_in_word8(0u,
											     0u,
											     5u);
  DEF_NOT_fsm_q_notFull__18___d130 = !DEF_fsm_q_notFull____d118;
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,5",
		   &__str_literal_21,
		   DEF_req_kid__h4449,
		   DEF_host_ctrl_request_req_BITS_4_TO_0___d371);
  if (DEF_fsm_q_notFull____d118)
    INST_fsm_q.METH_enq(ARG_host_ctrl_request_req);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_fsm_q_notFull__18___d130)
      dollar_display(sim_hdl,
		     this,
		     "s,5",
		     &__str_literal_22,
		     DEF_host_ctrl_request_req_BITS_4_TO_0___d371);
}

tUInt8 MOD_mkTTPoE_Top::METH_RDY_host_ctrl_request()
{
  tUInt8 DEF_CAN_FIRE_host_ctrl_request;
  tUInt8 PORT_RDY_host_ctrl_request;
  DEF_fsm_q_i_notFull____d125 = INST_fsm_q.METH_i_notFull();
  DEF_CAN_FIRE_host_ctrl_request = DEF_fsm_q_i_notFull____d125;
  PORT_RDY_host_ctrl_request = DEF_CAN_FIRE_host_ctrl_request;
  return PORT_RDY_host_ctrl_request;
}


/* Reset routines */

void MOD_mkTTPoE_Top::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_tx_builder_noc_in_q.reset_RST(ARG_rst_in);
  INST_tx_builder_mac_out_q.reset_RST(ARG_rst_in);
  INST_tx_builder_dbg_cycle.reset_RST(ARG_rst_in);
  INST_tx_builder_cmd_q.reset_RST(ARG_rst_in);
  INST_tmu.reset_RST_N(ARG_rst_in);
  INST_timer_array.reset_RST_N(ARG_rst_in);
  INST_rx_parser_rx_event_q.reset_RST(ARG_rst_in);
  INST_rx_parser_noc_out_q.reset_RST(ARG_rst_in);
  INST_rx_parser_mac_in_q.reset_RST(ARG_rst_in);
  INST_rx_parser_dbg_cycle.reset_RST(ARG_rst_in);
  INST_pending_quiesced.reset_RST(ARG_rst_in);
  INST_pending_kid.reset_RST(ARG_rst_in);
  INST_fsm_q.reset_RST(ARG_rst_in);
  INST_dbg_fsm_state.reset_RST(ARG_rst_in);
  INST_dbg_cycle.reset_RST(ARG_rst_in);
  INST_arbiter.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTTPoE_Top::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTTPoE_Top::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_arbiter.dump_state(indent + 2u);
  INST_dbg_cycle.dump_state(indent + 2u);
  INST_dbg_fsm_state.dump_state(indent + 2u);
  INST_fsm_q.dump_state(indent + 2u);
  INST_pending_kid.dump_state(indent + 2u);
  INST_pending_quiesced.dump_state(indent + 2u);
  INST_rx_parser_dbg_cycle.dump_state(indent + 2u);
  INST_rx_parser_mac_in_q.dump_state(indent + 2u);
  INST_rx_parser_noc_out_q.dump_state(indent + 2u);
  INST_rx_parser_rx_event_q.dump_state(indent + 2u);
  INST_timer_array.dump_state(indent + 2u);
  INST_tmu.dump_state(indent + 2u);
  INST_tx_builder_cmd_q.dump_state(indent + 2u);
  INST_tx_builder_dbg_cycle.dump_state(indent + 2u);
  INST_tx_builder_mac_out_q.dump_state(indent + 2u);
  INST_tx_builder_noc_in_q.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTTPoE_Top::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 52u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fsm_q_notFull__18___d130", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_host_ctrl_request", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98", 112u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113", 120u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___fst_ttp_vci__h1877", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304", 163u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fsm_q_first____d149", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fsm_q_i_notFull____d125", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fsm_q_notEmpty____d119", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fsm_q_notFull____d118", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mac_tx_out_get__avValue1", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "noc_rx_out_get__avValue2", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pending_kid_39_CONCAT_30___d140", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rx_parser_mac_in_q_first____d14", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rx_parser_mac_in_q_notEmpty____d5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rx_parser_rx_event_q_first____d127", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "timer_array_timeout_event_out_get___d133", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tmu_get_and_inc_tx_seq_11_CONCAT_0___d112", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tx_builder_cmd_q_first__2_BITS_4_TO_0___d53", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tx_builder_cmd_q_first____d52", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tx_builder_cmd_q_notEmpty____d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tx_builder_noc_in_q_first____d109", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1911", 48u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_host_ctrl_request", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "host_ctrl_request_req", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mac_rx_in_put", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mac_tx_out_get", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "noc_rx_out_get", 241u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "noc_tx_in_put", 241u);
  num = INST_dbg_cycle.dump_VCD_defs(num);
  num = INST_dbg_fsm_state.dump_VCD_defs(num);
  num = INST_fsm_q.dump_VCD_defs(num);
  num = INST_pending_kid.dump_VCD_defs(num);
  num = INST_pending_quiesced.dump_VCD_defs(num);
  num = INST_rx_parser_dbg_cycle.dump_VCD_defs(num);
  num = INST_rx_parser_mac_in_q.dump_VCD_defs(num);
  num = INST_rx_parser_noc_out_q.dump_VCD_defs(num);
  num = INST_rx_parser_rx_event_q.dump_VCD_defs(num);
  num = INST_tx_builder_cmd_q.dump_VCD_defs(num);
  num = INST_tx_builder_dbg_cycle.dump_VCD_defs(num);
  num = INST_tx_builder_mac_out_q.dump_VCD_defs(num);
  num = INST_tx_builder_noc_in_q.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_arbiter.dump_VCD_defs(l);
    num = INST_timer_array.dump_VCD_defs(l);
    num = INST_tmu.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTTPoE_Top::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTTPoE_Top &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkTTPoE_Top::vcd_defs(tVCDDumpType dt, MOD_mkTTPoE_Top &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 112u);
    vcd_write_x(sim_hdl, num++, 120u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 163u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 48u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 241u);
    vcd_write_x(sim_hdl, num++, 241u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100) != DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100, 128u);
	backing.DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100 = DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100;
      }
      ++num;
      if ((backing.DEF_NOT_fsm_q_notFull__18___d130) != DEF_NOT_fsm_q_notFull__18___d130)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fsm_q_notFull__18___d130, 1u);
	backing.DEF_NOT_fsm_q_notFull__18___d130 = DEF_NOT_fsm_q_notFull__18___d130;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_host_ctrl_request) != DEF_WILL_FIRE_host_ctrl_request)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_host_ctrl_request, 1u);
	backing.DEF_WILL_FIRE_host_ctrl_request = DEF_WILL_FIRE_host_ctrl_request;
      }
      ++num;
      if ((backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101) != DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101)
      {
	vcd_write_val(sim_hdl, num, DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101, 241u);
	backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101 = DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101;
      }
      ++num;
      if ((backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115) != DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115)
      {
	vcd_write_val(sim_hdl, num, DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115, 241u);
	backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115 = DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115;
      }
      ++num;
      if ((backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98) != DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98)
      {
	vcd_write_val(sim_hdl, num, DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98, 112u);
	backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98 = DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98;
      }
      ++num;
      if ((backing.DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113) != DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113)
      {
	vcd_write_val(sim_hdl, num, DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113, 120u);
	backing.DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113 = DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113;
      }
      ++num;
      if ((backing.DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114) != DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114, 128u);
	backing.DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114 = DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114;
      }
      ++num;
      if ((backing.DEF__theResult___fst_ttp_vci__h1877) != DEF__theResult___fst_ttp_vci__h1877)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___fst_ttp_vci__h1877, 2u);
	backing.DEF__theResult___fst_ttp_vci__h1877 = DEF__theResult___fst_ttp_vci__h1877;
      }
      ++num;
      if ((backing.DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304) != DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304)
      {
	vcd_write_val(sim_hdl, num, DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304, 163u);
	backing.DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304 = DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304;
      }
      ++num;
      if ((backing.DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369) != DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369)
      {
	vcd_write_val(sim_hdl, num, DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369, 69u);
	backing.DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369 = DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369;
      }
      ++num;
      if ((backing.DEF_fsm_q_first____d149) != DEF_fsm_q_first____d149)
      {
	vcd_write_val(sim_hdl, num, DEF_fsm_q_first____d149, 69u);
	backing.DEF_fsm_q_first____d149 = DEF_fsm_q_first____d149;
      }
      ++num;
      if ((backing.DEF_fsm_q_i_notFull____d125) != DEF_fsm_q_i_notFull____d125)
      {
	vcd_write_val(sim_hdl, num, DEF_fsm_q_i_notFull____d125, 1u);
	backing.DEF_fsm_q_i_notFull____d125 = DEF_fsm_q_i_notFull____d125;
      }
      ++num;
      if ((backing.DEF_fsm_q_notEmpty____d119) != DEF_fsm_q_notEmpty____d119)
      {
	vcd_write_val(sim_hdl, num, DEF_fsm_q_notEmpty____d119, 1u);
	backing.DEF_fsm_q_notEmpty____d119 = DEF_fsm_q_notEmpty____d119;
      }
      ++num;
      if ((backing.DEF_fsm_q_notFull____d118) != DEF_fsm_q_notFull____d118)
      {
	vcd_write_val(sim_hdl, num, DEF_fsm_q_notFull____d118, 1u);
	backing.DEF_fsm_q_notFull____d118 = DEF_fsm_q_notFull____d118;
      }
      ++num;
      if ((backing.DEF_mac_tx_out_get__avValue1) != DEF_mac_tx_out_get__avValue1)
      {
	vcd_write_val(sim_hdl, num, DEF_mac_tx_out_get__avValue1, 241u);
	backing.DEF_mac_tx_out_get__avValue1 = DEF_mac_tx_out_get__avValue1;
      }
      ++num;
      if ((backing.DEF_noc_rx_out_get__avValue2) != DEF_noc_rx_out_get__avValue2)
      {
	vcd_write_val(sim_hdl, num, DEF_noc_rx_out_get__avValue2, 241u);
	backing.DEF_noc_rx_out_get__avValue2 = DEF_noc_rx_out_get__avValue2;
      }
      ++num;
      if ((backing.DEF_pending_kid_39_CONCAT_30___d140) != DEF_pending_kid_39_CONCAT_30___d140)
      {
	vcd_write_val(sim_hdl, num, DEF_pending_kid_39_CONCAT_30___d140, 69u);
	backing.DEF_pending_kid_39_CONCAT_30___d140 = DEF_pending_kid_39_CONCAT_30___d140;
      }
      ++num;
      if ((backing.DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37) != DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37, 69u);
	backing.DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37 = DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37;
      }
      ++num;
      if ((backing.DEF_rx_parser_mac_in_q_first____d14) != DEF_rx_parser_mac_in_q_first____d14)
      {
	vcd_write_val(sim_hdl, num, DEF_rx_parser_mac_in_q_first____d14, 241u);
	backing.DEF_rx_parser_mac_in_q_first____d14 = DEF_rx_parser_mac_in_q_first____d14;
      }
      ++num;
      if ((backing.DEF_rx_parser_mac_in_q_notEmpty____d5) != DEF_rx_parser_mac_in_q_notEmpty____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_rx_parser_mac_in_q_notEmpty____d5, 1u);
	backing.DEF_rx_parser_mac_in_q_notEmpty____d5 = DEF_rx_parser_mac_in_q_notEmpty____d5;
      }
      ++num;
      if ((backing.DEF_rx_parser_rx_event_q_first____d127) != DEF_rx_parser_rx_event_q_first____d127)
      {
	vcd_write_val(sim_hdl, num, DEF_rx_parser_rx_event_q_first____d127, 69u);
	backing.DEF_rx_parser_rx_event_q_first____d127 = DEF_rx_parser_rx_event_q_first____d127;
      }
      ++num;
      if ((backing.DEF_timer_array_timeout_event_out_get___d133) != DEF_timer_array_timeout_event_out_get___d133)
      {
	vcd_write_val(sim_hdl, num, DEF_timer_array_timeout_event_out_get___d133, 69u);
	backing.DEF_timer_array_timeout_event_out_get___d133 = DEF_timer_array_timeout_event_out_get___d133;
      }
      ++num;
      if ((backing.DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112) != DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112)
      {
	vcd_write_val(sim_hdl, num, DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112, 96u);
	backing.DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112 = DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112;
      }
      ++num;
      if ((backing.DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152) != DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152)
      {
	vcd_write_val(sim_hdl, num, DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152, 165u);
	backing.DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152;
      }
      ++num;
      if ((backing.DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303) != DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303)
      {
	vcd_write_val(sim_hdl, num, DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303, 96u);
	backing.DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303;
      }
      ++num;
      if ((backing.DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305) != DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305)
      {
	vcd_write_val(sim_hdl, num, DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305, 165u);
	backing.DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305;
      }
      ++num;
      if ((backing.DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53) != DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53, 5u);
	backing.DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 = DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53;
      }
      ++num;
      if ((backing.DEF_tx_builder_cmd_q_first____d52) != DEF_tx_builder_cmd_q_first____d52)
      {
	vcd_write_val(sim_hdl, num, DEF_tx_builder_cmd_q_first____d52, 69u);
	backing.DEF_tx_builder_cmd_q_first____d52 = DEF_tx_builder_cmd_q_first____d52;
      }
      ++num;
      if ((backing.DEF_tx_builder_cmd_q_notEmpty____d46) != DEF_tx_builder_cmd_q_notEmpty____d46)
      {
	vcd_write_val(sim_hdl, num, DEF_tx_builder_cmd_q_notEmpty____d46, 1u);
	backing.DEF_tx_builder_cmd_q_notEmpty____d46 = DEF_tx_builder_cmd_q_notEmpty____d46;
      }
      ++num;
      if ((backing.DEF_tx_builder_noc_in_q_first____d109) != DEF_tx_builder_noc_in_q_first____d109)
      {
	vcd_write_val(sim_hdl, num, DEF_tx_builder_noc_in_q_first____d109, 241u);
	backing.DEF_tx_builder_noc_in_q_first____d109 = DEF_tx_builder_noc_in_q_first____d109;
      }
      ++num;
      if ((backing.DEF_x__h1911) != DEF_x__h1911)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1911, 48u);
	backing.DEF_x__h1911 = DEF_x__h1911;
      }
      ++num;
      if ((backing.PORT_EN_host_ctrl_request) != PORT_EN_host_ctrl_request)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_host_ctrl_request, 1u);
	backing.PORT_EN_host_ctrl_request = PORT_EN_host_ctrl_request;
      }
      ++num;
      if ((backing.PORT_host_ctrl_request_req) != PORT_host_ctrl_request_req)
      {
	vcd_write_val(sim_hdl, num, PORT_host_ctrl_request_req, 69u);
	backing.PORT_host_ctrl_request_req = PORT_host_ctrl_request_req;
      }
      ++num;
      if ((backing.PORT_mac_rx_in_put) != PORT_mac_rx_in_put)
      {
	vcd_write_val(sim_hdl, num, PORT_mac_rx_in_put, 241u);
	backing.PORT_mac_rx_in_put = PORT_mac_rx_in_put;
      }
      ++num;
      if ((backing.PORT_mac_tx_out_get) != PORT_mac_tx_out_get)
      {
	vcd_write_val(sim_hdl, num, PORT_mac_tx_out_get, 241u);
	backing.PORT_mac_tx_out_get = PORT_mac_tx_out_get;
      }
      ++num;
      if ((backing.PORT_noc_rx_out_get) != PORT_noc_rx_out_get)
      {
	vcd_write_val(sim_hdl, num, PORT_noc_rx_out_get, 241u);
	backing.PORT_noc_rx_out_get = PORT_noc_rx_out_get;
      }
      ++num;
      if ((backing.PORT_noc_tx_in_put) != PORT_noc_tx_in_put)
      {
	vcd_write_val(sim_hdl, num, PORT_noc_tx_in_put, 241u);
	backing.PORT_noc_tx_in_put = PORT_noc_tx_in_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100, 128u);
      backing.DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100 = DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fsm_q_notFull__18___d130, 1u);
      backing.DEF_NOT_fsm_q_notFull__18___d130 = DEF_NOT_fsm_q_notFull__18___d130;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_host_ctrl_request, 1u);
      backing.DEF_WILL_FIRE_host_ctrl_request = DEF_WILL_FIRE_host_ctrl_request;
      vcd_write_val(sim_hdl, num++, DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101, 241u);
      backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101 = DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101;
      vcd_write_val(sim_hdl, num++, DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115, 241u);
      backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115 = DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115;
      vcd_write_val(sim_hdl, num++, DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98, 112u);
      backing.DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98 = DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98;
      vcd_write_val(sim_hdl, num++, DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113, 120u);
      backing.DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113 = DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113;
      vcd_write_val(sim_hdl, num++, DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114, 128u);
      backing.DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114 = DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF__theResult___fst_ttp_vci__h1877, 2u);
      backing.DEF__theResult___fst_ttp_vci__h1877 = DEF__theResult___fst_ttp_vci__h1877;
      vcd_write_val(sim_hdl, num++, DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304, 163u);
      backing.DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304 = DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304;
      vcd_write_val(sim_hdl, num++, DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369, 69u);
      backing.DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369 = DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369;
      vcd_write_val(sim_hdl, num++, DEF_fsm_q_first____d149, 69u);
      backing.DEF_fsm_q_first____d149 = DEF_fsm_q_first____d149;
      vcd_write_val(sim_hdl, num++, DEF_fsm_q_i_notFull____d125, 1u);
      backing.DEF_fsm_q_i_notFull____d125 = DEF_fsm_q_i_notFull____d125;
      vcd_write_val(sim_hdl, num++, DEF_fsm_q_notEmpty____d119, 1u);
      backing.DEF_fsm_q_notEmpty____d119 = DEF_fsm_q_notEmpty____d119;
      vcd_write_val(sim_hdl, num++, DEF_fsm_q_notFull____d118, 1u);
      backing.DEF_fsm_q_notFull____d118 = DEF_fsm_q_notFull____d118;
      vcd_write_val(sim_hdl, num++, DEF_mac_tx_out_get__avValue1, 241u);
      backing.DEF_mac_tx_out_get__avValue1 = DEF_mac_tx_out_get__avValue1;
      vcd_write_val(sim_hdl, num++, DEF_noc_rx_out_get__avValue2, 241u);
      backing.DEF_noc_rx_out_get__avValue2 = DEF_noc_rx_out_get__avValue2;
      vcd_write_val(sim_hdl, num++, DEF_pending_kid_39_CONCAT_30___d140, 69u);
      backing.DEF_pending_kid_39_CONCAT_30___d140 = DEF_pending_kid_39_CONCAT_30___d140;
      vcd_write_val(sim_hdl, num++, DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37, 69u);
      backing.DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37 = DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37;
      vcd_write_val(sim_hdl, num++, DEF_rx_parser_mac_in_q_first____d14, 241u);
      backing.DEF_rx_parser_mac_in_q_first____d14 = DEF_rx_parser_mac_in_q_first____d14;
      vcd_write_val(sim_hdl, num++, DEF_rx_parser_mac_in_q_notEmpty____d5, 1u);
      backing.DEF_rx_parser_mac_in_q_notEmpty____d5 = DEF_rx_parser_mac_in_q_notEmpty____d5;
      vcd_write_val(sim_hdl, num++, DEF_rx_parser_rx_event_q_first____d127, 69u);
      backing.DEF_rx_parser_rx_event_q_first____d127 = DEF_rx_parser_rx_event_q_first____d127;
      vcd_write_val(sim_hdl, num++, DEF_timer_array_timeout_event_out_get___d133, 69u);
      backing.DEF_timer_array_timeout_event_out_get___d133 = DEF_timer_array_timeout_event_out_get___d133;
      vcd_write_val(sim_hdl, num++, DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112, 96u);
      backing.DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112 = DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112;
      vcd_write_val(sim_hdl, num++, DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152, 165u);
      backing.DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152;
      vcd_write_val(sim_hdl, num++, DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303, 96u);
      backing.DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303;
      vcd_write_val(sim_hdl, num++, DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305, 165u);
      backing.DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305 = DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305;
      vcd_write_val(sim_hdl, num++, DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53, 5u);
      backing.DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53 = DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53;
      vcd_write_val(sim_hdl, num++, DEF_tx_builder_cmd_q_first____d52, 69u);
      backing.DEF_tx_builder_cmd_q_first____d52 = DEF_tx_builder_cmd_q_first____d52;
      vcd_write_val(sim_hdl, num++, DEF_tx_builder_cmd_q_notEmpty____d46, 1u);
      backing.DEF_tx_builder_cmd_q_notEmpty____d46 = DEF_tx_builder_cmd_q_notEmpty____d46;
      vcd_write_val(sim_hdl, num++, DEF_tx_builder_noc_in_q_first____d109, 241u);
      backing.DEF_tx_builder_noc_in_q_first____d109 = DEF_tx_builder_noc_in_q_first____d109;
      vcd_write_val(sim_hdl, num++, DEF_x__h1911, 48u);
      backing.DEF_x__h1911 = DEF_x__h1911;
      vcd_write_val(sim_hdl, num++, PORT_EN_host_ctrl_request, 1u);
      backing.PORT_EN_host_ctrl_request = PORT_EN_host_ctrl_request;
      vcd_write_val(sim_hdl, num++, PORT_host_ctrl_request_req, 69u);
      backing.PORT_host_ctrl_request_req = PORT_host_ctrl_request_req;
      vcd_write_val(sim_hdl, num++, PORT_mac_rx_in_put, 241u);
      backing.PORT_mac_rx_in_put = PORT_mac_rx_in_put;
      vcd_write_val(sim_hdl, num++, PORT_mac_tx_out_get, 241u);
      backing.PORT_mac_tx_out_get = PORT_mac_tx_out_get;
      vcd_write_val(sim_hdl, num++, PORT_noc_rx_out_get, 241u);
      backing.PORT_noc_rx_out_get = PORT_noc_rx_out_get;
      vcd_write_val(sim_hdl, num++, PORT_noc_tx_in_put, 241u);
      backing.PORT_noc_tx_in_put = PORT_noc_tx_in_put;
    }
}

void MOD_mkTTPoE_Top::vcd_prims(tVCDDumpType dt, MOD_mkTTPoE_Top &backing)
{
  INST_dbg_cycle.dump_VCD(dt, backing.INST_dbg_cycle);
  INST_dbg_fsm_state.dump_VCD(dt, backing.INST_dbg_fsm_state);
  INST_fsm_q.dump_VCD(dt, backing.INST_fsm_q);
  INST_pending_kid.dump_VCD(dt, backing.INST_pending_kid);
  INST_pending_quiesced.dump_VCD(dt, backing.INST_pending_quiesced);
  INST_rx_parser_dbg_cycle.dump_VCD(dt, backing.INST_rx_parser_dbg_cycle);
  INST_rx_parser_mac_in_q.dump_VCD(dt, backing.INST_rx_parser_mac_in_q);
  INST_rx_parser_noc_out_q.dump_VCD(dt, backing.INST_rx_parser_noc_out_q);
  INST_rx_parser_rx_event_q.dump_VCD(dt, backing.INST_rx_parser_rx_event_q);
  INST_tx_builder_cmd_q.dump_VCD(dt, backing.INST_tx_builder_cmd_q);
  INST_tx_builder_dbg_cycle.dump_VCD(dt, backing.INST_tx_builder_dbg_cycle);
  INST_tx_builder_mac_out_q.dump_VCD(dt, backing.INST_tx_builder_mac_out_q);
  INST_tx_builder_noc_in_q.dump_VCD(dt, backing.INST_tx_builder_noc_in_q);
}

void MOD_mkTTPoE_Top::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkTTPoE_Top &backing)
{
  INST_arbiter.dump_VCD(dt, levels, backing.INST_arbiter);
  INST_timer_array.dump_VCD(dt, levels, backing.INST_timer_array);
  INST_tmu.dump_VCD(dt, levels, backing.INST_tmu);
}
