library ieee;
use ieee.std_logic_1164.all;
use IEEE.numeric_std.all;
USE ieee.std_logic_textio.ALL;
USE std.textio.ALL;
ENTITY NewInstructionCache IS
    PORT(
        clk : IN std_logic;
        reset: IN std_logic;
        address : IN  std_logic_vector(31 DOWNTO 0);
        instruction : OUT std_logic_vector(15 DOWNTO 0);
        immediate: OUT std_logic_vector(15 DOWNTO 0)
		);
END ENTITY ;

ARCHITECTURE Cachemem OF NewInstructionCache IS
    TYPE ram_type IS ARRAY(0 TO 4095) OF std_logic_vector(15 DOWNTO 0);
    SIGNAL ram : ram_type:=(others=>(others=>'0')) ;
    CONSTANT firstaddress: std_logic_vector(31 downto 0):=(others=>'0');
BEGIN
    PROCESS(clk,reset,address) IS
    BEGIN
       if reset ='1' then
          instruction<=ram(to_integer(unsigned(firstaddress)));
          immediate<=ram(to_integer(unsigned(firstaddress)));
       else 
          instruction<=ram(to_integer(unsigned(address)));
          immediate<=ram(to_integer(unsigned(address)+1));
        END IF;
    END PROCESS;
END Cachemem;

