/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [2:0] _05_;
  reg [2:0] _06_;
  wire [6:0] _07_;
  wire [2:0] _08_;
  reg [21:0] _09_;
  wire [17:0] _10_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [22:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_35z;
  wire [15:0] celloutsig_0_36z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z[4] ? _00_ : celloutsig_0_1z[2];
  assign celloutsig_1_5z = ~((_02_ | celloutsig_1_4z[16]) & (_03_ | celloutsig_1_2z[2]));
  assign celloutsig_0_7z = ~((celloutsig_0_1z[3] | celloutsig_0_0z[3]) & (celloutsig_0_6z | _04_));
  assign celloutsig_0_28z = ~((celloutsig_0_10z | celloutsig_0_16z[5]) & (celloutsig_0_15z[1] | celloutsig_0_18z[8]));
  assign celloutsig_0_33z = celloutsig_0_21z[0] | ~(celloutsig_0_28z);
  assign celloutsig_1_13z = celloutsig_1_3z[6] | ~(celloutsig_1_10z[2]);
  assign celloutsig_1_18z = celloutsig_1_11z[6] | ~(celloutsig_1_16z[6]);
  assign celloutsig_1_19z = celloutsig_1_18z | ~(celloutsig_1_13z);
  assign celloutsig_0_5z = celloutsig_0_0z[3] | in_data[61];
  assign celloutsig_0_8z = celloutsig_0_4z | celloutsig_0_0z[2];
  assign celloutsig_0_11z = celloutsig_0_10z ^ celloutsig_0_6z;
  assign celloutsig_0_10z = ~(celloutsig_0_4z ^ celloutsig_0_9z[11]);
  assign celloutsig_0_0z = in_data[83:79] + in_data[27:23];
  assign celloutsig_0_18z = { in_data[94:89], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z } + in_data[57:45];
  reg [2:0] _25_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 3'h0;
    else _25_ <= in_data[77:75];
  assign { _08_[2], _00_, _04_ } = _25_;
  reg [6:0] _26_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _26_ <= 7'h00;
    else _26_ <= in_data[182:176];
  assign { _07_[6:4], _02_, _01_, _03_, _07_[0] } = _26_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _09_ <= 22'h000000;
    else _09_ <= { celloutsig_0_9z[22:20], celloutsig_0_9z[20], celloutsig_0_9z[18:11], celloutsig_0_9z[12], celloutsig_0_9z[12], celloutsig_0_9z[8:5], celloutsig_0_9z[12], celloutsig_0_9z[22], celloutsig_0_9z[12], celloutsig_0_9z[8] };
  reg [17:0] _28_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _28_ <= 18'h00000;
    else _28_ <= celloutsig_0_13z[18:1];
  assign { _10_[17:12], _05_, _10_[8:0] } = _28_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 3'h0;
    else _06_ <= _05_;
  assign celloutsig_0_13z = { celloutsig_0_1z[5:3], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, _08_[2], _00_, _04_, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z } & { in_data[50:44], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_0z, _08_[2], _00_, _04_ };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, in_data[167:157], celloutsig_1_3z[6:1], in_data[96] };
  assign celloutsig_0_35z = { celloutsig_0_16z[5:3], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_33z } * { celloutsig_0_23z[10:1], celloutsig_0_10z };
  assign celloutsig_0_36z = { celloutsig_0_16z[0], _06_, celloutsig_0_35z, celloutsig_0_8z } * { _10_[14:12], _05_, _10_[8:0], celloutsig_0_33z };
  assign celloutsig_1_2z = in_data[172:170] * in_data[130:128];
  assign celloutsig_1_3z = { in_data[184:181], celloutsig_1_2z } * { _07_[6:4], _02_, _01_, _03_, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z } * { _07_[4], _02_, _01_, _03_ };
  assign celloutsig_0_1z = { celloutsig_0_0z[1], celloutsig_0_0z } * { in_data[20], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[120:119] != in_data[128:127];
  assign celloutsig_0_2z = celloutsig_0_0z[3:0] != celloutsig_0_0z[4:1];
  assign celloutsig_0_15z = - { in_data[23:13], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_23z = - _09_[14:4];
  assign celloutsig_1_16z = ~ { celloutsig_1_11z[6], _07_[6:4], _02_, _01_, _03_, _07_[0], celloutsig_1_8z };
  assign celloutsig_1_8z = celloutsig_1_1z & celloutsig_1_6z[3];
  assign celloutsig_0_6z = ^ { celloutsig_0_0z[4:1], celloutsig_0_4z };
  assign celloutsig_0_12z = ^ { celloutsig_0_0z[1:0], celloutsig_0_10z, _08_[2], _00_, _04_, celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_4z[10:1], celloutsig_1_1z } >> { _02_, celloutsig_1_2z, _07_[6:4], _02_, _01_, _03_, _07_[0] };
  assign celloutsig_1_9z = celloutsig_1_4z[16:12] >> { celloutsig_1_7z[1], celloutsig_1_6z };
  assign celloutsig_1_11z = { in_data[167:159], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z } >> { celloutsig_1_2z[2:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_21z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, _08_[2], _00_, _04_ } >> _09_[6:1];
  assign celloutsig_0_16z = celloutsig_0_15z[18:13] <<< { celloutsig_0_0z[0], celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_4z[6:2] ^ { celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_20z = { in_data[61:60], celloutsig_0_2z } ^ { celloutsig_0_9z[12], celloutsig_0_9z[8], celloutsig_0_9z[12] };
  assign { celloutsig_0_9z[20], celloutsig_0_9z[11], celloutsig_0_9z[8], celloutsig_0_9z[12], celloutsig_0_9z[21], celloutsig_0_9z[7:5], celloutsig_0_9z[22], celloutsig_0_9z[18:13] } = ~ { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, _08_[2], _00_, _04_, celloutsig_0_2z, celloutsig_0_1z };
  assign _07_[3:1] = { _02_, _01_, _03_ };
  assign _08_[1:0] = { _00_, _04_ };
  assign _10_[11:9] = _05_;
  assign { celloutsig_0_9z[19], celloutsig_0_9z[10:9], celloutsig_0_9z[4:0] } = { celloutsig_0_9z[20], celloutsig_0_9z[12], celloutsig_0_9z[12], celloutsig_0_9z[12], celloutsig_0_9z[22], celloutsig_0_9z[12], celloutsig_0_9z[8], celloutsig_0_9z[12] };
  assign { out_data[128], out_data[96], out_data[42:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
