Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82fa3a8ea39f4bb7a4adadf64182b206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in0' [C:/Archlabs/lab06/lab06.srcs/sources_1/imports/new/Top.v:224]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [C:/Archlabs/lab06/lab06.srcs/sources_1/imports/new/Top.v:225]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [C:/Archlabs/lab06/lab06.srcs/sources_1/imports/new/Top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
