{
	"cts__timing__setup__tns__pre_repair": -1.51145,
	"cts__timing__setup__ws__pre_repair": -0.136887,
	"cts__clock__skew__setup__pre_repair": 0.00441875,
	"cts__clock__skew__hold__pre_repair": 0.00441875,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.46923,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.884783,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 43,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.000971506,
	"cts__power__switching__total__pre_repair": 0.000511734,
	"cts__power__leakage__total__pre_repair": 1.21997e-05,
	"cts__power__total__pre_repair": 0.00149544,
	"cts__design__io__pre_repair": 54,
	"cts__design__die__area__pre_repair": 1071.91,
	"cts__design__core__area__pre_repair": 899.346,
	"cts__design__instance__count__pre_repair": 447,
	"cts__design__instance__area__pre_repair": 550.088,
	"cts__design__instance__count__stdcell__pre_repair": 447,
	"cts__design__instance__area__stdcell__pre_repair": 550.088,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.611653,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.611653,
	"cts__timing__setup__tns__post_repair": -1.51145,
	"cts__timing__setup__ws__post_repair": -0.136887,
	"cts__clock__skew__setup__post_repair": 0.00441875,
	"cts__clock__skew__hold__post_repair": 0.00441875,
	"cts__timing__drv__max_slew_limit__post_repair": 0.46923,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.884783,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 43,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.000971506,
	"cts__power__switching__total__post_repair": 0.000511734,
	"cts__power__leakage__total__post_repair": 1.21997e-05,
	"cts__power__total__post_repair": 0.00149544,
	"cts__design__io__post_repair": 54,
	"cts__design__die__area__post_repair": 1071.91,
	"cts__design__core__area__post_repair": 899.346,
	"cts__design__instance__count__post_repair": 447,
	"cts__design__instance__area__post_repair": 550.088,
	"cts__design__instance__count__stdcell__post_repair": 447,
	"cts__design__instance__area__stdcell__post_repair": 550.088,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.611653,
	"cts__design__instance__utilization__stdcell__post_repair": 0.611653,
	"cts__design__instance__displacement__total": 9.3625,
	"cts__design__instance__displacement__mean": 0.0205,
	"cts__design__instance__displacement__max": 1.71,
	"cts__route__wirelength__estimated": 1822.89,
	"cts__design__instance__count__setup_buffer": 7,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 64.516,
	"cts__design__instance__displacement__mean": 0.142,
	"cts__design__instance__displacement__max": 3.11,
	"cts__route__wirelength__estimated": 1890.59,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -1.02876,
	"cts__timing__setup__ws": -0.0764722,
	"cts__clock__skew__setup": 0.0044421,
	"cts__clock__skew__hold": 0.0044421,
	"cts__timing__drv__max_slew_limit": 0.469812,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.884783,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 43,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00100863,
	"cts__power__switching__total": 0.000555661,
	"cts__power__leakage__total": 1.31485e-05,
	"cts__power__total": 0.00157744,
	"cts__design__io": 54,
	"cts__design__die__area": 1071.91,
	"cts__design__core__area": 899.346,
	"cts__design__instance__count": 454,
	"cts__design__instance__area": 580.146,
	"cts__design__instance__count__stdcell": 454,
	"cts__design__instance__area__stdcell": 580.146,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.645075,
	"cts__design__instance__utilization__stdcell": 0.645075
}