Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/MainCPU_MainCPU_sch_tb_isim_beh.exe -prj E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/MainCPU_MainCPU_sch_tb_beh.prj work.MainCPU_MainCPU_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/SR.v" into library work
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/SP.v" into library work
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/PC.v" into library work
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/MemoryController.v" into library work
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/GPReg.v" into library work
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/Decoder.v" into library work
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/AP.v" into library work
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/ALU.v" into library work
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/MainCPU.vf" into library work
Analyzing Verilog file "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/MainCPU_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/MainCPU_TB.v" Line 36: Port XLXN_280 is not connected to this instance
Completed static elaboration
Compiling module ALU
Compiling module AP
Compiling module Decoder
Compiling module GPReg
Compiling module SP
Compiling module SR
Compiling module PC
Compiling module MemoryController
Compiling module INV
Compiling module OR4
Compiling module MainCPU
Compiling module MainCPU_MainCPU_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/MainCPU_MainCPU_sch_tb_isim_beh.exe
Fuse Memory Usage: 28848 KB
Fuse CPU Usage: 405 ms
