@W: MT530 :"f:\mpfs_projects\mpfs_icicle\hdl\barrett.v":46:4:46:9|Found inferred clock barrett|clk which controls 115 sequential elements including z1[22:0]. This clock has no specified timing constraint which may adversely impact design performance. 
