{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669456510949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669456510949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 15:25:10 2022 " "Processing started: Sat Nov 26 15:25:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669456510949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456510949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HRC -c HRC " "Command: quartus_map --read_settings_files=on --write_settings_files=off HRC -c HRC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456510949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669456511247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669456511247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518605 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signedext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-struct " "Found design unit 1: SE10-struct" {  } { { "SignedExt.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/SignedExt.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518605 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SignedExt.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/SignedExt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"(\", or an identifier, or  unary operator Register_file.vhd(14) " "VHDL syntax error at Register_file.vhd(14) near text \";\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/Register_file.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" Register_file.vhd(18) " "VHDL syntax error at Register_file.vhd(18) near text \")\";  expecting \":\", or \",\"" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/Register_file.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" Register_file.vhd(27) " "VHDL syntax error at Register_file.vhd(27) near text \")\";  expecting \":\", or \",\"" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/Register_file.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 0 0 " "Found 0 design units, including 0 entities, in source file register_file.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Datapath.vhdl(23) " "VHDL syntax error at Datapath.vhdl(23) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/CPU_project/Datapath.vhdl" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" Datapath.vhdl(36) " "VHDL syntax error at Datapath.vhdl(36) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/CPU_project/Datapath.vhdl" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator Datapath.vhdl(132) " "VHDL syntax error at Datapath.vhdl(132) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/CPU_project/Datapath.vhdl" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"D3\";  expecting \":\", or \",\" Datapath.vhdl(136) " "VHDL syntax error at Datapath.vhdl(136) near text \"D3\";  expecting \":\", or \",\"" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/CPU_project/Datapath.vhdl" 136 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"A3\";  expecting \":\", or \",\" Datapath.vhdl(137) " "VHDL syntax error at Datapath.vhdl(137) near text \"A3\";  expecting \":\", or \",\"" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/CPU_project/Datapath.vhdl" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator Datapath.vhdl(187) " "VHDL syntax error at Datapath.vhdl(187) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/CPU_project/Datapath.vhdl" 187 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Datapath Datapath.vhdl(191) " "VHDL syntax error at Datapath.vhdl(191): name used in construct must match previously specified name \"Datapath\"" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/CPU_project/Datapath.vhdl" 191 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Datapath Datapath.vhdl(5) " "Ignored construct Datapath at Datapath.vhdl(5) due to previous errors" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/CPU_project/Datapath.vhdl" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file datapath.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement components.vhd(20) " "VHDL syntax error at components.vhd(20) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(23) " "VHDL syntax error at components.vhd(23) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(25) " "VHDL syntax error at components.vhd(25) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(27) " "VHDL syntax error at components.vhd(27) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(29) " "VHDL syntax error at components.vhd(29) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(31) " "VHDL syntax error at components.vhd(31) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(33) " "VHDL syntax error at components.vhd(33) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(35) " "VHDL syntax error at components.vhd(35) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(37) " "VHDL syntax error at components.vhd(37) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\" components.vhd(39) " "VHDL syntax error at components.vhd(39) near text \"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\"" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Mux16_4x1 components.vhd(46) " "Ignored construct Mux16_4x1 at components.vhd(46) due to previous errors" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 46 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement components.vhd(56) " "VHDL syntax error at components.vhd(56) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(59) " "VHDL syntax error at components.vhd(59) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(61) " "VHDL syntax error at components.vhd(61) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(63) " "VHDL syntax error at components.vhd(63) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement components.vhd(65) " "VHDL syntax error at components.vhd(65) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\" components.vhd(67) " "VHDL syntax error at components.vhd(67) near text \"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\"" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Mux16_2x1 components.vhd(74) " "Ignored construct Mux16_2x1 at components.vhd(74) due to previous errors" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 74 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669456518605 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement components.vhd(82) " "VHDL syntax error at components.vhd(82) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "components.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/components.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 0 0 " "Found 0 design units, including 0 entities, in source file components.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 4 2 " "Found 4 design units, including 2 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter7-struct " "Found design unit 1: Shifter7-struct" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/SE7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518621 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SE7-struct " "Found design unit 2: SE7-struct" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/SE7.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter7 " "Found entity 1: Shifter7" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/SE7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518621 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE7 " "Found entity 2: SE7" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/SE7.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" FSM.vhd(8) " "VHDL syntax error at FSM.vhd(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/FSM.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" FSM.vhd(14) " "VHDL syntax error at FSM.vhd(14) near text \")\";  expecting \":\", or \",\"" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/FSM.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" FSM.vhd(17) " "VHDL syntax error at FSM.vhd(17) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/FSM.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" FSM.vhd(18) " "VHDL syntax error at FSM.vhd(18) near text \")\";  expecting \":\", or \",\"" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/FSM.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp_Reg-struct " "Found design unit 1: Temp_Reg-struct" {  } { { "Temp_Reg.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/Temp_Reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp_Reg " "Found entity 1: Temp_Reg" {  } { { "Temp_Reg.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/Temp_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-struct " "Found design unit 1: Memory-struct" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/Memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/CPU_project/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669456518621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518621 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 34 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 34 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669456518730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 26 15:25:18 2022 " "Processing ended: Sat Nov 26 15:25:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669456518730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669456518730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669456518730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669456518730 ""}
