// VERILOG_OUTPUT: a.v

// github issue #1

process main() {
  var param int = 2
  var curr int
  var next int
  var prev int
  var i int
  curr = 0
  next = 1
  for i = 0; i < param; ++i {
    prev = curr
    curr = next
    next = next + prev
  }

  assert(curr == 1)
}

main()

compile()
writeHdl("a.v")
