Analysis & Synthesis report for TimerWithClock
Sun Aug 25 10:15:30 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 17. Source assignments for TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 18. Source assignments for TimerWithClock_SRAM:sram|altsyncram:the_altsyncram|altsyncram_oum1:auto_generated
 19. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 20. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 21. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug
 22. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break
 25. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace
 26. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im
 27. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem
 28. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 29. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck
 30. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk
 33. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 35. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 39. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 40. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_003
 41. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_004
 42. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_005
 43. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_006
 44. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_007
 45. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_008
 46. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_009
 47. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_010
 48. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_011
 49. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_012
 50. Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_013
 51. Source assignments for altera_reset_controller:rst_controller
 52. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 53. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 54. Source assignments for altera_reset_controller:rst_controller_001
 55. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Parameter Settings for User Entity Instance: TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo
 58. Parameter Settings for User Entity Instance: TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo
 59. Parameter Settings for User Entity Instance: TimerWithClock_SRAM:sram
 60. Parameter Settings for User Entity Instance: TimerWithClock_SRAM:sram|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a
 62. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b
 64. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b|altsyncram:the_altsyncram
 65. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 66. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 67. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram
 68. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 70. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 71. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 72. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 73. Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy
 74. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_data_master_translator
 75. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_instruction_master_translator
 76. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator
 77. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timerwithclock_debug_mem_slave_translator
 78. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator
 79. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
 80. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator
 81. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator
 82. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator
 83. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator
 84. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator
 85. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 86. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator
 87. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator
 88. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator
 89. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator
 90. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_data_master_agent
 91. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_instruction_master_agent
 92. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent
 93. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent
 96. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent
 99. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
102. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent
105. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent
108. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent
111. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent
114. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent
117. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
120. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent
123. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent
126. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent
129. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent
132. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router:router|TimerWithClock_mm_interconnect_0_router_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_001:router_001|TimerWithClock_mm_interconnect_0_router_001_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_002|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_003|TimerWithClock_mm_interconnect_0_router_003_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_004|TimerWithClock_mm_interconnect_0_router_003_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_005|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_006|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_007|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_008|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_009|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_010|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_011|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_012|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_013|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_014|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_015|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
151. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
152. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
153. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
154. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
155. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
156. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
159. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
160. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
161. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
162. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
163. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
164. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
165. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
166. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
167. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
168. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
169. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
170. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
171. Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
172. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
173. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
174. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
175. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
176. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
177. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
178. scfifo Parameter Settings by Entity Instance
179. altsyncram Parameter Settings by Entity Instance
180. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
181. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
182. Port Connectivity Checks: "altera_reset_controller:rst_controller"
183. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
184. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
185. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
186. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_003|TimerWithClock_mm_interconnect_0_router_003_default_decode:the_default_decode"
187. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_002|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode"
188. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_001:router_001|TimerWithClock_mm_interconnect_0_router_001_default_decode:the_default_decode"
189. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router:router|TimerWithClock_mm_interconnect_0_router_default_decode:the_default_decode"
190. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo"
191. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent"
192. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo"
193. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent"
194. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo"
195. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent"
196. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo"
197. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent"
198. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
199. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
200. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo"
201. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent"
202. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo"
203. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent"
204. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo"
205. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent"
206. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo"
207. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent"
208. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo"
209. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent"
210. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
211. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
212. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo"
213. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent"
214. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo"
215. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent"
216. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo"
217. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent"
218. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_instruction_master_agent"
219. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_data_master_agent"
220. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator"
221. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator"
222. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator"
223. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator"
224. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
225. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator"
226. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator"
227. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator"
228. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator"
229. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator"
230. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
231. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator"
232. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timerwithclock_debug_mem_slave_translator"
233. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator"
234. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_instruction_master_translator"
235. Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_data_master_translator"
236. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy"
237. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
238. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
239. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_pib:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_pib"
240. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_wrptr_inc:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_wrptr_inc"
241. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace|TimerWithClock_TimerWithClock_cpu_nios2_oci_td_mode:TimerWithClock_TimerWithClock_cpu_nios2_oci_trc_ctrl_td_mode"
242. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace"
243. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk"
244. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk"
245. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug"
246. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci"
247. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_test_bench:the_TimerWithClock_TimerWithClock_cpu_test_bench"
248. Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock"
249. Port Connectivity Checks: "TimerWithClock_TIMER:timer"
250. Port Connectivity Checks: "TimerWithClock_SRAM:sram"
251. Port Connectivity Checks: "TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic"
252. Port Connectivity Checks: "TimerWithClock_DEBUG:debug"
253. Post-Synthesis Netlist Statistics for Top Partition
254. Elapsed Time Per Partition
255. Analysis & Synthesis Messages
256. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Aug 25 10:15:30 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; TimerWithClock                                 ;
; Top-level Entity Name           ; TimerWithClock                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1207                                           ;
; Total pins                      ; 59                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 44,032                                         ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TimerWithClock     ; TimerWithClock     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                             ; Library        ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; TimerWithClock/synthesis/TimerWithClock.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v                                                                 ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_reset_controller.v                                             ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_reset_synchronizer.v                                           ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_irq_mapper.sv                                          ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v                                    ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_avalon_st_adapter.v                  ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_mux_001.sv                       ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_mux.sv                           ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_demux.sv                         ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_mux_001.sv                       ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_mux.sv                           ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_demux_001.sv                     ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_demux.sv                         ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_003.sv                        ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_002.sv                        ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_001.sv                        ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router.sv                            ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_master_agent.sv                                         ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_master_translator.sv                                    ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock.v                                       ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v                                   ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk.v                ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk.v                ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_tck.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_tck.v                   ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper.v               ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper.v               ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_test_bench.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_test_bench.v                        ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_TIMER.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TIMER.v                                                ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_SWITCH.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SWITCH.v                                               ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_SSEG_HOUR_TENS.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SSEG_HOUR_TENS.v                                       ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_SRAM.hex                                               ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SRAM.hex                                               ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_SRAM.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SRAM.v                                                 ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_LEDS.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_LEDS.v                                                 ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v                                                ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_BUZZER.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_BUZZER.v                                               ; TimerWithClock ;
; TimerWithClock/synthesis/submodules/TimerWithClock_BUTTONS.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_BUTTONS.v                                              ; TimerWithClock ;
; scfifo.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                                                                                     ;                ;
; a_regfifo.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                  ;                ;
; a_dpfifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                   ;                ;
; a_i2fifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                   ;                ;
; a_fffifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                   ;                ;
; a_f2fifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                   ;                ;
; aglobal231.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                                                 ;                ;
; db/scfifo_3291.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/scfifo_3291.tdf                                                                                        ;                ;
; db/a_dpfifo_5771.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/a_dpfifo_5771.tdf                                                                                      ;                ;
; db/a_fefifo_7cf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/a_fefifo_7cf.tdf                                                                                       ;                ;
; db/cntr_vg7.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/cntr_vg7.tdf                                                                                           ;                ;
; db/altsyncram_7pu1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/altsyncram_7pu1.tdf                                                                                    ;                ;
; db/cntr_jgb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/cntr_jgb.tdf                                                                                           ;                ;
; alt_jtag_atlantic.v                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                            ;                ;
; sld_jtag_endpoint_adapter.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                  ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                              ;                ;
; altsyncram.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                 ;                ;
; stratix_ram_block.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                          ;                ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                    ;                ;
; lpm_decode.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                 ;                ;
; a_rdenreg.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                  ;                ;
; altrom.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                     ;                ;
; altram.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                                                     ;                ;
; altdpram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                   ;                ;
; db/altsyncram_oum1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/altsyncram_oum1.tdf                                                                                    ;                ;
; db/altsyncram_msi1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/altsyncram_msi1.tdf                                                                                    ;                ;
; altera_std_synchronizer.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                      ;                ;
; db/altsyncram_qid1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/altsyncram_qid1.tdf                                                                                    ;                ;
; sld_virtual_jtag_basic.v                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                       ;                ;
; sld_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                    ; altera_sld     ;
; db/ip/sld3005f5cd/alt_sld_fab.v                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/alt_sld_fab.v                                                                           ; alt_sld_fab    ;
; db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; alt_sld_fab    ;
; db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; alt_sld_fab    ;
; db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; alt_sld_fab    ;
; db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; alt_sld_fab    ;
; db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                               ;                ;
; sld_rom_sr.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                 ;                ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 908           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1404          ;
;     -- 7 input functions                    ; 33            ;
;     -- 6 input functions                    ; 241           ;
;     -- 5 input functions                    ; 295           ;
;     -- 4 input functions                    ; 243           ;
;     -- <=3 input functions                  ; 592           ;
;                                             ;               ;
; Dedicated logic registers                   ; 1207          ;
;                                             ;               ;
; I/O pins                                    ; 59            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 44032         ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1180          ;
; Total fan-out                               ; 11962         ;
; Average fan-out                             ; 4.15          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                              ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+
; |TimerWithClock                                                                                                                         ; 1404 (1)            ; 1207 (0)                  ; 44032             ; 0          ; 59   ; 0            ; |TimerWithClock                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; TimerWithClock                                           ; TimerWithClock ;
;    |TimerWithClock_BUTTONS:buttons|                                                                                                     ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_BUTTONS:buttons                                                                                                                                                                                                                                                                                                                                                                                                                                    ; TimerWithClock_BUTTONS                                   ; TimerWithClock ;
;    |TimerWithClock_BUZZER:buzzer|                                                                                                       ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_BUZZER:buzzer                                                                                                                                                                                                                                                                                                                                                                                                                                      ; TimerWithClock_BUZZER                                    ; TimerWithClock ;
;    |TimerWithClock_DEBUG:debug|                                                                                                         ; 113 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug                                                                                                                                                                                                                                                                                                                                                                                                                                        ; TimerWithClock_DEBUG                                     ; TimerWithClock ;
;       |TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r                                                                                                                                                                                                                                                                                                                                                                        ; TimerWithClock_DEBUG_scfifo_r                            ; TimerWithClock ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                           ; scfifo                                                   ; work           ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                ; scfifo_3291                                              ; work           ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                           ; a_dpfifo_5771                                            ; work           ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                   ; a_fefifo_7cf                                             ; work           ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                              ; cntr_vg7                                                 ; work           ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                   ; altsyncram_7pu1                                          ; work           ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                     ; cntr_jgb                                                 ; work           ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                           ; cntr_jgb                                                 ; work           ;
;       |TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w                                                                                                                                                                                                                                                                                                                                                                        ; TimerWithClock_DEBUG_scfifo_w                            ; TimerWithClock ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                           ; scfifo                                                   ; work           ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                ; scfifo_3291                                              ; work           ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                           ; a_dpfifo_5771                                            ; work           ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                   ; a_fefifo_7cf                                             ; work           ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                              ; cntr_vg7                                                 ; work           ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                   ; altsyncram_7pu1                                          ; work           ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                     ; cntr_jgb                                                 ; work           ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                           ; cntr_jgb                                                 ; work           ;
;       |alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|                                                                        ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                        ; work           ;
;    |TimerWithClock_LEDS:leds|                                                                                                           ; 2 (2)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_LEDS:leds                                                                                                                                                                                                                                                                                                                                                                                                                                          ; TimerWithClock_LEDS                                      ; TimerWithClock ;
;    |TimerWithClock_SRAM:sram|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SRAM:sram                                                                                                                                                                                                                                                                                                                                                                                                                                          ; TimerWithClock_SRAM                                      ; TimerWithClock ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SRAM:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                               ; work           ;
;          |altsyncram_oum1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SRAM:sram|altsyncram:the_altsyncram|altsyncram_oum1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_oum1                                          ; work           ;
;    |TimerWithClock_SSEG_HOUR_TENS:sseg_hour_tens|                                                                                       ; 1 (1)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_hour_tens                                                                                                                                                                                                                                                                                                                                                                                                                      ; TimerWithClock_SSEG_HOUR_TENS                            ; TimerWithClock ;
;    |TimerWithClock_SSEG_HOUR_TENS:sseg_hour_units|                                                                                      ; 1 (1)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_hour_units                                                                                                                                                                                                                                                                                                                                                                                                                     ; TimerWithClock_SSEG_HOUR_TENS                            ; TimerWithClock ;
;    |TimerWithClock_SSEG_HOUR_TENS:sseg_min_units|                                                                                       ; 1 (1)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_min_units                                                                                                                                                                                                                                                                                                                                                                                                                      ; TimerWithClock_SSEG_HOUR_TENS                            ; TimerWithClock ;
;    |TimerWithClock_SSEG_HOUR_TENS:sseg_mins_tens|                                                                                       ; 3 (3)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_mins_tens                                                                                                                                                                                                                                                                                                                                                                                                                      ; TimerWithClock_SSEG_HOUR_TENS                            ; TimerWithClock ;
;    |TimerWithClock_SSEG_HOUR_TENS:sseg_sec_tens|                                                                                        ; 4 (4)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_sec_tens                                                                                                                                                                                                                                                                                                                                                                                                                       ; TimerWithClock_SSEG_HOUR_TENS                            ; TimerWithClock ;
;    |TimerWithClock_SSEG_HOUR_TENS:sseg_sec_units|                                                                                       ; 3 (3)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_sec_units                                                                                                                                                                                                                                                                                                                                                                                                                      ; TimerWithClock_SSEG_HOUR_TENS                            ; TimerWithClock ;
;    |TimerWithClock_SWITCH:switch|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_SWITCH:switch                                                                                                                                                                                                                                                                                                                                                                                                                                      ; TimerWithClock_SWITCH                                    ; TimerWithClock ;
;    |TimerWithClock_TIMER:timer|                                                                                                         ; 136 (136)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TIMER:timer                                                                                                                                                                                                                                                                                                                                                                                                                                        ; TimerWithClock_TIMER                                     ; TimerWithClock ;
;    |TimerWithClock_TimerWithClock:timerwithclock|                                                                                       ; 680 (0)             ; 586 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock                                                                                                                                                                                                                                                                                                                                                                                                                      ; TimerWithClock_TimerWithClock                            ; TimerWithClock ;
;       |TimerWithClock_TimerWithClock_cpu:cpu|                                                                                           ; 680 (479)           ; 586 (302)                 ; 10240             ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                ; TimerWithClock_TimerWithClock_cpu                        ; TimerWithClock ;
;          |TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|                                  ; 201 (5)             ; 284 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci                                                                                                                                                                                                                                                                                    ; TimerWithClock_TimerWithClock_cpu_nios2_oci              ; TimerWithClock ;
;             |TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|           ; 89 (0)              ; 98 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper                                                                                                                                                                    ; TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper    ; TimerWithClock ;
;                |TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|          ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk                                                      ; TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk     ; TimerWithClock ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                  ; work           ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer5|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                                  ; work           ;
;                |TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|                ; 79 (79)             ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck                                                            ; TimerWithClock_TimerWithClock_cpu_debug_slave_tck        ; TimerWithClock ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                  ; work           ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                                  ; work           ;
;                |sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy|                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy                                                                                           ; sld_virtual_jtag_basic                                   ; work           ;
;             |TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|                 ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg                                                                                                                                                                          ; TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg       ; TimerWithClock ;
;             |TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|                   ; 4 (4)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break                                                                                                                                                                            ; TimerWithClock_TimerWithClock_cpu_nios2_oci_break        ; TimerWithClock ;
;             |TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|                   ; 6 (6)               ; 11 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug                                                                                                                                                                            ; TimerWithClock_TimerWithClock_cpu_nios2_oci_debug        ; TimerWithClock ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                       ; altera_std_synchronizer                                  ; work           ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                        ; altera_std_synchronizer                                  ; work           ;
;             |TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im|                         ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im                                                                                                                                                                                  ; TimerWithClock_TimerWithClock_cpu_nios2_oci_im           ; TimerWithClock ;
;             |TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace|                 ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace                                                                                                                                                                          ; TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace       ; TimerWithClock ;
;             |TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|                         ; 80 (80)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem                                                                                                                                                                                  ; TimerWithClock_TimerWithClock_cpu_nios2_ocimem           ; TimerWithClock ;
;                |TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram                                                                           ; TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module   ; TimerWithClock ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                               ; work           ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                          ; work           ;
;          |TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a                                                                                                                                                                                                                                                                     ; TimerWithClock_TimerWithClock_cpu_register_bank_a_module ; TimerWithClock ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                               ; work           ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                                            ; altsyncram_msi1                                          ; work           ;
;          |TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b                                                                                                                                                                                                                                                                     ; TimerWithClock_TimerWithClock_cpu_register_bank_b_module ; TimerWithClock ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                               ; work           ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                                            ; altsyncram_msi1                                          ; work           ;
;    |TimerWithClock_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 330 (0)             ; 215 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                ; TimerWithClock_mm_interconnect_0                         ; TimerWithClock ;
;       |TimerWithClock_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                           ; TimerWithClock_mm_interconnect_0_cmd_demux               ; TimerWithClock ;
;       |TimerWithClock_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                   ; TimerWithClock_mm_interconnect_0_cmd_demux_001           ; TimerWithClock ;
;       |TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                   ; TimerWithClock_mm_interconnect_0_cmd_demux_001           ; TimerWithClock ;
;       |TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                   ; TimerWithClock_mm_interconnect_0_cmd_demux_001           ; TimerWithClock ;
;       |TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                        ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                       ; TimerWithClock_mm_interconnect_0_cmd_mux_001             ; TimerWithClock ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                 ; TimerWithClock ;
;       |TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                        ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                       ; TimerWithClock_mm_interconnect_0_cmd_mux_001             ; TimerWithClock ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                 ; TimerWithClock ;
;       |TimerWithClock_mm_interconnect_0_router:router|                                                                                  ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                 ; TimerWithClock_mm_interconnect_0_router                  ; TimerWithClock ;
;       |TimerWithClock_mm_interconnect_0_router_001:router_001|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                         ; TimerWithClock_mm_interconnect_0_router_001              ; TimerWithClock ;
;       |TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                               ; TimerWithClock_mm_interconnect_0_rsp_mux                 ; TimerWithClock ;
;       |altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|                                                                                 ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|                                                                    ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                    ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|                                                                                    ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|                                                                          ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|                                                                         ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|                                                                          ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|                                                                          ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|                                                                           ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|                                                                          ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                   ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|                                                             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                    ; TimerWithClock ;
;       |altera_merlin_master_agent:timerwithclock_data_master_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_data_master_agent                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                               ; TimerWithClock ;
;       |altera_merlin_master_agent:timerwithclock_instruction_master_agent|                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_instruction_master_agent                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                               ; TimerWithClock ;
;       |altera_merlin_master_translator:timerwithclock_data_master_translator|                                                           ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_data_master_translator                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_translator                          ; TimerWithClock ;
;       |altera_merlin_master_translator:timerwithclock_instruction_master_translator|                                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_instruction_master_translator                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                          ; TimerWithClock ;
;       |altera_merlin_slave_agent:buzzer_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_agent:leds_s1_agent|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_agent:sseg_hour_tens_s1_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_agent:sseg_hour_units_s1_agent|                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_agent:sseg_min_units_s1_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_agent:sseg_mins_tens_s1_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_agent:sseg_sec_tens_s1_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_agent:sseg_sec_units_s1_agent|                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_agent:timer_s1_agent|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                ; TimerWithClock ;
;       |altera_merlin_slave_translator:buttons_s1_translator|                                                                            ; 4 (4)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:buzzer_s1_translator|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|                                                               ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:leds_s1_translator|                                                                               ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:sram_s1_translator|                                                                               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:sseg_hour_tens_s1_translator|                                                                     ; 4 (4)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:sseg_hour_units_s1_translator|                                                                    ; 4 (4)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:sseg_min_units_s1_translator|                                                                     ; 4 (4)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:sseg_mins_tens_s1_translator|                                                                     ; 5 (5)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:sseg_sec_tens_s1_translator|                                                                      ; 5 (5)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:sseg_sec_units_s1_translator|                                                                     ; 3 (3)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:switch_s1_translator|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                                              ; 3 (3)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                           ; TimerWithClock ;
;       |altera_merlin_slave_translator:timerwithclock_debug_mem_slave_translator|                                                        ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timerwithclock_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                           ; TimerWithClock ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                  ; TimerWithClock ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                ; TimerWithClock ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                ; TimerWithClock ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                                  ; TimerWithClock ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                ; TimerWithClock ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                ; TimerWithClock ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub                                                  ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_with_jtag_input                              ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                               ; alt_sld_fab                                              ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 83 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab                                  ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab_sldfabric                        ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (75)            ; 77 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                  ; sld_jtag_hub                                             ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                          ; sld_rom_sr                                               ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                        ; sld_shadow_jsm                                           ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                    ;
; TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                    ;
; TimerWithClock_SRAM:sram|altsyncram:the_altsyncram|altsyncram_oum1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; TimerWithClock_SRAM.hex ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                    ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                    ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File     ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; N/A    ; Qsys                            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock                                                                                                                                                                                                                                                                     ; TimerWithClock.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TimerWithClock|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_BUTTONS:buttons                                                                                                                                                                                                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_BUZZER:buzzer                                                                                                                                                                                                                                        ; TimerWithClock.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_DEBUG:debug                                                                                                                                                                                                                                          ; TimerWithClock.qsys ;
; Altera ; altera_irq_mapper               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_irq_mapper:irq_mapper                                                                                                                                                                                                                                ; TimerWithClock.qsys ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_LEDS:leds                                                                                                                                                                                                                                            ; TimerWithClock.qsys ;
; Altera ; altera_mm_interconnect          ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                  ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                          ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent                                                                                                                                                                       ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                                  ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent                                                                                                                                                                        ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo                                                                                                                                                                   ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator                                                                                                                                                              ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                     ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent                                                                                                                                                          ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                     ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator                                                                                                                                                ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                          ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                     ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router:router                                                                                                                                                                   ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_001:router_001                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_002                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_003                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_004                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_005                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_006                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_007                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_008                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_009                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_010                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_011                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_012                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_013                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_014                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_015                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                             ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                     ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                     ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; TimerWithClock.qsys ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent                                                                                                                                                                          ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                     ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent                                                                                                                                                                ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator                                                                                                                                                      ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent                                                                                                                                                               ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo                                                                                                                                                          ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator                                                                                                                                                     ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent                                                                                                                                                                ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator                                                                                                                                                      ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent                                                                                                                                                                ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator                                                                                                                                                      ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent                                                                                                                                                                 ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo                                                                                                                                                            ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator                                                                                                                                                       ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent                                                                                                                                                                ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo                                                                                                                                                           ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator                                                                                                                                                      ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                                                                                        ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                                                                                   ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                                              ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                    ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                               ; TimerWithClock.qsys ;
; Altera ; altera_merlin_master_agent      ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_data_master_agent                                                                                                                                                      ; TimerWithClock.qsys ;
; Altera ; altera_merlin_master_translator ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_data_master_translator                                                                                                                                            ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent                                                                                                                                                   ; TimerWithClock.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo                                                                                                                                              ; TimerWithClock.qsys ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timerwithclock_debug_mem_slave_translator                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_merlin_master_agent      ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_instruction_master_agent                                                                                                                                               ; TimerWithClock.qsys ;
; Altera ; altera_merlin_master_translator ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_instruction_master_translator                                                                                                                                     ; TimerWithClock.qsys ;
; Altera ; altera_reset_controller         ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; TimerWithClock.qsys ;
; Altera ; altera_reset_controller         ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; TimerWithClock.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_SRAM:sram                                                                                                                                                                                                                                            ; TimerWithClock.qsys ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_hour_tens                                                                                                                                                                                                                        ; TimerWithClock.qsys ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_hour_units                                                                                                                                                                                                                       ; TimerWithClock.qsys ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_min_units                                                                                                                                                                                                                        ; TimerWithClock.qsys ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_mins_tens                                                                                                                                                                                                                        ; TimerWithClock.qsys ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_sec_tens                                                                                                                                                                                                                         ; TimerWithClock.qsys ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_SSEG_HOUR_TENS:sseg_sec_units                                                                                                                                                                                                                        ; TimerWithClock.qsys ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_SWITCH:switch                                                                                                                                                                                                                                        ; TimerWithClock.qsys ;
; Altera ; altera_avalon_timer             ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_TIMER:timer                                                                                                                                                                                                                                          ; TimerWithClock.qsys ;
; Altera ; altera_nios2_gen2               ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock                                                                                                                                                                                                                        ; TimerWithClock.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 23.1    ; N/A          ; N/A          ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu                                                                                                                                                                                  ; TimerWithClock.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[0]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|ir_out[0]                                                          ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|ir_out[1]                                                          ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|trigbrktype                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace|trc_on                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[1]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|DRsize[1]                                                          ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|DRsize[0]                                                          ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|DRsize[2]                                                          ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|waitrequest                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[2]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[3]                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|ir[0]                                                        ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|ir[1]                                                        ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|enable_action_strobe                                         ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[35]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[0]                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[36]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[37]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im|trc_im_addr[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[3]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[17]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[34]                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[21]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[20]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[25]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jxuir                                                        ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[35]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[36]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[37]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[4]                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[1]                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im|trc_im_addr[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[4]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[17]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[34]                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[19]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[18]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                         ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[21]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[20]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[25]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|sync2_e1dr                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[26]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[27]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[28]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[29]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[30]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[31]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[32]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[33]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|sync2_uir                                                    ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|trigger_state                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[5]                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[2]                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im|trc_im_addr[2]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[5]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[16]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[18]                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[19]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[22]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[23]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[24]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[26]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[27]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[28]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[29]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[30]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[31]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[32]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[33]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[6]                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[6]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[16]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|resetrequest                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[7]                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[18]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[23]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[22]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                        ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[24]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[25]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|vs_e1dr_d1                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[26]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[27]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[28]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|vs_uir_d1                                                          ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im|trc_im_addr[4]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[7]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[16]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[14]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[15]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[8]                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[10]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[12]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[9]                                                       ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[11]                                                      ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|jdo[13]                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[22]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[24]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[8]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[15]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[14]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[15]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[10]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[12]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[9]                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[11]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[13]                                                             ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[23]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[8]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[10]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 244                                                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator|av_chipselect_pre                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator|av_chipselect_pre                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator|av_chipselect_pre                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator|av_chipselect_pre                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator|av_chipselect_pre                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk|dbrk_goto1          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk|dbrk_goto0          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk|xbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_SWITCH:switch|readdata[1..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_BUTTONS:buttons|readdata[4..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[1]  ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[2]  ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[2]  ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[3]  ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[4]  ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[5]  ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[6]  ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[7]  ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[8]  ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[9]  ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[10] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[10] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[11] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[11] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[12] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[12] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[13] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[13] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[14] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[14] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[15] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[15] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[16] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[16] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[17] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[17] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[18] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[18] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[19] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[19] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[20] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[20] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[21] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[21] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[22] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[22] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[23] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[23] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[24] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[24] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[25] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[25] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[26] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[26] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[27] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[27] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[28] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[28] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[29] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[29] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[30] ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[30] ; Merged with TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[31] ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                             ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                             ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                             ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                             ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                      ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                      ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                              ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                              ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                              ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                              ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                            ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                            ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                    ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                    ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_data_master_agent|hold_waitrequest                                                                                                                                                                          ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_instruction_master_agent|hold_waitrequest                                                                                                                                                                   ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator|waitrequest_reset_override                                                                                                                                                                ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator|waitrequest_reset_override                                                                                                                                                                ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator|waitrequest_reset_override                                                                                                                                                                ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator|waitrequest_reset_override                                                                                                                                                                ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timerwithclock_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                        ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                             ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                    ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                    ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                      ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                      ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                            ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                              ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                              ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                              ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                             ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                              ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                              ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                       ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                         ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                         ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ; Merged with TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk|dbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 851                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                     ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][50],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][58],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                   ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                           ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                         ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                 ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][74],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                           ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk|dbrk_break ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[31]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[31]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[30]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[30]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[29]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[29]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[28]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[28]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[27]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[27]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[26]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[26]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[25]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[25]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[24]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[24]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[23]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[23]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[22]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[22]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[21]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[21]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[20]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[20]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[19]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[19]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[18]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[18]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[17]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[17]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[16]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[16]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[15]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[15]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[14]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[14]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[13]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[13]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[12]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[12]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[11]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[11]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[10]                                                                                                                                                                                                                                                             ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[10]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[9]                                                                                                                                                                                                                                                              ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[9]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[8]                                                                                                                                                                                                                                                              ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[8]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[7]                                                                                                                                                                                                                                                              ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[7]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[6]                                                                                                                                                                                                                                                              ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[6]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[5]                                                                                                                                                                                                                                                              ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[5]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[4]                                                                                                                                                                                                                                                              ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[4]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[3]                                                                                                                                                                                                                                                              ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[3]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[2]                                                                                                                                                                                                                                                              ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[2]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_SWITCH:switch|readdata[1]                                                                                                                                                                                                                                                              ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[1]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[31]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[31]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[30]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[30]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[29]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[29]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[28]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[28]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[27]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[27]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[26]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[26]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[25]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[25]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[24]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[24]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[23]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[23]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[22]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[22]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[21]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[21]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[20]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[20]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[19]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[19]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[18]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[18]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[17]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[17]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[16]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[16]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[15]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[15]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[14]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[14]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[13]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[13]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[12]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[12]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[11]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[11]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[10]                                                                                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[10]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[9]                                                                                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[9]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[8]                                                                                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[8]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[7]                                                                                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[7]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[6]                                                                                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[6]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[5]                                                                                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[5]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_BUTTONS:buttons|readdata[4]                                                                                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[4]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                        ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                    ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                    ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                            ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                   ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                   ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                   ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                             ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                           ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                           ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                           ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                     ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                         ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                   ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                         ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                   ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                         ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                   ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                            ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                            ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                            ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                 ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                           ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                 ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                           ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                 ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                           ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                          ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                          ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                         ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                 ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                          ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                    ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                   ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                             ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                           ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                     ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                         ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                   ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                  ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                            ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                 ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                           ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                            ; Lost Fanouts              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                 ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                         ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                           ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                   ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                  ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                          ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                          ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                     ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                            ; Stuck at GND              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                     ; Stuck at VCC              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                     ; Stuck at VCC              ; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1207  ;
; Number of registers using Synchronous Clear  ; 256   ;
; Number of registers using Synchronous Load   ; 175   ;
; Number of registers using Asynchronous Clear ; 847   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 522   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                        ; 32      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator|waitrequest_reset_override                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_DEBUG:debug|av_waitrequest                                                                                                                                                                                                                                                                                       ; 10      ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; 11      ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                     ; 6       ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|i_read                                                                                                                                                                                                                                       ; 8       ;
; TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                               ; 6       ;
; TimerWithClock_DEBUG:debug|t_dav                                                                                                                                                                                                                                                                                                ; 3       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg|oci_ienable[0]                         ; 2       ;
; TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                        ; 3       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                  ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; TimerWithClock_TIMER:timer|period_l_register[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; TimerWithClock_TIMER:timer|period_h_register[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_l_register[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_l_register[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_h_register[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_l_register[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_h_register[4]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_l_register[4]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_h_register[5]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_l_register[5]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_h_register[6]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_l_register[6]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_h_register[7]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|period_h_register[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; TimerWithClock_TIMER:timer|internal_counter[0]                                                                                                                                                                                                                                                                                  ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[5]                                                                                                                                                                                                                                                                                  ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[4]                                                                                                                                                                                                                                                                                  ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[3]                                                                                                                                                                                                                                                                                  ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[2]                                                                                                                                                                                                                                                                                  ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[1]                                                                                                                                                                                                                                                                                  ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[25]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[23]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[22]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[21]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[20]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[19]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[17]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[15]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[14]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[13]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[12]                                                                                                                                                                                                                                                                                 ; 3       ;
; TimerWithClock_TIMER:timer|internal_counter[6]                                                                                                                                                                                                                                                                                  ; 3       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; 1       ;
; TimerWithClock_TIMER:timer|period_l_register[13]                                                                                                                                                                                                                                                                                ; 2       ;
; TimerWithClock_TIMER:timer|period_l_register[12]                                                                                                                                                                                                                                                                                ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; TimerWithClock_TIMER:timer|period_l_register[14]                                                                                                                                                                                                                                                                                ; 2       ;
; TimerWithClock_TIMER:timer|period_l_register[15]                                                                                                                                                                                                                                                                                ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 70                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[7]                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonDReg[11]                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|MonAReg[6]                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break|break_readreg[17]                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[23] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|sr[8]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|E_logic_result[9]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|W_rf_wr_data[29]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TimerWithClock|TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TimerWithClock|TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router:router|src_channel[13]                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_SRAM:sram|altsyncram:the_altsyncram|altsyncram_oum1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; monitor_go~reg0                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; resetrequest~reg0                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; break_on_reset                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_break                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; resetlatch~reg0                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_ready~reg0                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_error~reg0                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trigger_state                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; trigbrktype~reg0                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_on~reg0                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_wrap~reg0                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd_d1                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_wr                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_access                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[10]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[9]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[8]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[7]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[6]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[5]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[4]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[3]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[2]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; waitrequest~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_SRAM:sram ;
+----------------+-------------------------+----------------------------+
; Parameter Name ; Value                   ; Type                       ;
+----------------+-------------------------+----------------------------+
; INIT_FILE      ; TimerWithClock_SRAM.hex ; String                     ;
+----------------+-------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_SRAM:sram|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+----------------------------------+
; Parameter Name                     ; Value                   ; Type                             ;
+------------------------------------+-------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                          ;
; WIDTH_A                            ; 32                      ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                          ;
; WIDTH_B                            ; 1                       ; Untyped                          ;
; WIDTHAD_B                          ; 1                       ; Untyped                          ;
; NUMWORDS_B                         ; 1                       ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                          ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE               ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                          ;
; INIT_FILE                          ; TimerWithClock_SRAM.hex ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 1024                    ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_oum1         ; Untyped                          ;
+------------------------------------+-------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timerwithclock_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router:router|TimerWithClock_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_001:router_001|TimerWithClock_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_002|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_003|TimerWithClock_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_004|TimerWithClock_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_005|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_006|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_007|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_008|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_009|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_010|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_011|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_012|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_013|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_014|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_015|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                       ;
; Entity Instance            ; TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                            ;
;     -- lpm_width           ; 8                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
; Entity Instance            ; TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                            ;
;     -- lpm_width           ; 8                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; TimerWithClock_SRAM:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_003|TimerWithClock_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_002|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_001:router_001|TimerWithClock_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router:router|TimerWithClock_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_tens_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_tens_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_tens_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_tens_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_mins_tens_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_mins_tens_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_sec_units_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_sec_units_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_min_units_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_min_units_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_hour_units_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_hour_units_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timerwithclock_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timerwithclock_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_tens_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_tens_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_mins_tens_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_sec_units_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_min_units_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_hour_units_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timerwithclock_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; virtual_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_pib:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_wrptr_inc:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace|TimerWithClock_TimerWithClock_cpu_nios2_oci_td_mode:TimerWithClock_TimerWithClock_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_test_bench:the_TimerWithClock_TimerWithClock_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TimerWithClock:timerwithclock" ;
+---------------+--------+----------+--------------------------------------+
; Port          ; Type   ; Severity ; Details                              ;
+---------------+--------+----------+--------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected               ;
+---------------+--------+----------+--------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_TIMER:timer" ;
+------+--------+----------+-----------------------------+
; Port ; Type   ; Severity ; Details                     ;
+------+--------+----------+-----------------------------+
; irq  ; Output ; Info     ; Explicitly unconnected      ;
+------+--------+----------+-----------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_SRAM:sram" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; freeze ; Input ; Info     ; Stuck at GND             ;
+--------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerWithClock_DEBUG:debug"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1124                        ;
;     CLR               ; 295                         ;
;     CLR SCLR          ; 126                         ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 74                          ;
;     ENA CLR           ; 242                         ;
;     ENA CLR SCLR      ; 43                          ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 48                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 123                         ;
; arriav_lcell_comb     ; 1292                        ;
;     arith             ; 137                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 93                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 31                          ;
;         7 data inputs ; 31                          ;
;     normal            ; 1124                        ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 156                         ;
;         3 data inputs ; 187                         ;
;         4 data inputs ; 227                         ;
;         5 data inputs ; 271                         ;
;         6 data inputs ; 218                         ;
; boundary_port         ; 98                          ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Aug 25 10:14:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TimerWithClock -c TimerWithClock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/timerwithclock.v
    Info (12023): Found entity 1: TimerWithClock File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_irq_mapper.sv
    Info (12023): Found entity 1: TimerWithClock_irq_mapper File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0.v
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_avalon_st_adapter File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_rsp_mux_001 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file timerwithclock/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_rsp_mux File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_rsp_demux File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_cmd_mux_001 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_cmd_mux File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_cmd_demux_001 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_cmd_demux File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_router_003_default_decode File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: TimerWithClock_mm_interconnect_0_router_003 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_router_002_default_decode File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: TimerWithClock_mm_interconnect_0_router_002 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_router_001_default_decode File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: TimerWithClock_mm_interconnect_0_router_001 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: TimerWithClock_mm_interconnect_0_router_default_decode File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: TimerWithClock_mm_interconnect_0_router File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_timerwithclock.v
    Info (12023): Found entity 1: TimerWithClock_TimerWithClock File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_timerwithclock_cpu.v
    Info (12023): Found entity 1: TimerWithClock_TimerWithClock_cpu_register_bank_a_module File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 21
    Info (12023): Found entity 2: TimerWithClock_TimerWithClock_cpu_register_bank_b_module File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 87
    Info (12023): Found entity 3: TimerWithClock_TimerWithClock_cpu_nios2_oci_debug File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 153
    Info (12023): Found entity 4: TimerWithClock_TimerWithClock_cpu_nios2_oci_break File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 308
    Info (12023): Found entity 5: TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 601
    Info (12023): Found entity 6: TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 808
    Info (12023): Found entity 7: TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 995
    Info (12023): Found entity 8: TimerWithClock_TimerWithClock_cpu_nios2_oci_td_mode File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1136
    Info (12023): Found entity 9: TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1204
    Info (12023): Found entity 10: TimerWithClock_TimerWithClock_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1286
    Info (12023): Found entity 11: TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1358
    Info (12023): Found entity 12: TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1401
    Info (12023): Found entity 13: TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1448
    Info (12023): Found entity 14: TimerWithClock_TimerWithClock_cpu_nios2_oci_pib File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1934
    Info (12023): Found entity 15: TimerWithClock_TimerWithClock_cpu_nios2_oci_im File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1957
    Info (12023): Found entity 16: TimerWithClock_TimerWithClock_cpu_nios2_performance_monitors File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2027
    Info (12023): Found entity 17: TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2044
    Info (12023): Found entity 18: TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2137
    Info (12023): Found entity 19: TimerWithClock_TimerWithClock_cpu_nios2_ocimem File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2202
    Info (12023): Found entity 20: TimerWithClock_TimerWithClock_cpu_nios2_oci File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2383
    Info (12023): Found entity 21: TimerWithClock_TimerWithClock_cpu File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2855
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_timerwithclock_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_timerwithclock_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: TimerWithClock_TimerWithClock_cpu_debug_slave_tck File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_timerwithclock_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_timerwithclock_cpu_test_bench.v
    Info (12023): Found entity 1: TimerWithClock_TimerWithClock_cpu_test_bench File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_timer.v
    Info (12023): Found entity 1: TimerWithClock_TIMER File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TIMER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_switch.v
    Info (12023): Found entity 1: TimerWithClock_SWITCH File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SWITCH.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_sseg_hour_tens.v
    Info (12023): Found entity 1: TimerWithClock_SSEG_HOUR_TENS File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SSEG_HOUR_TENS.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_sram.v
    Info (12023): Found entity 1: TimerWithClock_SRAM File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_leds.v
    Info (12023): Found entity 1: TimerWithClock_LEDS File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_LEDS.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_debug.v
    Info (12023): Found entity 1: TimerWithClock_DEBUG_sim_scfifo_w File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 21
    Info (12023): Found entity 2: TimerWithClock_DEBUG_scfifo_w File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 78
    Info (12023): Found entity 3: TimerWithClock_DEBUG_sim_scfifo_r File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 164
    Info (12023): Found entity 4: TimerWithClock_DEBUG_scfifo_r File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 243
    Info (12023): Found entity 5: TimerWithClock_DEBUG File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_buzzer.v
    Info (12023): Found entity 1: TimerWithClock_BUZZER File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_BUZZER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file timerwithclock/synthesis/submodules/timerwithclock_buttons.v
    Info (12023): Found entity 1: TimerWithClock_BUTTONS File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_BUTTONS.v Line: 21
Info (12127): Elaborating entity "TimerWithClock" for the top level hierarchy
Info (12128): Elaborating entity "TimerWithClock_BUTTONS" for hierarchy "TimerWithClock_BUTTONS:buttons" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 117
Info (12128): Elaborating entity "TimerWithClock_BUZZER" for hierarchy "TimerWithClock_BUZZER:buzzer" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 128
Info (12128): Elaborating entity "TimerWithClock_DEBUG" for hierarchy "TimerWithClock_DEBUG:debug" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 141
Info (12128): Elaborating entity "TimerWithClock_DEBUG_scfifo_w" for hierarchy "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 139
Info (12130): Elaborated megafunction instantiation "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 139
Info (12133): Instantiated megafunction "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_w:the_TimerWithClock_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "TimerWithClock_DEBUG_scfifo_r" for hierarchy "TimerWithClock_DEBUG:debug|TimerWithClock_DEBUG_scfifo_r:the_TimerWithClock_DEBUG_scfifo_r" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 569
Info (12130): Elaborated megafunction instantiation "TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 569
Info (12133): Instantiated megafunction "TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_DEBUG.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "TimerWithClock_DEBUG:debug|alt_jtag_atlantic:TimerWithClock_DEBUG_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "TimerWithClock_LEDS" for hierarchy "TimerWithClock_LEDS:leds" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 152
Info (12128): Elaborating entity "TimerWithClock_SRAM" for hierarchy "TimerWithClock_SRAM:sram" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 166
Info (12128): Elaborating entity "altsyncram" for hierarchy "TimerWithClock_SRAM:sram|altsyncram:the_altsyncram" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SRAM.v Line: 69
Info (12130): Elaborated megafunction instantiation "TimerWithClock_SRAM:sram|altsyncram:the_altsyncram" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SRAM.v Line: 69
Info (12133): Instantiated megafunction "TimerWithClock_SRAM:sram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_SRAM.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "TimerWithClock_SRAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oum1.tdf
    Info (12023): Found entity 1: altsyncram_oum1 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/altsyncram_oum1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oum1" for hierarchy "TimerWithClock_SRAM:sram|altsyncram:the_altsyncram|altsyncram_oum1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "TimerWithClock_SSEG_HOUR_TENS" for hierarchy "TimerWithClock_SSEG_HOUR_TENS:sseg_hour_tens" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 177
Info (12128): Elaborating entity "TimerWithClock_SWITCH" for hierarchy "TimerWithClock_SWITCH:switch" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 240
Info (12128): Elaborating entity "TimerWithClock_TIMER" for hierarchy "TimerWithClock_TIMER:timer" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 251
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 280
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock.v Line: 65
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_test_bench" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_test_bench:the_TimerWithClock_TimerWithClock_cpu_test_bench" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 3566
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_register_bank_a_module" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 4082
Info (12128): Elaborating entity "altsyncram" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 58
Info (12133): Instantiated megafunction "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_a_module:TimerWithClock_TimerWithClock_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_register_bank_b_module" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_register_bank_b_module:TimerWithClock_TimerWithClock_cpu_register_bank_b" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 4100
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 4596
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_debug" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2552
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 222
Info (12130): Elaborated megafunction instantiation "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 222
Info (12133): Instantiated megafunction "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_debug:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 222
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_break" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_break:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_break" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2582
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_xbrk" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2603
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dbrk" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2629
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_itrace" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2645
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2660
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_td_mode" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_dtrace|TimerWithClock_TimerWithClock_cpu_nios2_oci_td_mode:TimerWithClock_TimerWithClock_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1254
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2675
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo|TimerWithClock_TimerWithClock_cpu_nios2_oci_compute_input_tm_cnt:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1567
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_wrptr_inc:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1576
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo|TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_cnt_inc:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 1585
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_pib" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_pib:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_pib" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2680
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_oci_im" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_oci_im:the_TimerWithClock_TimerWithClock_cpu_nios2_oci_im" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2694
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg:the_TimerWithClock_TimerWithClock_cpu_nios2_avalon_reg" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2713
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_nios2_ocimem" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2733
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2353
Info (12128): Elaborating entity "altsyncram" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2177
Info (12130): Elaborated megafunction instantiation "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2177
Info (12133): Instantiated megafunction "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2177
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_nios2_ocimem:the_TimerWithClock_TimerWithClock_cpu_nios2_ocimem|TimerWithClock_TimerWithClock_cpu_ociram_sp_ram_module:TimerWithClock_TimerWithClock_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu.v Line: 2835
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_debug_slave_tck" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_tck:the_TimerWithClock_TimerWithClock_cpu_debug_slave_tck" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper.v Line: 162
Info (12128): Elaborating entity "TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk:the_TimerWithClock_TimerWithClock_cpu_debug_slave_sysclk" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper.v Line: 182
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper.v Line: 212
Info (12130): Elaborated megafunction instantiation "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper.v Line: 212
Info (12133): Instantiated megafunction "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper.v Line: 212
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "TimerWithClock_TimerWithClock:timerwithclock|TimerWithClock_TimerWithClock_cpu:cpu|TimerWithClock_TimerWithClock_cpu_nios2_oci:the_TimerWithClock_TimerWithClock_cpu_nios2_oci|TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper:the_TimerWithClock_TimerWithClock_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TimerWithClock_TimerWithClock_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 369
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_data_master_translator" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 1035
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:timerwithclock_instruction_master_translator" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 1095
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 1159
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timerwithclock_debug_mem_slave_translator" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 1223
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 1287
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 1351
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 1735
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_data_master_agent" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 2072
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:timerwithclock_instruction_master_agent" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 2153
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 2237
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 2278
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_router" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router:router" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 3919
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_router_default_decode" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router:router|TimerWithClock_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_router_001" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_001:router_001" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 3935
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_router_001_default_decode" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_001:router_001|TimerWithClock_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_router_002" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_002" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 3951
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_router_002_default_decode" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_002:router_002|TimerWithClock_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_router_003" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_003" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 3967
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_router_003_default_decode" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_router_003:router_003|TimerWithClock_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_cmd_demux" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 4254
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_cmd_demux_001" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 4277
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_cmd_mux" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 4294
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_cmd_mux_001" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 4317
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_rsp_demux" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 4544
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_rsp_mux" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 4872
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_rsp_mux_001" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 4895
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_avalon_st_adapter" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0.v Line: 4924
Info (12128): Elaborating entity "TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "TimerWithClock_mm_interconnect_0:mm_interconnect_0|TimerWithClock_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|TimerWithClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/TimerWithClock_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "TimerWithClock_irq_mapper" for hierarchy "TimerWithClock_irq_mapper:irq_mapper" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 376
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/TimerWithClock.v Line: 439
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/TimerWithClock/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.08.25.10:15:16 Progress: Loading sld3005f5cd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3005f5cd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/db/ip/sld3005f5cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 181 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/output_files/TimerWithClock.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2136 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 1928 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5038 megabytes
    Info: Processing ended: Sun Aug 25 10:15:30 2024
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/PSO/TimerWithClock/output_files/TimerWithClock.map.smsg.


