head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.26
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.24
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.22
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.20
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.18
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.16
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.14
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.12
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.10
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.8
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.6
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-sourcerygxx-3_4_4-32:1.1.8.1
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-sourcerygxx-3_4_4-25:1.1.8.1
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-wrs-linux-3_4_4-24:1.1.8.1
	binutils-csl-wrs-linux-3_4_4-23:1.1.8.1
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-wrs-linux-3_4_4-22:1.1.8.1
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-wrs-linux-3_4_4-21:1.1.8.1
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-csl-wrs-linux-3_4_4-20:1.1.8.1
	binutils-2_17-branch:1.2.0.4
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.2
	binutils-csl-2_17-branchpoint:1.2
	binutils-csl-gxxpro-3_4-branch:1.1.8.1.0.4
	binutils-csl-gxxpro-3_4-branchpoint:1.1.8.1
	binutils-2_16_1:1.1.8.1
	binutils-csl-arm-2005q1b:1.1.8.1
	binutils-2_16:1.1.8.1
	binutils-csl-arm-2005q1a:1.1.8.1
	binutils-csl-arm-2005q1-branch:1.1.8.1.0.2
	binutils-csl-arm-2005q1-branchpoint:1.1.8.1
	binutils-2_16-branch:1.1.0.8
	binutils-2_16-branchpoint:1.1
	csl-arm-2004-q3d:1.1
	csl-arm-2004-q3:1.1
	binutils-2_15:1.1
	binutils-2_15-branchpoint:1.1
	csl-arm-2004-q1a:1.1
	csl-arm-2004-q1:1.1
	binutils-2_15-branch:1.1.0.6
	cagney_bfdfile-20040213-branch:1.1.0.4
	cagney_bfdfile-20040213-branchpoint:1.1
	cagney_bigcore-20040122-branch:1.1.0.2
	cagney_bigcore-20040122-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2005.03.09.09.35.00;	author rsandifo;	state Exp;
branches;
next	1.1;

1.1
date	2004.01.14.18.01.09;	author macro;	state Exp;
branches
	1.1.8.1;
next	;

1.1.8.1
date	2005.03.09.09.50.16;	author rsandifo;	state Exp;
branches;
next	;


desc
@@


1.2
log
@	* config/tc-mips.c (append_insn): Remove cop_interlocks test from
	branch delay code.
@
text
@#objdump: -dr --prefix-addresses -mmips:3000
#name: MIPS1 branch relaxation with swapping
#as: -32 -mips1 -KPIC -relax-branch
#source: relax-swap1.s
#stderr: relax-swap1.l

.*: +file format .*mips.*

Disassembly of section \.text:
0+0000 <[^>]*> b	00000000 <foo>
0+0004 <[^>]*> move	v0,a0
0+0008 <[^>]*> lw	at,2\(gp\)
[ 	]*8: R_MIPS_GOT16	\.text
0+000c <[^>]*> nop
0+0010 <[^>]*> addiu	at,at,992
[ 	]*10: R_MIPS_LO16	\.text
0+0014 <[^>]*> jr	at
0+0018 <[^>]*> move	v0,a0
0+001c <[^>]*> lw	v0,0\(a0\)
0+0020 <[^>]*> b	00000000 <foo>
0+0024 <[^>]*> nop
0+0028 <[^>]*> lw	v0,0\(a0\)
0+002c <[^>]*> lw	at,2\(gp\)
[ 	]*2c: R_MIPS_GOT16	\.text
0+0030 <[^>]*> nop
0+0034 <[^>]*> addiu	at,at,992
[ 	]*34: R_MIPS_LO16	\.text
0+0038 <[^>]*> jr	at
0+003c <[^>]*> nop
0+0040 <[^>]*> b	00000000 <foo>
0+0044 <[^>]*> sw	v0,0\(a0\)
0+0048 <[^>]*> lw	at,2\(gp\)
[ 	]*48: R_MIPS_GOT16	\.text
0+004c <[^>]*> nop
0+0050 <[^>]*> addiu	at,at,992
[ 	]*50: R_MIPS_LO16	\.text
0+0054 <[^>]*> jr	at
0+0058 <[^>]*> sw	v0,0\(a0\)
0+005c <[^>]*> move	v0,a0
0+0060 <[^>]*> beq	v0,v1,00000000 <foo>
0+0064 <[^>]*> nop
0+0068 <[^>]*> move	v0,a0
0+006c <[^>]*> bne	v0,v1,00000084 <foo\+0x84>
0+0070 <[^>]*> nop
0+0074 <[^>]*> lw	at,2\(gp\)
[ 	]*74: R_MIPS_GOT16	\.text
0+0078 <[^>]*> nop
0+007c <[^>]*> addiu	at,at,992
[ 	]*7c: R_MIPS_LO16	\.text
0+0080 <[^>]*> jr	at
0+0084 <[^>]*> nop
0+0088 <[^>]*> beq	a0,a1,00000000 <foo>
0+008c <[^>]*> move	v0,a0
0+0090 <[^>]*> bne	a0,a1,000000a8 <foo\+0xa8>
0+0094 <[^>]*> nop
0+0098 <[^>]*> lw	at,2\(gp\)
[ 	]*98: R_MIPS_GOT16	\.text
0+009c <[^>]*> nop
0+00a0 <[^>]*> addiu	at,at,992
[ 	]*a0: R_MIPS_LO16	\.text
0+00a4 <[^>]*> jr	at
0+00a8 <[^>]*> move	v0,a0
0+00ac <[^>]*> addiu	v0,a0,1
0+00b0 <[^>]*> beq	v0,v1,00000000 <foo>
0+00b4 <[^>]*> nop
0+00b8 <[^>]*> addiu	v0,a0,1
0+00bc <[^>]*> bne	v0,v1,000000d4 <foo\+0xd4>
0+00c0 <[^>]*> nop
0+00c4 <[^>]*> lw	at,2\(gp\)
[ 	]*c4: R_MIPS_GOT16	\.text
0+00c8 <[^>]*> nop
0+00cc <[^>]*> addiu	at,at,992
[ 	]*cc: R_MIPS_LO16	\.text
0+00d0 <[^>]*> jr	at
0+00d4 <[^>]*> nop
0+00d8 <[^>]*> beq	a0,a1,00000000 <foo>
0+00dc <[^>]*> addiu	v0,a0,1
0+00e0 <[^>]*> bne	a0,a1,000000f8 <foo\+0xf8>
0+00e4 <[^>]*> nop
0+00e8 <[^>]*> lw	at,2\(gp\)
[ 	]*e8: R_MIPS_GOT16	\.text
0+00ec <[^>]*> nop
0+00f0 <[^>]*> addiu	at,at,992
[ 	]*f0: R_MIPS_LO16	\.text
0+00f4 <[^>]*> jr	at
0+00f8 <[^>]*> addiu	v0,a0,1
0+00fc <[^>]*> lw	v0,0\(a0\)
0+0100 <[^>]*> nop
0+0104 <[^>]*> beq	v0,v1,00000000 <foo>
0+0108 <[^>]*> nop
0+010c <[^>]*> lw	v0,0\(a0\)
0+0110 <[^>]*> nop
0+0114 <[^>]*> bne	v0,v1,0000012c <foo\+0x12c>
0+0118 <[^>]*> nop
0+011c <[^>]*> lw	at,2\(gp\)
[ 	]*11c: R_MIPS_GOT16	\.text
0+0120 <[^>]*> nop
0+0124 <[^>]*> addiu	at,at,992
[ 	]*124: R_MIPS_LO16	\.text
0+0128 <[^>]*> jr	at
0+012c <[^>]*> nop
0+0130 <[^>]*> lw	v0,0\(a0\)
0+0134 <[^>]*> beq	a0,a1,00000000 <foo>
0+0138 <[^>]*> nop
0+013c <[^>]*> lw	v0,0\(a0\)
0+0140 <[^>]*> bne	a0,a1,00000158 <foo\+0x158>
0+0144 <[^>]*> nop
0+0148 <[^>]*> lw	at,2\(gp\)
[ 	]*148: R_MIPS_GOT16	\.text
0+014c <[^>]*> nop
0+0150 <[^>]*> addiu	at,at,992
[ 	]*150: R_MIPS_LO16	\.text
0+0154 <[^>]*> jr	at
0+0158 <[^>]*> nop
0+015c <[^>]*> beq	v0,v1,00000000 <foo>
0+0160 <[^>]*> sw	v0,0\(a0\)
0+0164 <[^>]*> bne	v0,v1,0000017c <foo\+0x17c>
0+0168 <[^>]*> nop
0+016c <[^>]*> lw	at,2\(gp\)
[ 	]*16c: R_MIPS_GOT16	\.text
0+0170 <[^>]*> nop
0+0174 <[^>]*> addiu	at,at,992
[ 	]*174: R_MIPS_LO16	\.text
0+0178 <[^>]*> jr	at
0+017c <[^>]*> sw	v0,0\(a0\)
0+0180 <[^>]*> beq	a0,a1,00000000 <foo>
0+0184 <[^>]*> sw	v0,0\(a0\)
0+0188 <[^>]*> bne	a0,a1,000001a0 <foo\+0x1a0>
0+018c <[^>]*> nop
0+0190 <[^>]*> lw	at,2\(gp\)
[ 	]*190: R_MIPS_GOT16	\.text
0+0194 <[^>]*> nop
0+0198 <[^>]*> addiu	at,at,992
[ 	]*198: R_MIPS_LO16	\.text
0+019c <[^>]*> jr	at
0+01a0 <[^>]*> sw	v0,0\(a0\)
0+01a4 <[^>]*> mfc1	v0,\$f0
0+01a8 <[^>]*> move	a2,a3
0+01ac <[^>]*> beq	v0,v1,00000000 <foo>
0+01b0 <[^>]*> nop
0+01b4 <[^>]*> mfc1	v0,\$f0
0+01b8 <[^>]*> move	a2,a3
0+01bc <[^>]*> bne	v0,v1,000001d4 <foo\+0x1d4>
0+01c0 <[^>]*> nop
0+01c4 <[^>]*> lw	at,2\(gp\)
[ 	]*1c4: R_MIPS_GOT16	\.text
0+01c8 <[^>]*> nop
0+01cc <[^>]*> addiu	at,at,992
[ 	]*1cc: R_MIPS_LO16	\.text
0+01d0 <[^>]*> jr	at
0+01d4 <[^>]*> nop
0+01d8 <[^>]*> mfc1	v0,\$f0
0+01dc <[^>]*> beq	a0,a1,00000000 <foo>
0+01e0 <[^>]*> move	a2,a3
0+01e4 <[^>]*> mfc1	v0,\$f0
0+01e8 <[^>]*> bne	a0,a1,00000200 <foo\+0x200>
0+01ec <[^>]*> nop
0+01f0 <[^>]*> lw	at,2\(gp\)
[ 	]*1f0: R_MIPS_GOT16	\.text
0+01f4 <[^>]*> nop
0+01f8 <[^>]*> addiu	at,at,992
[ 	]*1f8: R_MIPS_LO16	\.text
0+01fc <[^>]*> jr	at
0+0200 <[^>]*> move	a2,a3
0+0204 <[^>]*> bc1t	00000000 <foo>
0+0208 <[^>]*> move	v0,a0
0+020c <[^>]*> bc1f	00000224 <foo\+0x224>
0+0210 <[^>]*> nop
0+0214 <[^>]*> lw	at,2\(gp\)
[ 	]*214: R_MIPS_GOT16	\.text
0+0218 <[^>]*> nop
0+021c <[^>]*> addiu	at,at,992
[ 	]*21c: R_MIPS_LO16	\.text
0+0220 <[^>]*> jr	at
0+0224 <[^>]*> move	v0,a0
0+0228 <[^>]*> move	v0,a0
0+022c <[^>]*> b	00000000 <foo>
0+0230 <[^>]*> nop
0+0234 <[^>]*> move	v0,a0
0+0238 <[^>]*> lw	at,2\(gp\)
[ 	]*238: R_MIPS_GOT16	\.text
0+023c <[^>]*> nop
0+0240 <[^>]*> addiu	at,at,992
[ 	]*240: R_MIPS_LO16	\.text
0+0244 <[^>]*> jr	at
0+0248 <[^>]*> nop
0+024c <[^>]*> move	v0,a0
0+0250 <[^>]*> b	00000000 <foo>
0+0254 <[^>]*> nop
0+0258 <[^>]*> move	v0,a0
0+025c <[^>]*> lw	at,2\(gp\)
[ 	]*25c: R_MIPS_GOT16	\.text
0+0260 <[^>]*> nop
0+0264 <[^>]*> addiu	at,at,992
[ 	]*264: R_MIPS_LO16	\.text
0+0268 <[^>]*> jr	at
0+026c <[^>]*> nop
0+0270 <[^>]*> move	a2,a3
0+0274 <[^>]*> move	v0,a0
0+0278 <[^>]*> b	00000000 <foo>
0+027c <[^>]*> nop
0+0280 <[^>]*> move	a2,a3
0+0284 <[^>]*> move	v0,a0
0+0288 <[^>]*> lw	at,2\(gp\)
[ 	]*288: R_MIPS_GOT16	\.text
0+028c <[^>]*> nop
0+0290 <[^>]*> addiu	at,at,992
[ 	]*290: R_MIPS_LO16	\.text
0+0294 <[^>]*> jr	at
0+0298 <[^>]*> nop
0+029c <[^>]*> lw	at,0\(gp\)
[ 	]*29c: R_MIPS_GOT16	\.text
0+02a0 <[^>]*> nop
0+02a4 <[^>]*> addiu	at,at,684
[ 	]*2a4: R_MIPS_LO16	\.text
0+02a8 <[^>]*> sw	v0,0\(at\)
0+02ac <[^>]*> b	00000000 <foo>
0+02b0 <[^>]*> nop
0+02b4 <[^>]*> lw	at,0\(gp\)
[ 	]*2b4: R_MIPS_GOT16	\.text
0+02b8 <[^>]*> nop
0+02bc <[^>]*> addiu	at,at,708
[ 	]*2bc: R_MIPS_LO16	\.text
0+02c0 <[^>]*> sw	v0,0\(at\)
0+02c4 <[^>]*> lw	at,2\(gp\)
[ 	]*2c4: R_MIPS_GOT16	\.text
0+02c8 <[^>]*> nop
0+02cc <[^>]*> addiu	at,at,992
[ 	]*2cc: R_MIPS_LO16	\.text
0+02d0 <[^>]*> jr	at
0+02d4 <[^>]*> nop
0+02d8 <[^>]*> lwc1	\$f0,0\(a0\)
0+02dc <[^>]*> b	00000000 <foo>
0+02e0 <[^>]*> nop
0+02e4 <[^>]*> lwc1	\$f0,0\(a0\)
0+02e8 <[^>]*> lw	at,2\(gp\)
[ 	]*2e8: R_MIPS_GOT16	\.text
0+02ec <[^>]*> nop
0+02f0 <[^>]*> addiu	at,at,992
[ 	]*2f0: R_MIPS_LO16	\.text
0+02f4 <[^>]*> jr	at
0+02f8 <[^>]*> nop
0+02fc <[^>]*> cfc1	v0,\$31
0+0300 <[^>]*> b	00000000 <foo>
0+0304 <[^>]*> nop
0+0308 <[^>]*> cfc1	v0,\$31
0+030c <[^>]*> lw	at,2\(gp\)
[ 	]*30c: R_MIPS_GOT16	\.text
0+0310 <[^>]*> nop
0+0314 <[^>]*> addiu	at,at,992
[ 	]*314: R_MIPS_LO16	\.text
0+0318 <[^>]*> jr	at
0+031c <[^>]*> nop
0+0320 <[^>]*> ctc1	v0,\$31
0+0324 <[^>]*> b	00000000 <foo>
0+0328 <[^>]*> nop
0+032c <[^>]*> ctc1	v0,\$31
0+0330 <[^>]*> lw	at,2\(gp\)
[ 	]*330: R_MIPS_GOT16	\.text
0+0334 <[^>]*> nop
0+0338 <[^>]*> addiu	at,at,992
[ 	]*338: R_MIPS_LO16	\.text
0+033c <[^>]*> jr	at
0+0340 <[^>]*> nop
0+0344 <[^>]*> mtc1	v0,\$f31
0+0348 <[^>]*> b	00000000 <foo>
0+034c <[^>]*> nop
0+0350 <[^>]*> mtc1	v0,\$f31
0+0354 <[^>]*> lw	at,2\(gp\)
[ 	]*354: R_MIPS_GOT16	\.text
0+0358 <[^>]*> nop
0+035c <[^>]*> addiu	at,at,992
[ 	]*35c: R_MIPS_LO16	\.text
0+0360 <[^>]*> jr	at
0+0364 <[^>]*> nop
0+0368 <[^>]*> mfhi	v0
0+036c <[^>]*> b	00000000 <foo>
0+0370 <[^>]*> nop
0+0374 <[^>]*> mfhi	v0
0+0378 <[^>]*> lw	at,2\(gp\)
[ 	]*378: R_MIPS_GOT16	\.text
0+037c <[^>]*> nop
0+0380 <[^>]*> addiu	at,at,992
[ 	]*380: R_MIPS_LO16	\.text
0+0384 <[^>]*> jr	at
0+0388 <[^>]*> nop
0+038c <[^>]*> move	v0,a0
0+0390 <[^>]*> jr	v0
0+0394 <[^>]*> nop
0+0398 <[^>]*> jr	a0
0+039c <[^>]*> move	v0,a0
0+03a0 <[^>]*> move	v0,a0
0+03a4 <[^>]*> jalr	v0
0+03a8 <[^>]*> nop
0+03ac <[^>]*> jalr	a0
0+03b0 <[^>]*> move	v0,a0
0+03b4 <[^>]*> move	v0,ra
0+03b8 <[^>]*> jalr	v1
0+03bc <[^>]*> nop
0+03c0 <[^>]*> move	ra,a0
0+03c4 <[^>]*> jalr	a1
0+03c8 <[^>]*> nop
0+03cc <[^>]*> jalr	v0,v1
0+03d0 <[^>]*> move	ra,a0
0+03d4 <[^>]*> move	v0,ra
0+03d8 <[^>]*> jalr	v0,v1
0+03dc <[^>]*> nop
	\.\.\.
	\.\.\.
@


1.1
log
@gas/
* config/tc-mips.c (append_insn): Properly detect variant frags
that preclude swapping of relaxed branches.  Correctly swap
instructions between frags when dealing with relaxed branches.

gas/testsuite/
* gas/mips/relax-swap1-mips1.d: New test for branch relaxation
with swapping for MIPS1.
* gas/mips/relax-swap1-mips2.d: New test for branch relaxation
with swapping for MIPS2.
* gas/mips/relax-swap1.l: Stderr output for the new tests.
* gas/mips/relax-swap1.s: Source for the new tests.
* gas/mips/relax-swap2.d: New test for branch likely relaxation
with swapping.
* gas/mips/relax-swap2.l: Stderr output for the new test.
* gas/mips/relax-swap2.s: Source for the new test.
* gas/mips/mips.exp: Run the new tests.
@
text
@d15 1
a15 1
0+0010 <[^>]*> addiu	at,at,1000
d26 1
a26 1
0+0034 <[^>]*> addiu	at,at,1000
d35 1
a35 1
0+0050 <[^>]*> addiu	at,at,1000
d48 1
a48 1
0+007c <[^>]*> addiu	at,at,1000
d59 1
a59 1
0+00a0 <[^>]*> addiu	at,at,1000
d72 1
a72 1
0+00cc <[^>]*> addiu	at,at,1000
d83 1
a83 1
0+00f0 <[^>]*> addiu	at,at,1000
d98 1
a98 1
0+0124 <[^>]*> addiu	at,at,1000
d111 1
a111 1
0+0150 <[^>]*> addiu	at,at,1000
d122 1
a122 1
0+0174 <[^>]*> addiu	at,at,1000
d133 1
a133 1
0+0198 <[^>]*> addiu	at,at,1000
d148 1
a148 1
0+01cc <[^>]*> addiu	at,at,1000
d161 1
a161 1
0+01f8 <[^>]*> addiu	at,at,1000
d165 6
a170 5
0+0204 <[^>]*> move	v0,a0
0+0208 <[^>]*> bc1t	00000000 <foo>
0+020c <[^>]*> nop
0+0210 <[^>]*> move	v0,a0
0+0214 <[^>]*> bc1f	0000022c <foo\+0x22c>
d172 41
a212 41
0+021c <[^>]*> lw	at,2\(gp\)
[ 	]*21c: R_MIPS_GOT16	\.text
0+0220 <[^>]*> nop
0+0224 <[^>]*> addiu	at,at,1000
[ 	]*224: R_MIPS_LO16	\.text
0+0228 <[^>]*> jr	at
0+022c <[^>]*> nop
0+0230 <[^>]*> move	v0,a0
0+0234 <[^>]*> b	00000000 <foo>
0+0238 <[^>]*> nop
0+023c <[^>]*> move	v0,a0
0+0240 <[^>]*> lw	at,2\(gp\)
[ 	]*240: R_MIPS_GOT16	\.text
0+0244 <[^>]*> nop
0+0248 <[^>]*> addiu	at,at,1000
[ 	]*248: R_MIPS_LO16	\.text
0+024c <[^>]*> jr	at
0+0250 <[^>]*> nop
0+0254 <[^>]*> move	v0,a0
0+0258 <[^>]*> b	00000000 <foo>
0+025c <[^>]*> nop
0+0260 <[^>]*> move	v0,a0
0+0264 <[^>]*> lw	at,2\(gp\)
[ 	]*264: R_MIPS_GOT16	\.text
0+0268 <[^>]*> nop
0+026c <[^>]*> addiu	at,at,1000
[ 	]*26c: R_MIPS_LO16	\.text
0+0270 <[^>]*> jr	at
0+0274 <[^>]*> nop
0+0278 <[^>]*> move	a2,a3
0+027c <[^>]*> move	v0,a0
0+0280 <[^>]*> b	00000000 <foo>
0+0284 <[^>]*> nop
0+0288 <[^>]*> move	a2,a3
0+028c <[^>]*> move	v0,a0
0+0290 <[^>]*> lw	at,2\(gp\)
[ 	]*290: R_MIPS_GOT16	\.text
0+0294 <[^>]*> nop
0+0298 <[^>]*> addiu	at,at,1000
[ 	]*298: R_MIPS_LO16	\.text
0+029c <[^>]*> jr	at
d214 7
a220 7
0+02a4 <[^>]*> lw	at,0\(gp\)
[ 	]*2a4: R_MIPS_GOT16	\.text
0+02a8 <[^>]*> nop
0+02ac <[^>]*> addiu	at,at,692
[ 	]*2ac: R_MIPS_LO16	\.text
0+02b0 <[^>]*> sw	v0,0\(at\)
0+02b4 <[^>]*> b	00000000 <foo>
d222 86
a307 89
0+02bc <[^>]*> lw	at,0\(gp\)
[ 	]*2bc: R_MIPS_GOT16	\.text
0+02c0 <[^>]*> nop
0+02c4 <[^>]*> addiu	at,at,716
[ 	]*2c4: R_MIPS_LO16	\.text
0+02c8 <[^>]*> sw	v0,0\(at\)
0+02cc <[^>]*> lw	at,2\(gp\)
[ 	]*2cc: R_MIPS_GOT16	\.text
0+02d0 <[^>]*> nop
0+02d4 <[^>]*> addiu	at,at,1000
[ 	]*2d4: R_MIPS_LO16	\.text
0+02d8 <[^>]*> jr	at
0+02dc <[^>]*> nop
0+02e0 <[^>]*> lwc1	\$f0,0\(a0\)
0+02e4 <[^>]*> b	00000000 <foo>
0+02e8 <[^>]*> nop
0+02ec <[^>]*> lwc1	\$f0,0\(a0\)
0+02f0 <[^>]*> lw	at,2\(gp\)
[ 	]*2f0: R_MIPS_GOT16	\.text
0+02f4 <[^>]*> nop
0+02f8 <[^>]*> addiu	at,at,1000
[ 	]*2f8: R_MIPS_LO16	\.text
0+02fc <[^>]*> jr	at
0+0300 <[^>]*> nop
0+0304 <[^>]*> cfc1	v0,\$31
0+0308 <[^>]*> b	00000000 <foo>
0+030c <[^>]*> nop
0+0310 <[^>]*> cfc1	v0,\$31
0+0314 <[^>]*> lw	at,2\(gp\)
[ 	]*314: R_MIPS_GOT16	\.text
0+0318 <[^>]*> nop
0+031c <[^>]*> addiu	at,at,1000
[ 	]*31c: R_MIPS_LO16	\.text
0+0320 <[^>]*> jr	at
0+0324 <[^>]*> nop
0+0328 <[^>]*> ctc1	v0,\$31
0+032c <[^>]*> b	00000000 <foo>
0+0330 <[^>]*> nop
0+0334 <[^>]*> ctc1	v0,\$31
0+0338 <[^>]*> lw	at,2\(gp\)
[ 	]*338: R_MIPS_GOT16	\.text
0+033c <[^>]*> nop
0+0340 <[^>]*> addiu	at,at,1000
[ 	]*340: R_MIPS_LO16	\.text
0+0344 <[^>]*> jr	at
0+0348 <[^>]*> nop
0+034c <[^>]*> mtc1	v0,\$f31
0+0350 <[^>]*> b	00000000 <foo>
0+0354 <[^>]*> nop
0+0358 <[^>]*> mtc1	v0,\$f31
0+035c <[^>]*> lw	at,2\(gp\)
[ 	]*35c: R_MIPS_GOT16	\.text
0+0360 <[^>]*> nop
0+0364 <[^>]*> addiu	at,at,1000
[ 	]*364: R_MIPS_LO16	\.text
0+0368 <[^>]*> jr	at
0+036c <[^>]*> nop
0+0370 <[^>]*> mfhi	v0
0+0374 <[^>]*> b	00000000 <foo>
0+0378 <[^>]*> nop
0+037c <[^>]*> mfhi	v0
0+0380 <[^>]*> lw	at,2\(gp\)
[ 	]*380: R_MIPS_GOT16	\.text
0+0384 <[^>]*> nop
0+0388 <[^>]*> addiu	at,at,1000
[ 	]*388: R_MIPS_LO16	\.text
0+038c <[^>]*> jr	at
0+0390 <[^>]*> nop
0+0394 <[^>]*> move	v0,a0
0+0398 <[^>]*> jr	v0
0+039c <[^>]*> nop
0+03a0 <[^>]*> jr	a0
0+03a4 <[^>]*> move	v0,a0
0+03a8 <[^>]*> move	v0,a0
0+03ac <[^>]*> jalr	v0
0+03b0 <[^>]*> nop
0+03b4 <[^>]*> jalr	a0
0+03b8 <[^>]*> move	v0,a0
0+03bc <[^>]*> move	v0,ra
0+03c0 <[^>]*> jalr	v1
0+03c4 <[^>]*> nop
0+03c8 <[^>]*> move	ra,a0
0+03cc <[^>]*> jalr	a1
0+03d0 <[^>]*> nop
0+03d4 <[^>]*> jalr	v0,v1
0+03d8 <[^>]*> move	ra,a0
0+03dc <[^>]*> move	v0,ra
0+03e0 <[^>]*> jalr	v0,v1
0+03e4 <[^>]*> nop
@


1.1.8.1
log
@	* config/tc-mips.c (append_insn): Remove cop_interlocks test from
	branch delay code.
@
text
@d15 1
a15 1
0+0010 <[^>]*> addiu	at,at,992
d26 1
a26 1
0+0034 <[^>]*> addiu	at,at,992
d35 1
a35 1
0+0050 <[^>]*> addiu	at,at,992
d48 1
a48 1
0+007c <[^>]*> addiu	at,at,992
d59 1
a59 1
0+00a0 <[^>]*> addiu	at,at,992
d72 1
a72 1
0+00cc <[^>]*> addiu	at,at,992
d83 1
a83 1
0+00f0 <[^>]*> addiu	at,at,992
d98 1
a98 1
0+0124 <[^>]*> addiu	at,at,992
d111 1
a111 1
0+0150 <[^>]*> addiu	at,at,992
d122 1
a122 1
0+0174 <[^>]*> addiu	at,at,992
d133 1
a133 1
0+0198 <[^>]*> addiu	at,at,992
d148 1
a148 1
0+01cc <[^>]*> addiu	at,at,992
d161 1
a161 1
0+01f8 <[^>]*> addiu	at,at,992
d165 5
a169 6
0+0204 <[^>]*> bc1t	00000000 <foo>
0+0208 <[^>]*> move	v0,a0
0+020c <[^>]*> bc1f	00000224 <foo\+0x224>
0+0210 <[^>]*> nop
0+0214 <[^>]*> lw	at,2\(gp\)
[ 	]*214: R_MIPS_GOT16	\.text
d171 41
a211 41
0+021c <[^>]*> addiu	at,at,992
[ 	]*21c: R_MIPS_LO16	\.text
0+0220 <[^>]*> jr	at
0+0224 <[^>]*> move	v0,a0
0+0228 <[^>]*> move	v0,a0
0+022c <[^>]*> b	00000000 <foo>
0+0230 <[^>]*> nop
0+0234 <[^>]*> move	v0,a0
0+0238 <[^>]*> lw	at,2\(gp\)
[ 	]*238: R_MIPS_GOT16	\.text
0+023c <[^>]*> nop
0+0240 <[^>]*> addiu	at,at,992
[ 	]*240: R_MIPS_LO16	\.text
0+0244 <[^>]*> jr	at
0+0248 <[^>]*> nop
0+024c <[^>]*> move	v0,a0
0+0250 <[^>]*> b	00000000 <foo>
0+0254 <[^>]*> nop
0+0258 <[^>]*> move	v0,a0
0+025c <[^>]*> lw	at,2\(gp\)
[ 	]*25c: R_MIPS_GOT16	\.text
0+0260 <[^>]*> nop
0+0264 <[^>]*> addiu	at,at,992
[ 	]*264: R_MIPS_LO16	\.text
0+0268 <[^>]*> jr	at
0+026c <[^>]*> nop
0+0270 <[^>]*> move	a2,a3
0+0274 <[^>]*> move	v0,a0
0+0278 <[^>]*> b	00000000 <foo>
0+027c <[^>]*> nop
0+0280 <[^>]*> move	a2,a3
0+0284 <[^>]*> move	v0,a0
0+0288 <[^>]*> lw	at,2\(gp\)
[ 	]*288: R_MIPS_GOT16	\.text
0+028c <[^>]*> nop
0+0290 <[^>]*> addiu	at,at,992
[ 	]*290: R_MIPS_LO16	\.text
0+0294 <[^>]*> jr	at
0+0298 <[^>]*> nop
0+029c <[^>]*> lw	at,0\(gp\)
[ 	]*29c: R_MIPS_GOT16	\.text
d213 7
a219 7
0+02a4 <[^>]*> addiu	at,at,684
[ 	]*2a4: R_MIPS_LO16	\.text
0+02a8 <[^>]*> sw	v0,0\(at\)
0+02ac <[^>]*> b	00000000 <foo>
0+02b0 <[^>]*> nop
0+02b4 <[^>]*> lw	at,0\(gp\)
[ 	]*2b4: R_MIPS_GOT16	\.text
d221 89
a309 86
0+02bc <[^>]*> addiu	at,at,708
[ 	]*2bc: R_MIPS_LO16	\.text
0+02c0 <[^>]*> sw	v0,0\(at\)
0+02c4 <[^>]*> lw	at,2\(gp\)
[ 	]*2c4: R_MIPS_GOT16	\.text
0+02c8 <[^>]*> nop
0+02cc <[^>]*> addiu	at,at,992
[ 	]*2cc: R_MIPS_LO16	\.text
0+02d0 <[^>]*> jr	at
0+02d4 <[^>]*> nop
0+02d8 <[^>]*> lwc1	\$f0,0\(a0\)
0+02dc <[^>]*> b	00000000 <foo>
0+02e0 <[^>]*> nop
0+02e4 <[^>]*> lwc1	\$f0,0\(a0\)
0+02e8 <[^>]*> lw	at,2\(gp\)
[ 	]*2e8: R_MIPS_GOT16	\.text
0+02ec <[^>]*> nop
0+02f0 <[^>]*> addiu	at,at,992
[ 	]*2f0: R_MIPS_LO16	\.text
0+02f4 <[^>]*> jr	at
0+02f8 <[^>]*> nop
0+02fc <[^>]*> cfc1	v0,\$31
0+0300 <[^>]*> b	00000000 <foo>
0+0304 <[^>]*> nop
0+0308 <[^>]*> cfc1	v0,\$31
0+030c <[^>]*> lw	at,2\(gp\)
[ 	]*30c: R_MIPS_GOT16	\.text
0+0310 <[^>]*> nop
0+0314 <[^>]*> addiu	at,at,992
[ 	]*314: R_MIPS_LO16	\.text
0+0318 <[^>]*> jr	at
0+031c <[^>]*> nop
0+0320 <[^>]*> ctc1	v0,\$31
0+0324 <[^>]*> b	00000000 <foo>
0+0328 <[^>]*> nop
0+032c <[^>]*> ctc1	v0,\$31
0+0330 <[^>]*> lw	at,2\(gp\)
[ 	]*330: R_MIPS_GOT16	\.text
0+0334 <[^>]*> nop
0+0338 <[^>]*> addiu	at,at,992
[ 	]*338: R_MIPS_LO16	\.text
0+033c <[^>]*> jr	at
0+0340 <[^>]*> nop
0+0344 <[^>]*> mtc1	v0,\$f31
0+0348 <[^>]*> b	00000000 <foo>
0+034c <[^>]*> nop
0+0350 <[^>]*> mtc1	v0,\$f31
0+0354 <[^>]*> lw	at,2\(gp\)
[ 	]*354: R_MIPS_GOT16	\.text
0+0358 <[^>]*> nop
0+035c <[^>]*> addiu	at,at,992
[ 	]*35c: R_MIPS_LO16	\.text
0+0360 <[^>]*> jr	at
0+0364 <[^>]*> nop
0+0368 <[^>]*> mfhi	v0
0+036c <[^>]*> b	00000000 <foo>
0+0370 <[^>]*> nop
0+0374 <[^>]*> mfhi	v0
0+0378 <[^>]*> lw	at,2\(gp\)
[ 	]*378: R_MIPS_GOT16	\.text
0+037c <[^>]*> nop
0+0380 <[^>]*> addiu	at,at,992
[ 	]*380: R_MIPS_LO16	\.text
0+0384 <[^>]*> jr	at
0+0388 <[^>]*> nop
0+038c <[^>]*> move	v0,a0
0+0390 <[^>]*> jr	v0
0+0394 <[^>]*> nop
0+0398 <[^>]*> jr	a0
0+039c <[^>]*> move	v0,a0
0+03a0 <[^>]*> move	v0,a0
0+03a4 <[^>]*> jalr	v0
0+03a8 <[^>]*> nop
0+03ac <[^>]*> jalr	a0
0+03b0 <[^>]*> move	v0,a0
0+03b4 <[^>]*> move	v0,ra
0+03b8 <[^>]*> jalr	v1
0+03bc <[^>]*> nop
0+03c0 <[^>]*> move	ra,a0
0+03c4 <[^>]*> jalr	a1
0+03c8 <[^>]*> nop
0+03cc <[^>]*> jalr	v0,v1
0+03d0 <[^>]*> move	ra,a0
0+03d4 <[^>]*> move	v0,ra
0+03d8 <[^>]*> jalr	v0,v1
0+03dc <[^>]*> nop
@


