read -sv ./Core.v ./FMA.v ./FMul.v ./PE_bf16.v ./PE_int8.v ./ResultBuffer.v ./ShiftBuffer.v ./ShiftReg.v
hierarchy -top Core
proc; opt; techmap; opt
write_verilog synth.v
