/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bcm3412_regs.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 1/5/10 12:44p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Dec 16 13:57:19 2009
 *                 MD5 Checksum         f3612349fee19a1e439e5d5a194bfefa
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3412/rdb/a0/bchp_bcm3412_regs.h $
 * 
 * Hydra_Software_Devel/3   1/5/10 12:44p farshidf
 * SW7550-38: add the RF bypass define which is different between 3410 and
 * 3412
 * 
 * Hydra_Software_Devel/2   12/16/09 3:46p farshidf
 * SW7550-38: change 3412 to 341X so it can be used for both 3410 and 3412
 * since the bit fields are the same
 * 
 * Hydra_Software_Devel/1   12/16/09 2:02p albertl
 * SW7550-124: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_BCM341X_REGS_H__
#define BCHP_BCM341X_REGS_H__

/***************************************************************************
 *BCM3412_regs
 ***************************************************************************/
#define BCHP_BCM341X_regs_CHIP_ID                0x00000000 /* Chip ID Register */
#define BCHP_BCM341X_regs_CHIP_REV               0x00000004 /* Chip Revision Register */
#define BCHP_BCM341X_regs_TEST                   0x00000008 /* Test Register */
#define BCHP_BCM341X_regs_SERIAL_CTL             0x0000000c /* Serial Control Register */
#define BCHP_BCM341X_regs_STATUS_READ1           0x00000010 /* State Machine and Stage 1 Amplifier Read Only Register */
#define BCHP_BCM341X_regs_STATUS_READ2           0x00000014 /* State Machine and Stage 1 Amplifier Read Only Register */
#define BCHP_BCM341X_regs_STATUS_READ3           0x00000018 /* Multi-window Comparator and Chip Identification Read Only Register */
#define BCHP_BCM341X_regs_SM_BYPASS              0x0000001c /* State Machine Bypass Register */
#define BCHP_BCM341X_regs_MWC_CNTL               0x00000020 /* Multi-window Comparator Register */
#define BCHP_BCM341X_regs_MWC_PM_CNTL            0x00000024 /* Process Monitor Register and Multi-window Comparator */
#define BCHP_BCM341X_regs_LNA_ADDR               0x00000028 /* Stage 1 Amplifier Address Register */
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL         0x0000002c /* Ramp Rate Register */
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL          0x00000030 /* Ramp DAC Register */
#define BCHP_BCM341X_regs_LNA1_CNTL              0x00000034 /* Stage 1 Amplifier Register */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL      0x00000038 /* Bandgap, Stage 2 amplifier, Resistor Calibration Register */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL        0x0000003c /* Power Detector, OOB, and Oscillator Register */

/***************************************************************************
 *CHIP_ID - Chip ID Register
 ***************************************************************************/
/* BCM3412_regs :: CHIP_ID :: CHIP_PART_NUMBER [31:00] */
#define BCHP_BCM341X_regs_CHIP_ID_CHIP_PART_NUMBER_MASK            0xffffffff
#define BCHP_BCM341X_regs_CHIP_ID_CHIP_PART_NUMBER_SHIFT           0

/***************************************************************************
 *CHIP_REV - Chip Revision Register
 ***************************************************************************/
/* BCM3412_regs :: CHIP_REV :: reserved0 [31:16] */
#define BCHP_BCM341X_regs_CHIP_REV_reserved0_MASK                  0xffff0000
#define BCHP_BCM341X_regs_CHIP_REV_reserved0_SHIFT                 16

/* BCM3412_regs :: CHIP_REV :: CHIP_REV [15:00] */
#define BCHP_BCM341X_regs_CHIP_REV_CHIP_REV_MASK                   0x0000ffff
#define BCHP_BCM341X_regs_CHIP_REV_CHIP_REV_SHIFT                  0

/***************************************************************************
 *TEST - Test Register
 ***************************************************************************/
/* BCM3412_regs :: TEST :: TEST_FIELD [31:00] */
#define BCHP_BCM341X_regs_TEST_TEST_FIELD_MASK                     0xffffffff
#define BCHP_BCM341X_regs_TEST_TEST_FIELD_SHIFT                    0

/***************************************************************************
 *SERIAL_CTL - Serial Control Register
 ***************************************************************************/
/* BCM3412_regs :: SERIAL_CTL :: reserved0 [31:08] */
#define BCHP_BCM341X_regs_SERIAL_CTL_reserved0_MASK                0xffffff00
#define BCHP_BCM341X_regs_SERIAL_CTL_reserved0_SHIFT               8

/* BCM3412_regs :: SERIAL_CTL :: reserved_for_eco1 [07:01] */
#define BCHP_BCM341X_regs_SERIAL_CTL_reserved_for_eco1_MASK        0x000000fe
#define BCHP_BCM341X_regs_SERIAL_CTL_reserved_for_eco1_SHIFT       1

/* BCM3412_regs :: SERIAL_CTL :: TI2C_DELAY_DISABLE [00:00] */
#define BCHP_BCM341X_regs_SERIAL_CTL_TI2C_DELAY_DISABLE_MASK       0x00000001
#define BCHP_BCM341X_regs_SERIAL_CTL_TI2C_DELAY_DISABLE_SHIFT      0

/***************************************************************************
 *STATUS_READ1 - State Machine and Stage 1 Amplifier Read Only Register
 ***************************************************************************/
/* BCM3412_regs :: STATUS_READ1 :: spare3_read1 [31:31] */
#define BCHP_BCM341X_regs_STATUS_READ1_spare3_read1_MASK           0x80000000
#define BCHP_BCM341X_regs_STATUS_READ1_spare3_read1_SHIFT          31

/* BCM3412_regs :: STATUS_READ1 :: FB_ON [30:30] */
#define BCHP_BCM341X_regs_STATUS_READ1_FB_ON_MASK                  0x40000000
#define BCHP_BCM341X_regs_STATUS_READ1_FB_ON_SHIFT                 30

/* BCM3412_regs :: STATUS_READ1 :: FB_CNTL_ENB [29:29] */
#define BCHP_BCM341X_regs_STATUS_READ1_FB_CNTL_ENB_MASK            0x20000000
#define BCHP_BCM341X_regs_STATUS_READ1_FB_CNTL_ENB_SHIFT           29

/* BCM3412_regs :: STATUS_READ1 :: FB_LAT_ENB [28:28] */
#define BCHP_BCM341X_regs_STATUS_READ1_FB_LAT_ENB_MASK             0x10000000
#define BCHP_BCM341X_regs_STATUS_READ1_FB_LAT_ENB_SHIFT            28

/* BCM3412_regs :: STATUS_READ1 :: FB_CNTL [27:24] */
#define BCHP_BCM341X_regs_STATUS_READ1_FB_CNTL_MASK                0x0f000000
#define BCHP_BCM341X_regs_STATUS_READ1_FB_CNTL_SHIFT               24

/* BCM3412_regs :: STATUS_READ1 :: ON_CNTL_STG1 [23:20] */
#define BCHP_BCM341X_regs_STATUS_READ1_ON_CNTL_STG1_MASK           0x00f00000
#define BCHP_BCM341X_regs_STATUS_READ1_ON_CNTL_STG1_SHIFT          20

/* BCM3412_regs :: STATUS_READ1 :: OFF_CNTL_STG1 [19:16] */
#define BCHP_BCM341X_regs_STATUS_READ1_OFF_CNTL_STG1_MASK          0x000f0000
#define BCHP_BCM341X_regs_STATUS_READ1_OFF_CNTL_STG1_SHIFT         16

/* BCM3412_regs :: STATUS_READ1 :: spare2_read1 [15:15] */
#define BCHP_BCM341X_regs_STATUS_READ1_spare2_read1_MASK           0x00008000
#define BCHP_BCM341X_regs_STATUS_READ1_spare2_read1_SHIFT          15

/* BCM3412_regs :: STATUS_READ1 :: RAMP_DONE [14:14] */
#define BCHP_BCM341X_regs_STATUS_READ1_RAMP_DONE_MASK              0x00004000
#define BCHP_BCM341X_regs_STATUS_READ1_RAMP_DONE_SHIFT             14

/* BCM3412_regs :: STATUS_READ1 :: RAMP_RESET [13:13] */
#define BCHP_BCM341X_regs_STATUS_READ1_RAMP_RESET_MASK             0x00002000
#define BCHP_BCM341X_regs_STATUS_READ1_RAMP_RESET_SHIFT            13

/* BCM3412_regs :: STATUS_READ1 :: FAST_RAMP [12:12] */
#define BCHP_BCM341X_regs_STATUS_READ1_FAST_RAMP_MASK              0x00001000
#define BCHP_BCM341X_regs_STATUS_READ1_FAST_RAMP_SHIFT             12

/* BCM3412_regs :: STATUS_READ1 :: MWC_LAT_EN [11:11] */
#define BCHP_BCM341X_regs_STATUS_READ1_MWC_LAT_EN_MASK             0x00000800
#define BCHP_BCM341X_regs_STATUS_READ1_MWC_LAT_EN_SHIFT            11

/* BCM3412_regs :: STATUS_READ1 :: DEC_LAT_ENB_STG1 [10:10] */
#define BCHP_BCM341X_regs_STATUS_READ1_DEC_LAT_ENB_STG1_MASK       0x00000400
#define BCHP_BCM341X_regs_STATUS_READ1_DEC_LAT_ENB_STG1_SHIFT      10

/* BCM3412_regs :: STATUS_READ1 :: UP_DWNB_STG1 [09:09] */
#define BCHP_BCM341X_regs_STATUS_READ1_UP_DWNB_STG1_MASK           0x00000200
#define BCHP_BCM341X_regs_STATUS_READ1_UP_DWNB_STG1_SHIFT          9

/* BCM3412_regs :: STATUS_READ1 :: NEXT_AMP_ON_STG1 [08:08] */
#define BCHP_BCM341X_regs_STATUS_READ1_NEXT_AMP_ON_STG1_MASK       0x00000100
#define BCHP_BCM341X_regs_STATUS_READ1_NEXT_AMP_ON_STG1_SHIFT      8

/* BCM3412_regs :: STATUS_READ1 :: spare1_read1 [07:07] */
#define BCHP_BCM341X_regs_STATUS_READ1_spare1_read1_MASK           0x00000080
#define BCHP_BCM341X_regs_STATUS_READ1_spare1_read1_SHIFT          7

/* BCM3412_regs :: STATUS_READ1 :: SM_STATE [06:00] */
#define BCHP_BCM341X_regs_STATUS_READ1_SM_STATE_MASK               0x0000007f
#define BCHP_BCM341X_regs_STATUS_READ1_SM_STATE_SHIFT              0

/***************************************************************************
 *STATUS_READ2 - State Machine and Stage 1 Amplifier Read Only Register
 ***************************************************************************/
/* BCM3412_regs :: STATUS_READ2 :: spare2_read2 [31:31] */
#define BCHP_BCM341X_regs_STATUS_READ2_spare2_read2_MASK           0x80000000
#define BCHP_BCM341X_regs_STATUS_READ2_spare2_read2_SHIFT          31

/* BCM3412_regs :: STATUS_READ2 :: RAMP_DAC2 [30:24] */
#define BCHP_BCM341X_regs_STATUS_READ2_RAMP_DAC2_MASK              0x7f000000
#define BCHP_BCM341X_regs_STATUS_READ2_RAMP_DAC2_SHIFT             24

/* BCM3412_regs :: STATUS_READ2 :: spare1_read2 [23:23] */
#define BCHP_BCM341X_regs_STATUS_READ2_spare1_read2_MASK           0x00800000
#define BCHP_BCM341X_regs_STATUS_READ2_spare1_read2_SHIFT          23

/* BCM3412_regs :: STATUS_READ2 :: RAMP_DAC1 [22:16] */
#define BCHP_BCM341X_regs_STATUS_READ2_RAMP_DAC1_MASK              0x007f0000
#define BCHP_BCM341X_regs_STATUS_READ2_RAMP_DAC1_SHIFT             16

/* BCM3412_regs :: STATUS_READ2 :: spare3_read2 [15:15] */
#define BCHP_BCM341X_regs_STATUS_READ2_spare3_read2_MASK           0x00008000
#define BCHP_BCM341X_regs_STATUS_READ2_spare3_read2_SHIFT          15

/* BCM3412_regs :: STATUS_READ2 :: RAMP_RATE [14:08] */
#define BCHP_BCM341X_regs_STATUS_READ2_RAMP_RATE_MASK              0x00007f00
#define BCHP_BCM341X_regs_STATUS_READ2_RAMP_RATE_SHIFT             8

/* BCM3412_regs :: STATUS_READ2 :: AGC_LOCK [07:07] */
#define BCHP_BCM341X_regs_STATUS_READ2_AGC_LOCK_MASK               0x00000080
#define BCHP_BCM341X_regs_STATUS_READ2_AGC_LOCK_SHIFT              7

/* BCM3412_regs :: STATUS_READ2 :: COMP_OUT [06:06] */
#define BCHP_BCM341X_regs_STATUS_READ2_COMP_OUT_MASK               0x00000040
#define BCHP_BCM341X_regs_STATUS_READ2_COMP_OUT_SHIFT              6

/* BCM3412_regs :: STATUS_READ2 :: STG1_GAIN [05:00] */
#define BCHP_BCM341X_regs_STATUS_READ2_STG1_GAIN_MASK              0x0000003f
#define BCHP_BCM341X_regs_STATUS_READ2_STG1_GAIN_SHIFT             0

/***************************************************************************
 *STATUS_READ3 - Multi-window Comparator and Chip Identification Read Only Register
 ***************************************************************************/
/* BCM3412_regs :: STATUS_READ3 :: reserved0 [31:08] */
#define BCHP_BCM341X_regs_STATUS_READ3_reserved0_MASK              0xffffff00
#define BCHP_BCM341X_regs_STATUS_READ3_reserved0_SHIFT             8

/* BCM3412_regs :: STATUS_READ3 :: spare_read3 [07:05] */
#define BCHP_BCM341X_regs_STATUS_READ3_spare_read3_MASK            0x000000e0
#define BCHP_BCM341X_regs_STATUS_READ3_spare_read3_SHIFT           5

/* BCM3412_regs :: STATUS_READ3 :: MWC_STATE [04:00] */
#define BCHP_BCM341X_regs_STATUS_READ3_MWC_STATE_MASK              0x0000001f
#define BCHP_BCM341X_regs_STATUS_READ3_MWC_STATE_SHIFT             0

/***************************************************************************
 *SM_BYPASS - State Machine Bypass Register
 ***************************************************************************/
/* BCM3412_regs :: SM_BYPASS :: reserved_for_eco0 [31:31] */
#define BCHP_BCM341X_regs_SM_BYPASS_reserved_for_eco0_MASK         0x80000000
#define BCHP_BCM341X_regs_SM_BYPASS_reserved_for_eco0_SHIFT        31

/* BCM3412_regs :: SM_BYPASS :: FB_ON_I2C [30:30] */
#define BCHP_BCM341X_regs_SM_BYPASS_FB_ON_I2C_MASK                 0x40000000
#define BCHP_BCM341X_regs_SM_BYPASS_FB_ON_I2C_SHIFT                30

/* BCM3412_regs :: SM_BYPASS :: FB_CNTL_ENB_I2C [29:29] */
#define BCHP_BCM341X_regs_SM_BYPASS_FB_CNTL_ENB_I2C_MASK           0x20000000
#define BCHP_BCM341X_regs_SM_BYPASS_FB_CNTL_ENB_I2C_SHIFT          29

/* BCM3412_regs :: SM_BYPASS :: FB_LAT_ENB_I2C [28:28] */
#define BCHP_BCM341X_regs_SM_BYPASS_FB_LAT_ENB_I2C_MASK            0x10000000
#define BCHP_BCM341X_regs_SM_BYPASS_FB_LAT_ENB_I2C_SHIFT           28

/* BCM3412_regs :: SM_BYPASS :: FB_CNTL_I2C [27:24] */
#define BCHP_BCM341X_regs_SM_BYPASS_FB_CNTL_I2C_MASK               0x0f000000
#define BCHP_BCM341X_regs_SM_BYPASS_FB_CNTL_I2C_SHIFT              24

/* BCM3412_regs :: SM_BYPASS :: ON_CNTL_STG1_I2C [23:20] */
#define BCHP_BCM341X_regs_SM_BYPASS_ON_CNTL_STG1_I2C_MASK          0x00f00000
#define BCHP_BCM341X_regs_SM_BYPASS_ON_CNTL_STG1_I2C_SHIFT         20

/* BCM3412_regs :: SM_BYPASS :: OFF_CNTL_STG1_I2C [19:16] */
#define BCHP_BCM341X_regs_SM_BYPASS_OFF_CNTL_STG1_I2C_MASK         0x000f0000
#define BCHP_BCM341X_regs_SM_BYPASS_OFF_CNTL_STG1_I2C_SHIFT        16

/* BCM3412_regs :: SM_BYPASS :: reserved_for_eco1 [15:15] */
#define BCHP_BCM341X_regs_SM_BYPASS_reserved_for_eco1_MASK         0x00008000
#define BCHP_BCM341X_regs_SM_BYPASS_reserved_for_eco1_SHIFT        15

/* BCM3412_regs :: SM_BYPASS :: ATE [14:14] */
#define BCHP_BCM341X_regs_SM_BYPASS_ATE_MASK                       0x00004000
#define BCHP_BCM341X_regs_SM_BYPASS_ATE_SHIFT                      14

/* BCM3412_regs :: SM_BYPASS :: RAMP_RESET_I2C [13:13] */
#define BCHP_BCM341X_regs_SM_BYPASS_RAMP_RESET_I2C_MASK            0x00002000
#define BCHP_BCM341X_regs_SM_BYPASS_RAMP_RESET_I2C_SHIFT           13

/* BCM3412_regs :: SM_BYPASS :: FAST_RAMP_I2C [12:12] */
#define BCHP_BCM341X_regs_SM_BYPASS_FAST_RAMP_I2C_MASK             0x00001000
#define BCHP_BCM341X_regs_SM_BYPASS_FAST_RAMP_I2C_SHIFT            12

/* BCM3412_regs :: SM_BYPASS :: MWC_LAT_EN_I2C [11:11] */
#define BCHP_BCM341X_regs_SM_BYPASS_MWC_LAT_EN_I2C_MASK            0x00000800
#define BCHP_BCM341X_regs_SM_BYPASS_MWC_LAT_EN_I2C_SHIFT           11

/* BCM3412_regs :: SM_BYPASS :: DEC_LAT_ENB_STG1_I2C [10:10] */
#define BCHP_BCM341X_regs_SM_BYPASS_DEC_LAT_ENB_STG1_I2C_MASK      0x00000400
#define BCHP_BCM341X_regs_SM_BYPASS_DEC_LAT_ENB_STG1_I2C_SHIFT     10

/* BCM3412_regs :: SM_BYPASS :: UP_DWNB_STG1_I2C [09:09] */
#define BCHP_BCM341X_regs_SM_BYPASS_UP_DWNB_STG1_I2C_MASK          0x00000200
#define BCHP_BCM341X_regs_SM_BYPASS_UP_DWNB_STG1_I2C_SHIFT         9

/* BCM3412_regs :: SM_BYPASS :: NEXT_AMP_ON_STG1_I2C [08:08] */
#define BCHP_BCM341X_regs_SM_BYPASS_NEXT_AMP_ON_STG1_I2C_MASK      0x00000100
#define BCHP_BCM341X_regs_SM_BYPASS_NEXT_AMP_ON_STG1_I2C_SHIFT     8

/* BCM3412_regs :: SM_BYPASS :: reserved_for_eco2 [07:01] */
#define BCHP_BCM341X_regs_SM_BYPASS_reserved_for_eco2_MASK         0x000000fe
#define BCHP_BCM341X_regs_SM_BYPASS_reserved_for_eco2_SHIFT        1

/* BCM3412_regs :: SM_BYPASS :: I2C_RESET [00:00] */
#define BCHP_BCM341X_regs_SM_BYPASS_I2C_RESET_MASK                 0x00000001
#define BCHP_BCM341X_regs_SM_BYPASS_I2C_RESET_SHIFT                0

/***************************************************************************
 *MWC_CNTL - Multi-window Comparator Register
 ***************************************************************************/
/* BCM3412_regs :: MWC_CNTL :: reserved_for_eco0 [31:30] */
#define BCHP_BCM341X_regs_MWC_CNTL_reserved_for_eco0_MASK          0xc0000000
#define BCHP_BCM341X_regs_MWC_CNTL_reserved_for_eco0_SHIFT         30

/* BCM3412_regs :: MWC_CNTL :: MWC_HI_FAST [29:24] */
#define BCHP_BCM341X_regs_MWC_CNTL_MWC_HI_FAST_MASK                0x3f000000
#define BCHP_BCM341X_regs_MWC_CNTL_MWC_HI_FAST_SHIFT               24

/* BCM3412_regs :: MWC_CNTL :: reserved_for_eco1 [23:22] */
#define BCHP_BCM341X_regs_MWC_CNTL_reserved_for_eco1_MASK          0x00c00000
#define BCHP_BCM341X_regs_MWC_CNTL_reserved_for_eco1_SHIFT         22

/* BCM3412_regs :: MWC_CNTL :: MWC_HI [21:16] */
#define BCHP_BCM341X_regs_MWC_CNTL_MWC_HI_MASK                     0x003f0000
#define BCHP_BCM341X_regs_MWC_CNTL_MWC_HI_SHIFT                    16

/* BCM3412_regs :: MWC_CNTL :: reserved_for_eco2 [15:15] */
#define BCHP_BCM341X_regs_MWC_CNTL_reserved_for_eco2_MASK          0x00008000
#define BCHP_BCM341X_regs_MWC_CNTL_reserved_for_eco2_SHIFT         15

/* BCM3412_regs :: MWC_CNTL :: MWC_PD [14:14] */
#define BCHP_BCM341X_regs_MWC_CNTL_MWC_PD_MASK                     0x00004000
#define BCHP_BCM341X_regs_MWC_CNTL_MWC_PD_SHIFT                    14

/* BCM3412_regs :: MWC_CNTL :: MWC_MID [13:08] */
#define BCHP_BCM341X_regs_MWC_CNTL_MWC_MID_MASK                    0x00003f00
#define BCHP_BCM341X_regs_MWC_CNTL_MWC_MID_SHIFT                   8

/* BCM3412_regs :: MWC_CNTL :: reserved_for_eco3 [07:01] */
#define BCHP_BCM341X_regs_MWC_CNTL_reserved_for_eco3_MASK          0x000000fe
#define BCHP_BCM341X_regs_MWC_CNTL_reserved_for_eco3_SHIFT         1

/* BCM3412_regs :: MWC_CNTL :: SM_RESET [00:00] */
#define BCHP_BCM341X_regs_MWC_CNTL_SM_RESET_MASK                   0x00000001
#define BCHP_BCM341X_regs_MWC_CNTL_SM_RESET_SHIFT                  0

/***************************************************************************
 *MWC_PM_CNTL - Process Monitor Register and Multi-window Comparator
 ***************************************************************************/
/* BCM3412_regs :: MWC_PM_CNTL :: reserved_for_eco0 [31:30] */
#define BCHP_BCM341X_regs_MWC_PM_CNTL_reserved_for_eco0_MASK       0xc0000000
#define BCHP_BCM341X_regs_MWC_PM_CNTL_reserved_for_eco0_SHIFT      30

/* BCM3412_regs :: MWC_PM_CNTL :: MWC_LO_FAST [29:24] */
#define BCHP_BCM341X_regs_MWC_PM_CNTL_MWC_LO_FAST_MASK             0x3f000000
#define BCHP_BCM341X_regs_MWC_PM_CNTL_MWC_LO_FAST_SHIFT            24

/* BCM3412_regs :: MWC_PM_CNTL :: reserved_for_eco1 [23:22] */
#define BCHP_BCM341X_regs_MWC_PM_CNTL_reserved_for_eco1_MASK       0x00c00000
#define BCHP_BCM341X_regs_MWC_PM_CNTL_reserved_for_eco1_SHIFT      22

/* BCM3412_regs :: MWC_PM_CNTL :: MWC_LO [21:16] */
#define BCHP_BCM341X_regs_MWC_PM_CNTL_MWC_LO_MASK                  0x003f0000
#define BCHP_BCM341X_regs_MWC_PM_CNTL_MWC_LO_SHIFT                 16

/* BCM3412_regs :: MWC_PM_CNTL :: reserved_for_eco2 [15:11] */
#define BCHP_BCM341X_regs_MWC_PM_CNTL_reserved_for_eco2_MASK       0x0000f800
#define BCHP_BCM341X_regs_MWC_PM_CNTL_reserved_for_eco2_SHIFT      11

/* BCM3412_regs :: MWC_PM_CNTL :: PM_SEL [10:08] */
#define BCHP_BCM341X_regs_MWC_PM_CNTL_PM_SEL_MASK                  0x00000700
#define BCHP_BCM341X_regs_MWC_PM_CNTL_PM_SEL_SHIFT                 8

/* BCM3412_regs :: MWC_PM_CNTL :: PM_PD [07:07] */
#define BCHP_BCM341X_regs_MWC_PM_CNTL_PM_PD_MASK                   0x00000080
#define BCHP_BCM341X_regs_MWC_PM_CNTL_PM_PD_SHIFT                  7

/* BCM3412_regs :: MWC_PM_CNTL :: COMP_LAT_EN [06:06] */
#define BCHP_BCM341X_regs_MWC_PM_CNTL_COMP_LAT_EN_MASK             0x00000040
#define BCHP_BCM341X_regs_MWC_PM_CNTL_COMP_LAT_EN_SHIFT            6

/* BCM3412_regs :: MWC_PM_CNTL :: PM_VREF [05:00] */
#define BCHP_BCM341X_regs_MWC_PM_CNTL_PM_VREF_MASK                 0x0000003f
#define BCHP_BCM341X_regs_MWC_PM_CNTL_PM_VREF_SHIFT                0

/***************************************************************************
 *LNA_ADDR - Stage 1 Amplifier Address Register
 ***************************************************************************/
/* BCM3412_regs :: LNA_ADDR :: STAGE1_PD [31:31] */
#define BCHP_BCM341X_regs_LNA_ADDR_STAGE1_PD_MASK                  0x80000000
#define BCHP_BCM341X_regs_LNA_ADDR_STAGE1_PD_SHIFT                 31

/* BCM3412_regs :: LNA_ADDR :: FeedAdj_disable [30:30] */
#define BCHP_BCM341X_regs_LNA_ADDR_FeedAdj_disable_MASK            0x40000000
#define BCHP_BCM341X_regs_LNA_ADDR_FeedAdj_disable_SHIFT           30

/* BCM3412_regs :: LNA_ADDR :: STG1_FB_TP [29:24] */
#define BCHP_BCM341X_regs_LNA_ADDR_STG1_FB_TP_MASK                 0x3f000000
#define BCHP_BCM341X_regs_LNA_ADDR_STG1_FB_TP_SHIFT                24

/* BCM3412_regs :: LNA_ADDR :: SuperBoost_en [23:23] */
#define BCHP_BCM341X_regs_LNA_ADDR_SuperBoost_en_MASK              0x00800000
#define BCHP_BCM341X_regs_LNA_ADDR_SuperBoost_en_SHIFT             23

/* BCM3412_regs :: LNA_ADDR :: GmNoSideCurrent [22:22] */
#define BCHP_BCM341X_regs_LNA_ADDR_GmNoSideCurrent_MASK            0x00400000
#define BCHP_BCM341X_regs_LNA_ADDR_GmNoSideCurrent_SHIFT           22

/* BCM3412_regs :: LNA_ADDR :: MAX_GAIN_STG1 [21:16] */
#define BCHP_BCM341X_regs_LNA_ADDR_MAX_GAIN_STG1_MASK              0x003f0000
#define BCHP_BCM341X_regs_LNA_ADDR_MAX_GAIN_STG1_SHIFT             16

/* BCM3412_regs :: LNA_ADDR :: reserved_for_eco0 [15:14] */
#define BCHP_BCM341X_regs_LNA_ADDR_reserved_for_eco0_MASK          0x0000c000
#define BCHP_BCM341X_regs_LNA_ADDR_reserved_for_eco0_SHIFT         14

/* BCM3412_regs :: LNA_ADDR :: MIN_GAIN_STG1 [13:08] */
#define BCHP_BCM341X_regs_LNA_ADDR_MIN_GAIN_STG1_MASK              0x00003f00
#define BCHP_BCM341X_regs_LNA_ADDR_MIN_GAIN_STG1_SHIFT             8

/* BCM3412_regs :: LNA_ADDR :: reserved_for_eco1 [07:06] */
#define BCHP_BCM341X_regs_LNA_ADDR_reserved_for_eco1_MASK          0x000000c0
#define BCHP_BCM341X_regs_LNA_ADDR_reserved_for_eco1_SHIFT         6

/* BCM3412_regs :: LNA_ADDR :: STG1_GAIN_I2C [05:00] */
#define BCHP_BCM341X_regs_LNA_ADDR_STG1_GAIN_I2C_MASK              0x0000003f
#define BCHP_BCM341X_regs_LNA_ADDR_STG1_GAIN_I2C_SHIFT             0

/***************************************************************************
 *RAMP_RATE_CNTL - Ramp Rate Register
 ***************************************************************************/
/* BCM3412_regs :: RAMP_RATE_CNTL :: reserved_for_eco0 [31:31] */
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_reserved_for_eco0_MASK    0x80000000
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_reserved_for_eco0_SHIFT   31

/* BCM3412_regs :: RAMP_RATE_CNTL :: FAST_UP_RATE_RATE [30:24] */
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_FAST_UP_RATE_RATE_MASK    0x7f000000
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_FAST_UP_RATE_RATE_SHIFT   24

/* BCM3412_regs :: RAMP_RATE_CNTL :: reserved_for_eco1 [23:23] */
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_reserved_for_eco1_MASK    0x00800000
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_reserved_for_eco1_SHIFT   23

/* BCM3412_regs :: RAMP_RATE_CNTL :: SLOW_UP_RAMP_RATE [22:16] */
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_SLOW_UP_RAMP_RATE_MASK    0x007f0000
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_SLOW_UP_RAMP_RATE_SHIFT   16

/* BCM3412_regs :: RAMP_RATE_CNTL :: reserved_for_eco2 [15:15] */
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_reserved_for_eco2_MASK    0x00008000
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_reserved_for_eco2_SHIFT   15

/* BCM3412_regs :: RAMP_RATE_CNTL :: SLOW_DWN_RAMP_RATE [14:08] */
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_SLOW_DWN_RAMP_RATE_MASK   0x00007f00
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_SLOW_DWN_RAMP_RATE_SHIFT  8

/* BCM3412_regs :: RAMP_RATE_CNTL :: RAMP_PD [07:07] */
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_RAMP_PD_MASK              0x00000080
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_RAMP_PD_SHIFT             7

/* BCM3412_regs :: RAMP_RATE_CNTL :: FAST_DWN_RAMP_RATE [06:00] */
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_FAST_DWN_RAMP_RATE_MASK   0x0000007f
#define BCHP_BCM341X_regs_RAMP_RATE_CNTL_FAST_DWN_RAMP_RATE_SHIFT  0

/***************************************************************************
 *RAMP_DAC_CNTL - Ramp DAC Register
 ***************************************************************************/
/* BCM3412_regs :: RAMP_DAC_CNTL :: reserved_for_eco0 [31:31] */
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_reserved_for_eco0_MASK     0x80000000
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_reserved_for_eco0_SHIFT    31

/* BCM3412_regs :: RAMP_DAC_CNTL :: RAMP_DAC2_I2C [30:24] */
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_RAMP_DAC2_I2C_MASK         0x7f000000
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_RAMP_DAC2_I2C_SHIFT        24

/* BCM3412_regs :: RAMP_DAC_CNTL :: reserved_for_eco1 [23:23] */
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_reserved_for_eco1_MASK     0x00800000
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_reserved_for_eco1_SHIFT    23

/* BCM3412_regs :: RAMP_DAC_CNTL :: RAMP_DAC1_I2C [22:16] */
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_RAMP_DAC1_I2C_MASK         0x007f0000
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_RAMP_DAC1_I2C_SHIFT        16

/* BCM3412_regs :: RAMP_DAC_CNTL :: reserved_for_eco2 [15:15] */
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_reserved_for_eco2_MASK     0x00008000
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_reserved_for_eco2_SHIFT    15

/* BCM3412_regs :: RAMP_DAC_CNTL :: RAMP_RATE_I2C [14:08] */
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_RAMP_RATE_I2C_MASK         0x00007f00
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_RAMP_RATE_I2C_SHIFT        8

/* BCM3412_regs :: RAMP_DAC_CNTL :: reserved_for_eco3 [07:07] */
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_reserved_for_eco3_MASK     0x00000080
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_reserved_for_eco3_SHIFT    7

/* BCM3412_regs :: RAMP_DAC_CNTL :: RAMP_DAC_INC [06:00] */
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_RAMP_DAC_INC_MASK          0x0000007f
#define BCHP_BCM341X_regs_RAMP_DAC_CNTL_RAMP_DAC_INC_SHIFT         0

/***************************************************************************
 *LNA1_CNTL - Stage 1 Amplifier Register
 ***************************************************************************/
/* BCM3412_regs :: LNA1_CNTL :: STAGE1_CSC1 [31:29] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_CSC1_MASK               0xe0000000
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_CSC1_SHIFT              29

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_CSC2 [28:26] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_CSC2_MASK               0x1c000000
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_CSC2_SHIFT              26

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_CSC3 [25:23] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_CSC3_MASK               0x03800000
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_CSC3_SHIFT              23

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_TAIL1 [22:20] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_TAIL1_MASK              0x00700000
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_TAIL1_SHIFT             20

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_TAIL2 [19:17] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_TAIL2_MASK              0x000e0000
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_TAIL2_SHIFT             17

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_TAIL3 [16:14] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_TAIL3_MASK              0x0001c000
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_TAIL3_SHIFT             14

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_FB_CURRENT [13:11] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_FB_CURRENT_MASK         0x00003800
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_FB_CURRENT_SHIFT        11

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_FB_PUP [10:08] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_FB_PUP_MASK             0x00000700
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_FB_PUP_SHIFT            8

/* BCM3412_regs :: LNA1_CNTL :: STAGE2_tilt1 [07:06] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE2_tilt1_MASK              0x000000c0
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE2_tilt1_SHIFT             6

/* BCM3412_regs :: LNA1_CNTL :: STAGE2_tilt2 [05:04] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE2_tilt2_MASK              0x00000030
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE2_tilt2_SHIFT             4

/* BCM3412_regs :: LNA1_CNTL :: reserved_for_eco0 [03:03] */
#define BCHP_BCM341X_regs_LNA1_CNTL_reserved_for_eco0_MASK         0x00000008
#define BCHP_BCM341X_regs_LNA1_CNTL_reserved_for_eco0_SHIFT        3

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_SE_IN [02:02] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_SE_IN_MASK              0x00000004
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_SE_IN_SHIFT             2

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_GAIN_BOOST [01:01] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_GAIN_BOOST_MASK         0x00000002
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_GAIN_BOOST_SHIFT        1

/* BCM3412_regs :: LNA1_CNTL :: STAGE1_TILT_ON [00:00] */
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_TILT_ON_MASK            0x00000001
#define BCHP_BCM341X_regs_LNA1_CNTL_STAGE1_TILT_ON_SHIFT           0

/***************************************************************************
 *BG_LNA2_RCAL_CNTL - Bandgap, Stage 2 amplifier, Resistor Calibration Register
 ***************************************************************************/
/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: STAGE1_FIXCS [31:29] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE1_FIXCS_MASK      0xe0000000
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE1_FIXCS_SHIFT     29

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: BG_PD [28:28] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_BG_PD_MASK             0x10000000
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_BG_PD_SHIFT            28

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: CTAT_EXR_TRIM [27:24] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_CTAT_EXR_TRIM_MASK     0x0f000000
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_CTAT_EXR_TRIM_SHIFT    24

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: CTAT_PH_TRIM [23:20] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_CTAT_PH_TRIM_MASK      0x00f00000
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_CTAT_PH_TRIM_SHIFT     20

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: CTAT_PL_TRIM [19:16] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_CTAT_PL_TRIM_MASK      0x000f0000
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_CTAT_PL_TRIM_SHIFT     16

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: STAGE2_PD2 [15:15] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE2_PD2_MASK        0x00008000
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE2_PD2_SHIFT       15

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: STAGE2_PD1 [14:14] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE2_PD1_MASK        0x00004000
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE2_PD1_SHIFT       14

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: STAGE2_BIAS [13:08] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE2_BIAS_MASK       0x00003f00
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE2_BIAS_SHIFT      8

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: reserved_for_eco0 [07:06] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_reserved_for_eco0_MASK 0x000000c0
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_reserved_for_eco0_SHIFT 6

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: STAGE1_RCAL [05:03] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE1_RCAL_MASK       0x00000038
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE1_RCAL_SHIFT      3

/* BCM3412_regs :: BG_LNA2_RCAL_CNTL :: STAGE2_RCAL [02:00] */
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE2_RCAL_MASK       0x00000007
#define BCHP_BCM341X_regs_BG_LNA2_RCAL_CNTL_STAGE2_RCAL_SHIFT      0

/***************************************************************************
 *PD_OOB_OSC_CNTL - Power Detector, OOB, and Oscillator Register
 ***************************************************************************/
/* BCM3412_regs :: PD_OOB_OSC_CNTL :: reserved_for_eco0 [31:31] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_reserved_for_eco0_MASK   0x80000000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_reserved_for_eco0_SHIFT  31

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: PD_RESET [30:30] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_PD_RESET_MASK            0x40000000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_PD_RESET_SHIFT           30

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: PD_BO [29:29] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_PD_BO_MASK               0x20000000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_PD_BO_SHIFT              29

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: PD_OD [28:28] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_PD_OD_MASK               0x10000000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_PD_OD_SHIFT              28

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: PD_PSET_B [27:24] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_PD_PSET_B_MASK           0x0f000000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_PD_PSET_B_SHIFT          24

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: reserved_for_eco1 [23:23] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_reserved_for_eco1_MASK   0x00800000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_reserved_for_eco1_SHIFT  23

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: LT_PD [22:22] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_LT_PD_MASK               0x00400000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_LT_PD_SHIFT              22

/* BCM3412_regs :: add this define to the naming diff between 3410 and 3412 */
#define BCHP_BCM341x_regs_PD_OOB_OSC_CNTL_OOB_PD_MASK               BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_LT_PD_MASK
#define BCHP_BCM341x_regs_PD_OOB_OSC_CNTL_OOB_PD_SHIFT              BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_LT_PD_SHIFT

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: LT_CurrCont [21:17] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_LT_CurrCont_MASK         0x003e0000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_LT_CurrCont_SHIFT        17

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: Powerdetector_PD [16:16] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_Powerdetector_PD_MASK    0x00010000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_Powerdetector_PD_SHIFT   16

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: Powerdetector_tilt [15:14] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_Powerdetector_tilt_MASK  0x0000c000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_Powerdetector_tilt_SHIFT 14

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: OSC_PD [13:13] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_OSC_PD_MASK              0x00002000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_OSC_PD_SHIFT             13

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: OSC_RESET [12:12] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_OSC_RESET_MASK           0x00001000
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_OSC_RESET_SHIFT          12

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: OSC_FREQ [11:08] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_OSC_FREQ_MASK            0x00000f00
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_OSC_FREQ_SHIFT           8

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: LT_LowNF [07:05] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_LT_LowNF_MASK            0x000000e0
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_LT_LowNF_SHIFT           5

/* BCM3412_regs :: PD_OOB_OSC_CNTL :: reserved_for_eco2 [04:00] */
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_reserved_for_eco2_MASK   0x0000001f
#define BCHP_BCM341X_regs_PD_OOB_OSC_CNTL_reserved_for_eco2_SHIFT  0

#endif /* #ifndef BCHP_BCM341X_REGS_H__ */

/* End of File */
