// Seed: 80100908
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  genvar id_8;
endmodule
module module_1 (
    output logic   id_0,
    output supply1 id_1,
    input  supply0 id_2
    , id_4
);
  assign id_0 = (id_4);
  wire id_5;
  always @(posedge id_2) begin : LABEL_0
    id_0 <= id_5;
  end
  wire [-1 : -1] id_6;
  wire id_7;
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6
  );
  wire id_9;
  localparam id_10 = 1;
endmodule
