;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit dma_ctrl : 
  extmodule gated_latch : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_1 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_1 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_1 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_2 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_2 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_2 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_3 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_3 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_3 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_4 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_4 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_4 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_5 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_5 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_5 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_6 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_6 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_6 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_7 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_7 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_7 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_8 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_8 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_8 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_9 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_9 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_9 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_10 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_10 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_10 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_11 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_11 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_11 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_12 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_12 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_12 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_13 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_13 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_13 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_14 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_14 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_14 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  extmodule gated_latch_15 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_15 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_15 @[lib.scala 318:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 319:14]
    clkhdr.CK <= io.clk @[lib.scala 320:18]
    clkhdr.EN <= io.en @[lib.scala 321:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 322:18]
    
  module dma_ctrl : 
    input clock : Clock
    input reset : AsyncReset
    output io : {flip free_clk : Clock, flip dma_bus_clk_en : UInt<1>, flip clk_override : UInt<1>, flip scan_mode : UInt<1>, flip dbg_cmd_size : UInt<2>, dma_dbg_rddata : UInt<32>, dma_dbg_cmd_done : UInt<1>, dma_dbg_cmd_fail : UInt<1>, dbg_dma : {dbg_ib : {flip dbg_cmd_valid : UInt<1>, flip dbg_cmd_write : UInt<1>, flip dbg_cmd_type : UInt<2>, flip dbg_cmd_addr : UInt<32>}, dbg_dctl : {flip dbg_cmd_wrdata : UInt<32>}}, dbg_dma_io : {flip dbg_dma_bubble : UInt<1>, dma_dbg_ready : UInt<1>}, flip dec_dma : {dctl_dma : {flip dma_dccm_stall_any : UInt<1>}, tlu_dma : {flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, flip dma_dccm_stall_any : UInt<1>, flip dma_iccm_stall_any : UInt<1>}}, flip iccm_dma_rvalid : UInt<1>, flip iccm_dma_ecc_error : UInt<1>, flip iccm_dma_rtag : UInt<3>, flip iccm_dma_rdata : UInt<64>, flip iccm_ready : UInt<1>, flip dma_axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<1>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<1>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<1>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip lsu_dma : {dma_lsc_ctl : {flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>}, dma_dccm_ctl : {flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>}, dccm_ready : UInt<1>, flip dma_mem_tag : UInt<3>}, flip ifu_dma : {dma_ifc : {flip dma_iccm_stall_any : UInt<1>}, dma_mem_ctl : {flip dma_iccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>, flip dma_mem_tag : UInt<3>}}}
    
    wire fifo_error : UInt<2>[5] @[dma_ctrl.scala 36:24]
    wire fifo_error_bus : UInt<5>
    fifo_error_bus <= UInt<1>("h00")
    wire fifo_done : UInt<5>
    fifo_done <= UInt<1>("h00")
    wire fifo_addr : UInt<32>[5] @[dma_ctrl.scala 42:23]
    wire fifo_sz : UInt<3>[5] @[dma_ctrl.scala 44:21]
    wire fifo_byteen : UInt<8>[5] @[dma_ctrl.scala 46:25]
    wire fifo_data : UInt<64>[5] @[dma_ctrl.scala 48:23]
    wire fifo_tag : UInt<1>[5] @[dma_ctrl.scala 50:22]
    wire fifo_mid : UInt<1>[5] @[dma_ctrl.scala 52:22]
    wire fifo_prty : UInt<2>[5] @[dma_ctrl.scala 54:23]
    wire fifo_error_en : UInt<5>
    fifo_error_en <= UInt<1>("h00")
    wire fifo_error_in : UInt<2>[5] @[dma_ctrl.scala 58:27]
    wire fifo_data_in : UInt<64>[5] @[dma_ctrl.scala 60:26]
    wire RspPtr : UInt<3>
    RspPtr <= UInt<1>("h00")
    wire WrPtr : UInt<3>
    WrPtr <= UInt<1>("h00")
    wire RdPtr : UInt<3>
    RdPtr <= UInt<1>("h00")
    wire NxtRspPtr : UInt<3>
    NxtRspPtr <= UInt<1>("h00")
    wire NxtWrPtr : UInt<3>
    NxtWrPtr <= UInt<1>("h00")
    wire NxtRdPtr : UInt<3>
    NxtRdPtr <= UInt<1>("h00")
    wire dma_dbg_cmd_error : UInt<1>
    dma_dbg_cmd_error <= UInt<1>("h00")
    wire dma_dbg_cmd_done_q : UInt<1>
    dma_dbg_cmd_done_q <= UInt<1>("h00")
    wire fifo_empty : UInt<1>
    fifo_empty <= UInt<1>("h00")
    wire dma_address_error : UInt<1>
    dma_address_error <= UInt<1>("h00")
    wire dma_alignment_error : UInt<1>
    dma_alignment_error <= UInt<1>("h00")
    wire num_fifo_vld : UInt<4>
    num_fifo_vld <= UInt<1>("h00")
    wire dma_mem_req : UInt<1>
    dma_mem_req <= UInt<1>("h00")
    wire dma_mem_addr_int : UInt<32>
    dma_mem_addr_int <= UInt<1>("h00")
    wire dma_mem_sz_int : UInt<3>
    dma_mem_sz_int <= UInt<1>("h00")
    wire dma_mem_byteen : UInt<8>
    dma_mem_byteen <= UInt<1>("h00")
    wire dma_nack_count : UInt<3>
    dma_nack_count <= UInt<1>("h00")
    wire dma_nack_count_csr : UInt<3>
    dma_nack_count_csr <= UInt<1>("h00")
    wire bus_rsp_valid : UInt<1>
    bus_rsp_valid <= UInt<1>("h00")
    wire bus_rsp_sent : UInt<1>
    bus_rsp_sent <= UInt<1>("h00")
    wire bus_cmd_valid : UInt<1>
    bus_cmd_valid <= UInt<1>("h00")
    wire axi_mstr_prty_en : UInt<1>
    axi_mstr_prty_en <= UInt<1>("h00")
    wire bus_cmd_write : UInt<1>
    bus_cmd_write <= UInt<1>("h00")
    wire bus_cmd_posted_write : UInt<1>
    bus_cmd_posted_write <= UInt<1>("h00")
    wire bus_cmd_byteen : UInt<8>
    bus_cmd_byteen <= UInt<1>("h00")
    wire bus_cmd_sz : UInt<3>
    bus_cmd_sz <= UInt<1>("h00")
    wire bus_cmd_addr : UInt<32>
    bus_cmd_addr <= UInt<1>("h00")
    wire bus_cmd_wdata : UInt<64>
    bus_cmd_wdata <= UInt<1>("h00")
    wire bus_cmd_tag : UInt<1>
    bus_cmd_tag <= UInt<1>("h00")
    wire bus_cmd_mid : UInt<1>
    bus_cmd_mid <= UInt<1>("h00")
    wire bus_cmd_prty : UInt<2>
    bus_cmd_prty <= UInt<1>("h00")
    wire bus_posted_write_done : UInt<1>
    bus_posted_write_done <= UInt<1>("h00")
    wire fifo_full : UInt<1>
    fifo_full <= UInt<1>("h00")
    wire dbg_dma_bubble_bus : UInt<1>
    dbg_dma_bubble_bus <= UInt<1>("h00")
    wire axi_mstr_priority : UInt<1>
    axi_mstr_priority <= UInt<1>("h00")
    wire axi_mstr_sel : UInt<1>
    axi_mstr_sel <= UInt<1>("h00")
    wire axi_rsp_sent : UInt<1>
    axi_rsp_sent <= UInt<1>("h00")
    wire fifo_cmd_en : UInt<5>
    fifo_cmd_en <= UInt<1>("h00")
    wire fifo_data_en : UInt<5>
    fifo_data_en <= UInt<1>("h00")
    wire fifo_pend_en : UInt<5>
    fifo_pend_en <= UInt<1>("h00")
    wire fifo_error_bus_en : UInt<5>
    fifo_error_bus_en <= UInt<1>("h00")
    wire fifo_done_en : UInt<5>
    fifo_done_en <= UInt<1>("h00")
    wire fifo_done_bus_en : UInt<5>
    fifo_done_bus_en <= UInt<1>("h00")
    wire fifo_reset : UInt<5>
    fifo_reset <= UInt<1>("h00")
    wire fifo_valid : UInt<5>
    fifo_valid <= UInt<1>("h00")
    wire fifo_rpend : UInt<5>
    fifo_rpend <= UInt<1>("h00")
    wire fifo_done_bus : UInt<5>
    fifo_done_bus <= UInt<1>("h00")
    wire fifo_write : UInt<5>
    fifo_write <= UInt<1>("h00")
    wire fifo_posted_write : UInt<5>
    fifo_posted_write <= UInt<1>("h00")
    wire fifo_dbg : UInt<5>
    fifo_dbg <= UInt<1>("h00")
    wire wrbuf_vld : UInt<1>
    wrbuf_vld <= UInt<1>("h00")
    wire wrbuf_data_vld : UInt<1>
    wrbuf_data_vld <= UInt<1>("h00")
    wire rdbuf_vld : UInt<1>
    rdbuf_vld <= UInt<1>("h00")
    wire dma_free_clk : Clock @[dma_ctrl.scala 168:26]
    wire dma_bus_clk : Clock @[dma_ctrl.scala 170:25]
    wire dma_buffer_c1_clk : Clock @[dma_ctrl.scala 172:31]
    wire fifo_byteen_in : UInt<8>
    fifo_byteen_in <= UInt<1>("h00")
    node _T = bits(dma_mem_addr_int, 31, 0) @[dma_ctrl.scala 181:95]
    node _T_1 = bits(_T, 31, 28) @[lib.scala 340:27]
    node dma_mem_addr_in_dccm_region_nc = eq(_T_1, UInt<4>("h0f")) @[lib.scala 340:49]
    wire dma_mem_addr_in_dccm : UInt<1> @[lib.scala 341:26]
    node _T_2 = bits(_T, 31, 16) @[lib.scala 345:24]
    node _T_3 = eq(_T_2, UInt<16>("h0f004")) @[lib.scala 345:39]
    dma_mem_addr_in_dccm <= _T_3 @[lib.scala 345:16]
    node _T_4 = bits(dma_mem_addr_int, 31, 0) @[dma_ctrl.scala 185:93]
    node _T_5 = bits(_T_4, 31, 28) @[lib.scala 340:27]
    node dma_mem_addr_in_pic_region_nc = eq(_T_5, UInt<4>("h0f")) @[lib.scala 340:49]
    wire dma_mem_addr_in_pic : UInt<1> @[lib.scala 341:26]
    node _T_6 = bits(_T_4, 31, 15) @[lib.scala 345:24]
    node _T_7 = eq(_T_6, UInt<17>("h01e018")) @[lib.scala 345:39]
    dma_mem_addr_in_pic <= _T_7 @[lib.scala 345:16]
    node _T_8 = bits(dma_mem_addr_int, 31, 0) @[dma_ctrl.scala 189:111]
    node _T_9 = bits(_T_8, 31, 28) @[lib.scala 340:27]
    node dma_mem_addr_in_iccm_region_nc = eq(_T_9, UInt<4>("h0e")) @[lib.scala 340:49]
    wire dma_mem_addr_in_iccm : UInt<1> @[lib.scala 341:26]
    node _T_10 = bits(_T_8, 31, 16) @[lib.scala 345:24]
    node _T_11 = eq(_T_10, UInt<16>("h0ee00")) @[lib.scala 345:39]
    dma_mem_addr_in_iccm <= _T_11 @[lib.scala 345:16]
    node _T_12 = bits(io.dbg_dma.dbg_ib.dbg_cmd_valid, 0, 0) @[dma_ctrl.scala 193:66]
    node _T_13 = bits(io.dbg_dma.dbg_ib.dbg_cmd_addr, 31, 0) @[dma_ctrl.scala 193:104]
    node _T_14 = bits(bus_cmd_addr, 31, 0) @[dma_ctrl.scala 193:124]
    node fifo_addr_in = mux(_T_12, _T_13, _T_14) @[dma_ctrl.scala 193:33]
    node _T_15 = bits(io.dbg_dma.dbg_ib.dbg_cmd_valid, 0, 0) @[dma_ctrl.scala 195:67]
    node _T_16 = bits(io.dbg_dma.dbg_ib.dbg_cmd_addr, 2, 2) @[dma_ctrl.scala 195:123]
    node _T_17 = mul(UInt<3>("h04"), _T_16) @[dma_ctrl.scala 195:91]
    node _T_18 = dshl(UInt<4>("h0f"), _T_17) @[dma_ctrl.scala 195:83]
    node _T_19 = bits(bus_cmd_byteen, 7, 0) @[dma_ctrl.scala 195:143]
    node _T_20 = mux(_T_15, _T_18, _T_19) @[dma_ctrl.scala 195:34]
    fifo_byteen_in <= _T_20 @[dma_ctrl.scala 195:28]
    node _T_21 = bits(io.dbg_dma.dbg_ib.dbg_cmd_valid, 0, 0) @[dma_ctrl.scala 197:66]
    node _T_22 = bits(io.dbg_cmd_size, 1, 0) @[dma_ctrl.scala 197:98]
    node _T_23 = cat(UInt<1>("h00"), _T_22) @[Cat.scala 29:58]
    node _T_24 = bits(bus_cmd_sz, 2, 0) @[dma_ctrl.scala 197:116]
    node fifo_sz_in = mux(_T_21, _T_23, _T_24) @[dma_ctrl.scala 197:33]
    node _T_25 = bits(io.dbg_dma.dbg_ib.dbg_cmd_valid, 0, 0) @[dma_ctrl.scala 199:66]
    node fifo_write_in = mux(_T_25, io.dbg_dma.dbg_ib.dbg_cmd_write, bus_cmd_write) @[dma_ctrl.scala 199:33]
    node _T_26 = eq(io.dbg_dma.dbg_ib.dbg_cmd_valid, UInt<1>("h00")) @[dma_ctrl.scala 201:30]
    node fifo_posted_write_in = and(_T_26, bus_cmd_posted_write) @[dma_ctrl.scala 201:63]
    node _T_27 = bits(axi_mstr_prty_en, 0, 0) @[dma_ctrl.scala 206:73]
    node _T_28 = and(_T_27, io.dma_bus_clk_en) @[dma_ctrl.scala 206:80]
    node _T_29 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 206:168]
    node _T_30 = bits(_T_29, 0, 0) @[dma_ctrl.scala 206:172]
    node _T_31 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_30) @[dma_ctrl.scala 206:136]
    node _T_32 = or(_T_28, _T_31) @[dma_ctrl.scala 206:101]
    node _T_33 = eq(UInt<1>("h00"), WrPtr) @[dma_ctrl.scala 206:188]
    node _T_34 = and(_T_32, _T_33) @[dma_ctrl.scala 206:181]
    node _T_35 = bits(axi_mstr_prty_en, 0, 0) @[dma_ctrl.scala 206:73]
    node _T_36 = and(_T_35, io.dma_bus_clk_en) @[dma_ctrl.scala 206:80]
    node _T_37 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 206:168]
    node _T_38 = bits(_T_37, 0, 0) @[dma_ctrl.scala 206:172]
    node _T_39 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_38) @[dma_ctrl.scala 206:136]
    node _T_40 = or(_T_36, _T_39) @[dma_ctrl.scala 206:101]
    node _T_41 = eq(UInt<1>("h01"), WrPtr) @[dma_ctrl.scala 206:188]
    node _T_42 = and(_T_40, _T_41) @[dma_ctrl.scala 206:181]
    node _T_43 = bits(axi_mstr_prty_en, 0, 0) @[dma_ctrl.scala 206:73]
    node _T_44 = and(_T_43, io.dma_bus_clk_en) @[dma_ctrl.scala 206:80]
    node _T_45 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 206:168]
    node _T_46 = bits(_T_45, 0, 0) @[dma_ctrl.scala 206:172]
    node _T_47 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_46) @[dma_ctrl.scala 206:136]
    node _T_48 = or(_T_44, _T_47) @[dma_ctrl.scala 206:101]
    node _T_49 = eq(UInt<2>("h02"), WrPtr) @[dma_ctrl.scala 206:188]
    node _T_50 = and(_T_48, _T_49) @[dma_ctrl.scala 206:181]
    node _T_51 = bits(axi_mstr_prty_en, 0, 0) @[dma_ctrl.scala 206:73]
    node _T_52 = and(_T_51, io.dma_bus_clk_en) @[dma_ctrl.scala 206:80]
    node _T_53 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 206:168]
    node _T_54 = bits(_T_53, 0, 0) @[dma_ctrl.scala 206:172]
    node _T_55 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_54) @[dma_ctrl.scala 206:136]
    node _T_56 = or(_T_52, _T_55) @[dma_ctrl.scala 206:101]
    node _T_57 = eq(UInt<2>("h03"), WrPtr) @[dma_ctrl.scala 206:188]
    node _T_58 = and(_T_56, _T_57) @[dma_ctrl.scala 206:181]
    node _T_59 = bits(axi_mstr_prty_en, 0, 0) @[dma_ctrl.scala 206:73]
    node _T_60 = and(_T_59, io.dma_bus_clk_en) @[dma_ctrl.scala 206:80]
    node _T_61 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 206:168]
    node _T_62 = bits(_T_61, 0, 0) @[dma_ctrl.scala 206:172]
    node _T_63 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_62) @[dma_ctrl.scala 206:136]
    node _T_64 = or(_T_60, _T_63) @[dma_ctrl.scala 206:101]
    node _T_65 = eq(UInt<3>("h04"), WrPtr) @[dma_ctrl.scala 206:188]
    node _T_66 = and(_T_64, _T_65) @[dma_ctrl.scala 206:181]
    node _T_67 = cat(_T_66, _T_58) @[Cat.scala 29:58]
    node _T_68 = cat(_T_67, _T_50) @[Cat.scala 29:58]
    node _T_69 = cat(_T_68, _T_42) @[Cat.scala 29:58]
    node _T_70 = cat(_T_69, _T_34) @[Cat.scala 29:58]
    fifo_cmd_en <= _T_70 @[dma_ctrl.scala 206:21]
    node _T_71 = and(axi_mstr_prty_en, fifo_write_in) @[dma_ctrl.scala 208:73]
    node _T_72 = and(_T_71, io.dma_bus_clk_en) @[dma_ctrl.scala 208:89]
    node _T_73 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 208:177]
    node _T_74 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_73) @[dma_ctrl.scala 208:145]
    node _T_75 = and(_T_74, io.dbg_dma.dbg_ib.dbg_cmd_write) @[dma_ctrl.scala 208:181]
    node _T_76 = or(_T_72, _T_75) @[dma_ctrl.scala 208:110]
    node _T_77 = eq(UInt<1>("h00"), WrPtr) @[dma_ctrl.scala 208:224]
    node _T_78 = and(_T_76, _T_77) @[dma_ctrl.scala 208:217]
    node _T_79 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 208:258]
    node _T_80 = eq(UInt<1>("h00"), RdPtr) @[dma_ctrl.scala 208:288]
    node _T_81 = and(_T_79, _T_80) @[dma_ctrl.scala 208:281]
    node _T_82 = or(_T_78, _T_81) @[dma_ctrl.scala 208:236]
    node _T_83 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 208:350]
    node _T_84 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_83) @[dma_ctrl.scala 208:343]
    node _T_85 = or(_T_82, _T_84) @[dma_ctrl.scala 208:300]
    node _T_86 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[dma_ctrl.scala 208:423]
    node _T_87 = and(io.iccm_dma_rvalid, _T_86) @[dma_ctrl.scala 208:416]
    node _T_88 = or(_T_85, _T_87) @[dma_ctrl.scala 208:394]
    node _T_89 = and(axi_mstr_prty_en, fifo_write_in) @[dma_ctrl.scala 208:73]
    node _T_90 = and(_T_89, io.dma_bus_clk_en) @[dma_ctrl.scala 208:89]
    node _T_91 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 208:177]
    node _T_92 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_91) @[dma_ctrl.scala 208:145]
    node _T_93 = and(_T_92, io.dbg_dma.dbg_ib.dbg_cmd_write) @[dma_ctrl.scala 208:181]
    node _T_94 = or(_T_90, _T_93) @[dma_ctrl.scala 208:110]
    node _T_95 = eq(UInt<1>("h01"), WrPtr) @[dma_ctrl.scala 208:224]
    node _T_96 = and(_T_94, _T_95) @[dma_ctrl.scala 208:217]
    node _T_97 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 208:258]
    node _T_98 = eq(UInt<1>("h01"), RdPtr) @[dma_ctrl.scala 208:288]
    node _T_99 = and(_T_97, _T_98) @[dma_ctrl.scala 208:281]
    node _T_100 = or(_T_96, _T_99) @[dma_ctrl.scala 208:236]
    node _T_101 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 208:350]
    node _T_102 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_101) @[dma_ctrl.scala 208:343]
    node _T_103 = or(_T_100, _T_102) @[dma_ctrl.scala 208:300]
    node _T_104 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[dma_ctrl.scala 208:423]
    node _T_105 = and(io.iccm_dma_rvalid, _T_104) @[dma_ctrl.scala 208:416]
    node _T_106 = or(_T_103, _T_105) @[dma_ctrl.scala 208:394]
    node _T_107 = and(axi_mstr_prty_en, fifo_write_in) @[dma_ctrl.scala 208:73]
    node _T_108 = and(_T_107, io.dma_bus_clk_en) @[dma_ctrl.scala 208:89]
    node _T_109 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 208:177]
    node _T_110 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_109) @[dma_ctrl.scala 208:145]
    node _T_111 = and(_T_110, io.dbg_dma.dbg_ib.dbg_cmd_write) @[dma_ctrl.scala 208:181]
    node _T_112 = or(_T_108, _T_111) @[dma_ctrl.scala 208:110]
    node _T_113 = eq(UInt<2>("h02"), WrPtr) @[dma_ctrl.scala 208:224]
    node _T_114 = and(_T_112, _T_113) @[dma_ctrl.scala 208:217]
    node _T_115 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 208:258]
    node _T_116 = eq(UInt<2>("h02"), RdPtr) @[dma_ctrl.scala 208:288]
    node _T_117 = and(_T_115, _T_116) @[dma_ctrl.scala 208:281]
    node _T_118 = or(_T_114, _T_117) @[dma_ctrl.scala 208:236]
    node _T_119 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 208:350]
    node _T_120 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_119) @[dma_ctrl.scala 208:343]
    node _T_121 = or(_T_118, _T_120) @[dma_ctrl.scala 208:300]
    node _T_122 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[dma_ctrl.scala 208:423]
    node _T_123 = and(io.iccm_dma_rvalid, _T_122) @[dma_ctrl.scala 208:416]
    node _T_124 = or(_T_121, _T_123) @[dma_ctrl.scala 208:394]
    node _T_125 = and(axi_mstr_prty_en, fifo_write_in) @[dma_ctrl.scala 208:73]
    node _T_126 = and(_T_125, io.dma_bus_clk_en) @[dma_ctrl.scala 208:89]
    node _T_127 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 208:177]
    node _T_128 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_127) @[dma_ctrl.scala 208:145]
    node _T_129 = and(_T_128, io.dbg_dma.dbg_ib.dbg_cmd_write) @[dma_ctrl.scala 208:181]
    node _T_130 = or(_T_126, _T_129) @[dma_ctrl.scala 208:110]
    node _T_131 = eq(UInt<2>("h03"), WrPtr) @[dma_ctrl.scala 208:224]
    node _T_132 = and(_T_130, _T_131) @[dma_ctrl.scala 208:217]
    node _T_133 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 208:258]
    node _T_134 = eq(UInt<2>("h03"), RdPtr) @[dma_ctrl.scala 208:288]
    node _T_135 = and(_T_133, _T_134) @[dma_ctrl.scala 208:281]
    node _T_136 = or(_T_132, _T_135) @[dma_ctrl.scala 208:236]
    node _T_137 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 208:350]
    node _T_138 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_137) @[dma_ctrl.scala 208:343]
    node _T_139 = or(_T_136, _T_138) @[dma_ctrl.scala 208:300]
    node _T_140 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[dma_ctrl.scala 208:423]
    node _T_141 = and(io.iccm_dma_rvalid, _T_140) @[dma_ctrl.scala 208:416]
    node _T_142 = or(_T_139, _T_141) @[dma_ctrl.scala 208:394]
    node _T_143 = and(axi_mstr_prty_en, fifo_write_in) @[dma_ctrl.scala 208:73]
    node _T_144 = and(_T_143, io.dma_bus_clk_en) @[dma_ctrl.scala 208:89]
    node _T_145 = bits(io.dbg_dma.dbg_ib.dbg_cmd_type, 1, 1) @[dma_ctrl.scala 208:177]
    node _T_146 = and(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_145) @[dma_ctrl.scala 208:145]
    node _T_147 = and(_T_146, io.dbg_dma.dbg_ib.dbg_cmd_write) @[dma_ctrl.scala 208:181]
    node _T_148 = or(_T_144, _T_147) @[dma_ctrl.scala 208:110]
    node _T_149 = eq(UInt<3>("h04"), WrPtr) @[dma_ctrl.scala 208:224]
    node _T_150 = and(_T_148, _T_149) @[dma_ctrl.scala 208:217]
    node _T_151 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 208:258]
    node _T_152 = eq(UInt<3>("h04"), RdPtr) @[dma_ctrl.scala 208:288]
    node _T_153 = and(_T_151, _T_152) @[dma_ctrl.scala 208:281]
    node _T_154 = or(_T_150, _T_153) @[dma_ctrl.scala 208:236]
    node _T_155 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 208:350]
    node _T_156 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_155) @[dma_ctrl.scala 208:343]
    node _T_157 = or(_T_154, _T_156) @[dma_ctrl.scala 208:300]
    node _T_158 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[dma_ctrl.scala 208:423]
    node _T_159 = and(io.iccm_dma_rvalid, _T_158) @[dma_ctrl.scala 208:416]
    node _T_160 = or(_T_157, _T_159) @[dma_ctrl.scala 208:394]
    node _T_161 = cat(_T_160, _T_142) @[Cat.scala 29:58]
    node _T_162 = cat(_T_161, _T_124) @[Cat.scala 29:58]
    node _T_163 = cat(_T_162, _T_106) @[Cat.scala 29:58]
    node _T_164 = cat(_T_163, _T_88) @[Cat.scala 29:58]
    fifo_data_en <= _T_164 @[dma_ctrl.scala 208:21]
    node _T_165 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 210:95]
    node _T_166 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 210:136]
    node _T_167 = and(_T_165, _T_166) @[dma_ctrl.scala 210:134]
    node _T_168 = eq(UInt<1>("h00"), RdPtr) @[dma_ctrl.scala 210:181]
    node _T_169 = and(_T_167, _T_168) @[dma_ctrl.scala 210:174]
    node _T_170 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 210:95]
    node _T_171 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 210:136]
    node _T_172 = and(_T_170, _T_171) @[dma_ctrl.scala 210:134]
    node _T_173 = eq(UInt<1>("h01"), RdPtr) @[dma_ctrl.scala 210:181]
    node _T_174 = and(_T_172, _T_173) @[dma_ctrl.scala 210:174]
    node _T_175 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 210:95]
    node _T_176 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 210:136]
    node _T_177 = and(_T_175, _T_176) @[dma_ctrl.scala 210:134]
    node _T_178 = eq(UInt<2>("h02"), RdPtr) @[dma_ctrl.scala 210:181]
    node _T_179 = and(_T_177, _T_178) @[dma_ctrl.scala 210:174]
    node _T_180 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 210:95]
    node _T_181 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 210:136]
    node _T_182 = and(_T_180, _T_181) @[dma_ctrl.scala 210:134]
    node _T_183 = eq(UInt<2>("h03"), RdPtr) @[dma_ctrl.scala 210:181]
    node _T_184 = and(_T_182, _T_183) @[dma_ctrl.scala 210:174]
    node _T_185 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 210:95]
    node _T_186 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 210:136]
    node _T_187 = and(_T_185, _T_186) @[dma_ctrl.scala 210:134]
    node _T_188 = eq(UInt<3>("h04"), RdPtr) @[dma_ctrl.scala 210:181]
    node _T_189 = and(_T_187, _T_188) @[dma_ctrl.scala 210:174]
    node _T_190 = cat(_T_189, _T_184) @[Cat.scala 29:58]
    node _T_191 = cat(_T_190, _T_179) @[Cat.scala 29:58]
    node _T_192 = cat(_T_191, _T_174) @[Cat.scala 29:58]
    node _T_193 = cat(_T_192, _T_169) @[Cat.scala 29:58]
    fifo_pend_en <= _T_193 @[dma_ctrl.scala 210:21]
    node _T_194 = bits(dma_address_error, 0, 0) @[dma_ctrl.scala 212:78]
    node _T_195 = bits(dma_alignment_error, 0, 0) @[dma_ctrl.scala 212:107]
    node _T_196 = or(_T_194, _T_195) @[dma_ctrl.scala 212:85]
    node _T_197 = or(_T_196, dma_dbg_cmd_error) @[dma_ctrl.scala 212:114]
    node _T_198 = eq(UInt<1>("h00"), RdPtr) @[dma_ctrl.scala 212:142]
    node _T_199 = and(_T_197, _T_198) @[dma_ctrl.scala 212:135]
    node _T_200 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[dma_ctrl.scala 212:198]
    node _T_201 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 212:251]
    node _T_202 = and(_T_200, _T_201) @[dma_ctrl.scala 212:244]
    node _T_203 = or(_T_199, _T_202) @[dma_ctrl.scala 212:154]
    node _T_204 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[dma_ctrl.scala 212:318]
    node _T_205 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[dma_ctrl.scala 212:350]
    node _T_206 = and(_T_204, _T_205) @[dma_ctrl.scala 212:343]
    node _T_207 = or(_T_203, _T_206) @[dma_ctrl.scala 212:295]
    node _T_208 = bits(dma_address_error, 0, 0) @[dma_ctrl.scala 212:78]
    node _T_209 = bits(dma_alignment_error, 0, 0) @[dma_ctrl.scala 212:107]
    node _T_210 = or(_T_208, _T_209) @[dma_ctrl.scala 212:85]
    node _T_211 = or(_T_210, dma_dbg_cmd_error) @[dma_ctrl.scala 212:114]
    node _T_212 = eq(UInt<1>("h01"), RdPtr) @[dma_ctrl.scala 212:142]
    node _T_213 = and(_T_211, _T_212) @[dma_ctrl.scala 212:135]
    node _T_214 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[dma_ctrl.scala 212:198]
    node _T_215 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 212:251]
    node _T_216 = and(_T_214, _T_215) @[dma_ctrl.scala 212:244]
    node _T_217 = or(_T_213, _T_216) @[dma_ctrl.scala 212:154]
    node _T_218 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[dma_ctrl.scala 212:318]
    node _T_219 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[dma_ctrl.scala 212:350]
    node _T_220 = and(_T_218, _T_219) @[dma_ctrl.scala 212:343]
    node _T_221 = or(_T_217, _T_220) @[dma_ctrl.scala 212:295]
    node _T_222 = bits(dma_address_error, 0, 0) @[dma_ctrl.scala 212:78]
    node _T_223 = bits(dma_alignment_error, 0, 0) @[dma_ctrl.scala 212:107]
    node _T_224 = or(_T_222, _T_223) @[dma_ctrl.scala 212:85]
    node _T_225 = or(_T_224, dma_dbg_cmd_error) @[dma_ctrl.scala 212:114]
    node _T_226 = eq(UInt<2>("h02"), RdPtr) @[dma_ctrl.scala 212:142]
    node _T_227 = and(_T_225, _T_226) @[dma_ctrl.scala 212:135]
    node _T_228 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[dma_ctrl.scala 212:198]
    node _T_229 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 212:251]
    node _T_230 = and(_T_228, _T_229) @[dma_ctrl.scala 212:244]
    node _T_231 = or(_T_227, _T_230) @[dma_ctrl.scala 212:154]
    node _T_232 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[dma_ctrl.scala 212:318]
    node _T_233 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[dma_ctrl.scala 212:350]
    node _T_234 = and(_T_232, _T_233) @[dma_ctrl.scala 212:343]
    node _T_235 = or(_T_231, _T_234) @[dma_ctrl.scala 212:295]
    node _T_236 = bits(dma_address_error, 0, 0) @[dma_ctrl.scala 212:78]
    node _T_237 = bits(dma_alignment_error, 0, 0) @[dma_ctrl.scala 212:107]
    node _T_238 = or(_T_236, _T_237) @[dma_ctrl.scala 212:85]
    node _T_239 = or(_T_238, dma_dbg_cmd_error) @[dma_ctrl.scala 212:114]
    node _T_240 = eq(UInt<2>("h03"), RdPtr) @[dma_ctrl.scala 212:142]
    node _T_241 = and(_T_239, _T_240) @[dma_ctrl.scala 212:135]
    node _T_242 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[dma_ctrl.scala 212:198]
    node _T_243 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 212:251]
    node _T_244 = and(_T_242, _T_243) @[dma_ctrl.scala 212:244]
    node _T_245 = or(_T_241, _T_244) @[dma_ctrl.scala 212:154]
    node _T_246 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[dma_ctrl.scala 212:318]
    node _T_247 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[dma_ctrl.scala 212:350]
    node _T_248 = and(_T_246, _T_247) @[dma_ctrl.scala 212:343]
    node _T_249 = or(_T_245, _T_248) @[dma_ctrl.scala 212:295]
    node _T_250 = bits(dma_address_error, 0, 0) @[dma_ctrl.scala 212:78]
    node _T_251 = bits(dma_alignment_error, 0, 0) @[dma_ctrl.scala 212:107]
    node _T_252 = or(_T_250, _T_251) @[dma_ctrl.scala 212:85]
    node _T_253 = or(_T_252, dma_dbg_cmd_error) @[dma_ctrl.scala 212:114]
    node _T_254 = eq(UInt<3>("h04"), RdPtr) @[dma_ctrl.scala 212:142]
    node _T_255 = and(_T_253, _T_254) @[dma_ctrl.scala 212:135]
    node _T_256 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[dma_ctrl.scala 212:198]
    node _T_257 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 212:251]
    node _T_258 = and(_T_256, _T_257) @[dma_ctrl.scala 212:244]
    node _T_259 = or(_T_255, _T_258) @[dma_ctrl.scala 212:154]
    node _T_260 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[dma_ctrl.scala 212:318]
    node _T_261 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[dma_ctrl.scala 212:350]
    node _T_262 = and(_T_260, _T_261) @[dma_ctrl.scala 212:343]
    node _T_263 = or(_T_259, _T_262) @[dma_ctrl.scala 212:295]
    node _T_264 = cat(_T_263, _T_249) @[Cat.scala 29:58]
    node _T_265 = cat(_T_264, _T_235) @[Cat.scala 29:58]
    node _T_266 = cat(_T_265, _T_221) @[Cat.scala 29:58]
    node _T_267 = cat(_T_266, _T_207) @[Cat.scala 29:58]
    fifo_error_en <= _T_267 @[dma_ctrl.scala 212:21]
    node _T_268 = bits(fifo_error_in[0], 1, 0) @[dma_ctrl.scala 214:77]
    node _T_269 = orr(_T_268) @[dma_ctrl.scala 214:83]
    node _T_270 = bits(fifo_error_en, 0, 0) @[dma_ctrl.scala 214:103]
    node _T_271 = and(_T_269, _T_270) @[dma_ctrl.scala 214:88]
    node _T_272 = orr(fifo_error[0]) @[dma_ctrl.scala 214:125]
    node _T_273 = or(_T_271, _T_272) @[dma_ctrl.scala 214:108]
    node _T_274 = and(_T_273, io.dma_bus_clk_en) @[dma_ctrl.scala 214:131]
    node _T_275 = bits(fifo_error_in[1], 1, 0) @[dma_ctrl.scala 214:77]
    node _T_276 = orr(_T_275) @[dma_ctrl.scala 214:83]
    node _T_277 = bits(fifo_error_en, 1, 1) @[dma_ctrl.scala 214:103]
    node _T_278 = and(_T_276, _T_277) @[dma_ctrl.scala 214:88]
    node _T_279 = orr(fifo_error[1]) @[dma_ctrl.scala 214:125]
    node _T_280 = or(_T_278, _T_279) @[dma_ctrl.scala 214:108]
    node _T_281 = and(_T_280, io.dma_bus_clk_en) @[dma_ctrl.scala 214:131]
    node _T_282 = bits(fifo_error_in[2], 1, 0) @[dma_ctrl.scala 214:77]
    node _T_283 = orr(_T_282) @[dma_ctrl.scala 214:83]
    node _T_284 = bits(fifo_error_en, 2, 2) @[dma_ctrl.scala 214:103]
    node _T_285 = and(_T_283, _T_284) @[dma_ctrl.scala 214:88]
    node _T_286 = orr(fifo_error[2]) @[dma_ctrl.scala 214:125]
    node _T_287 = or(_T_285, _T_286) @[dma_ctrl.scala 214:108]
    node _T_288 = and(_T_287, io.dma_bus_clk_en) @[dma_ctrl.scala 214:131]
    node _T_289 = bits(fifo_error_in[3], 1, 0) @[dma_ctrl.scala 214:77]
    node _T_290 = orr(_T_289) @[dma_ctrl.scala 214:83]
    node _T_291 = bits(fifo_error_en, 3, 3) @[dma_ctrl.scala 214:103]
    node _T_292 = and(_T_290, _T_291) @[dma_ctrl.scala 214:88]
    node _T_293 = orr(fifo_error[3]) @[dma_ctrl.scala 214:125]
    node _T_294 = or(_T_292, _T_293) @[dma_ctrl.scala 214:108]
    node _T_295 = and(_T_294, io.dma_bus_clk_en) @[dma_ctrl.scala 214:131]
    node _T_296 = bits(fifo_error_in[4], 1, 0) @[dma_ctrl.scala 214:77]
    node _T_297 = orr(_T_296) @[dma_ctrl.scala 214:83]
    node _T_298 = bits(fifo_error_en, 4, 4) @[dma_ctrl.scala 214:103]
    node _T_299 = and(_T_297, _T_298) @[dma_ctrl.scala 214:88]
    node _T_300 = orr(fifo_error[4]) @[dma_ctrl.scala 214:125]
    node _T_301 = or(_T_299, _T_300) @[dma_ctrl.scala 214:108]
    node _T_302 = and(_T_301, io.dma_bus_clk_en) @[dma_ctrl.scala 214:131]
    node _T_303 = cat(_T_302, _T_295) @[Cat.scala 29:58]
    node _T_304 = cat(_T_303, _T_288) @[Cat.scala 29:58]
    node _T_305 = cat(_T_304, _T_281) @[Cat.scala 29:58]
    node _T_306 = cat(_T_305, _T_274) @[Cat.scala 29:58]
    fifo_error_bus_en <= _T_306 @[dma_ctrl.scala 214:21]
    node _T_307 = orr(fifo_error[0]) @[dma_ctrl.scala 216:74]
    node _T_308 = bits(fifo_error_en, 0, 0) @[dma_ctrl.scala 216:93]
    node _T_309 = or(_T_307, _T_308) @[dma_ctrl.scala 216:78]
    node _T_310 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 216:137]
    node _T_311 = and(_T_310, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 216:176]
    node _T_312 = or(_T_309, _T_311) @[dma_ctrl.scala 216:97]
    node _T_313 = eq(UInt<1>("h00"), RdPtr) @[dma_ctrl.scala 216:224]
    node _T_314 = and(_T_312, _T_313) @[dma_ctrl.scala 216:217]
    node _T_315 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 216:286]
    node _T_316 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_315) @[dma_ctrl.scala 216:279]
    node _T_317 = or(_T_314, _T_316) @[dma_ctrl.scala 216:236]
    node _T_318 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[dma_ctrl.scala 216:359]
    node _T_319 = and(io.iccm_dma_rvalid, _T_318) @[dma_ctrl.scala 216:352]
    node _T_320 = or(_T_317, _T_319) @[dma_ctrl.scala 216:330]
    node _T_321 = orr(fifo_error[1]) @[dma_ctrl.scala 216:74]
    node _T_322 = bits(fifo_error_en, 1, 1) @[dma_ctrl.scala 216:93]
    node _T_323 = or(_T_321, _T_322) @[dma_ctrl.scala 216:78]
    node _T_324 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 216:137]
    node _T_325 = and(_T_324, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 216:176]
    node _T_326 = or(_T_323, _T_325) @[dma_ctrl.scala 216:97]
    node _T_327 = eq(UInt<1>("h01"), RdPtr) @[dma_ctrl.scala 216:224]
    node _T_328 = and(_T_326, _T_327) @[dma_ctrl.scala 216:217]
    node _T_329 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 216:286]
    node _T_330 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_329) @[dma_ctrl.scala 216:279]
    node _T_331 = or(_T_328, _T_330) @[dma_ctrl.scala 216:236]
    node _T_332 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[dma_ctrl.scala 216:359]
    node _T_333 = and(io.iccm_dma_rvalid, _T_332) @[dma_ctrl.scala 216:352]
    node _T_334 = or(_T_331, _T_333) @[dma_ctrl.scala 216:330]
    node _T_335 = orr(fifo_error[2]) @[dma_ctrl.scala 216:74]
    node _T_336 = bits(fifo_error_en, 2, 2) @[dma_ctrl.scala 216:93]
    node _T_337 = or(_T_335, _T_336) @[dma_ctrl.scala 216:78]
    node _T_338 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 216:137]
    node _T_339 = and(_T_338, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 216:176]
    node _T_340 = or(_T_337, _T_339) @[dma_ctrl.scala 216:97]
    node _T_341 = eq(UInt<2>("h02"), RdPtr) @[dma_ctrl.scala 216:224]
    node _T_342 = and(_T_340, _T_341) @[dma_ctrl.scala 216:217]
    node _T_343 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 216:286]
    node _T_344 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_343) @[dma_ctrl.scala 216:279]
    node _T_345 = or(_T_342, _T_344) @[dma_ctrl.scala 216:236]
    node _T_346 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[dma_ctrl.scala 216:359]
    node _T_347 = and(io.iccm_dma_rvalid, _T_346) @[dma_ctrl.scala 216:352]
    node _T_348 = or(_T_345, _T_347) @[dma_ctrl.scala 216:330]
    node _T_349 = orr(fifo_error[3]) @[dma_ctrl.scala 216:74]
    node _T_350 = bits(fifo_error_en, 3, 3) @[dma_ctrl.scala 216:93]
    node _T_351 = or(_T_349, _T_350) @[dma_ctrl.scala 216:78]
    node _T_352 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 216:137]
    node _T_353 = and(_T_352, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 216:176]
    node _T_354 = or(_T_351, _T_353) @[dma_ctrl.scala 216:97]
    node _T_355 = eq(UInt<2>("h03"), RdPtr) @[dma_ctrl.scala 216:224]
    node _T_356 = and(_T_354, _T_355) @[dma_ctrl.scala 216:217]
    node _T_357 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 216:286]
    node _T_358 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_357) @[dma_ctrl.scala 216:279]
    node _T_359 = or(_T_356, _T_358) @[dma_ctrl.scala 216:236]
    node _T_360 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[dma_ctrl.scala 216:359]
    node _T_361 = and(io.iccm_dma_rvalid, _T_360) @[dma_ctrl.scala 216:352]
    node _T_362 = or(_T_359, _T_361) @[dma_ctrl.scala 216:330]
    node _T_363 = orr(fifo_error[4]) @[dma_ctrl.scala 216:74]
    node _T_364 = bits(fifo_error_en, 4, 4) @[dma_ctrl.scala 216:93]
    node _T_365 = or(_T_363, _T_364) @[dma_ctrl.scala 216:78]
    node _T_366 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 216:137]
    node _T_367 = and(_T_366, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 216:176]
    node _T_368 = or(_T_365, _T_367) @[dma_ctrl.scala 216:97]
    node _T_369 = eq(UInt<3>("h04"), RdPtr) @[dma_ctrl.scala 216:224]
    node _T_370 = and(_T_368, _T_369) @[dma_ctrl.scala 216:217]
    node _T_371 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 216:286]
    node _T_372 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_371) @[dma_ctrl.scala 216:279]
    node _T_373 = or(_T_370, _T_372) @[dma_ctrl.scala 216:236]
    node _T_374 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[dma_ctrl.scala 216:359]
    node _T_375 = and(io.iccm_dma_rvalid, _T_374) @[dma_ctrl.scala 216:352]
    node _T_376 = or(_T_373, _T_375) @[dma_ctrl.scala 216:330]
    node _T_377 = cat(_T_376, _T_362) @[Cat.scala 29:58]
    node _T_378 = cat(_T_377, _T_348) @[Cat.scala 29:58]
    node _T_379 = cat(_T_378, _T_334) @[Cat.scala 29:58]
    node _T_380 = cat(_T_379, _T_320) @[Cat.scala 29:58]
    fifo_done_en <= _T_380 @[dma_ctrl.scala 216:21]
    node _T_381 = bits(fifo_done_en, 0, 0) @[dma_ctrl.scala 218:71]
    node _T_382 = bits(fifo_done, 0, 0) @[dma_ctrl.scala 218:86]
    node _T_383 = or(_T_381, _T_382) @[dma_ctrl.scala 218:75]
    node _T_384 = and(_T_383, io.dma_bus_clk_en) @[dma_ctrl.scala 218:91]
    node _T_385 = bits(fifo_done_en, 1, 1) @[dma_ctrl.scala 218:71]
    node _T_386 = bits(fifo_done, 1, 1) @[dma_ctrl.scala 218:86]
    node _T_387 = or(_T_385, _T_386) @[dma_ctrl.scala 218:75]
    node _T_388 = and(_T_387, io.dma_bus_clk_en) @[dma_ctrl.scala 218:91]
    node _T_389 = bits(fifo_done_en, 2, 2) @[dma_ctrl.scala 218:71]
    node _T_390 = bits(fifo_done, 2, 2) @[dma_ctrl.scala 218:86]
    node _T_391 = or(_T_389, _T_390) @[dma_ctrl.scala 218:75]
    node _T_392 = and(_T_391, io.dma_bus_clk_en) @[dma_ctrl.scala 218:91]
    node _T_393 = bits(fifo_done_en, 3, 3) @[dma_ctrl.scala 218:71]
    node _T_394 = bits(fifo_done, 3, 3) @[dma_ctrl.scala 218:86]
    node _T_395 = or(_T_393, _T_394) @[dma_ctrl.scala 218:75]
    node _T_396 = and(_T_395, io.dma_bus_clk_en) @[dma_ctrl.scala 218:91]
    node _T_397 = bits(fifo_done_en, 4, 4) @[dma_ctrl.scala 218:71]
    node _T_398 = bits(fifo_done, 4, 4) @[dma_ctrl.scala 218:86]
    node _T_399 = or(_T_397, _T_398) @[dma_ctrl.scala 218:75]
    node _T_400 = and(_T_399, io.dma_bus_clk_en) @[dma_ctrl.scala 218:91]
    node _T_401 = cat(_T_400, _T_396) @[Cat.scala 29:58]
    node _T_402 = cat(_T_401, _T_392) @[Cat.scala 29:58]
    node _T_403 = cat(_T_402, _T_388) @[Cat.scala 29:58]
    node _T_404 = cat(_T_403, _T_384) @[Cat.scala 29:58]
    fifo_done_bus_en <= _T_404 @[dma_ctrl.scala 218:21]
    node _T_405 = or(bus_rsp_sent, bus_posted_write_done) @[dma_ctrl.scala 220:74]
    node _T_406 = and(_T_405, io.dma_bus_clk_en) @[dma_ctrl.scala 220:99]
    node _T_407 = or(_T_406, io.dma_dbg_cmd_done) @[dma_ctrl.scala 220:120]
    node _T_408 = eq(UInt<1>("h00"), RspPtr) @[dma_ctrl.scala 220:150]
    node _T_409 = and(_T_407, _T_408) @[dma_ctrl.scala 220:143]
    node _T_410 = or(bus_rsp_sent, bus_posted_write_done) @[dma_ctrl.scala 220:74]
    node _T_411 = and(_T_410, io.dma_bus_clk_en) @[dma_ctrl.scala 220:99]
    node _T_412 = or(_T_411, io.dma_dbg_cmd_done) @[dma_ctrl.scala 220:120]
    node _T_413 = eq(UInt<1>("h01"), RspPtr) @[dma_ctrl.scala 220:150]
    node _T_414 = and(_T_412, _T_413) @[dma_ctrl.scala 220:143]
    node _T_415 = or(bus_rsp_sent, bus_posted_write_done) @[dma_ctrl.scala 220:74]
    node _T_416 = and(_T_415, io.dma_bus_clk_en) @[dma_ctrl.scala 220:99]
    node _T_417 = or(_T_416, io.dma_dbg_cmd_done) @[dma_ctrl.scala 220:120]
    node _T_418 = eq(UInt<2>("h02"), RspPtr) @[dma_ctrl.scala 220:150]
    node _T_419 = and(_T_417, _T_418) @[dma_ctrl.scala 220:143]
    node _T_420 = or(bus_rsp_sent, bus_posted_write_done) @[dma_ctrl.scala 220:74]
    node _T_421 = and(_T_420, io.dma_bus_clk_en) @[dma_ctrl.scala 220:99]
    node _T_422 = or(_T_421, io.dma_dbg_cmd_done) @[dma_ctrl.scala 220:120]
    node _T_423 = eq(UInt<2>("h03"), RspPtr) @[dma_ctrl.scala 220:150]
    node _T_424 = and(_T_422, _T_423) @[dma_ctrl.scala 220:143]
    node _T_425 = or(bus_rsp_sent, bus_posted_write_done) @[dma_ctrl.scala 220:74]
    node _T_426 = and(_T_425, io.dma_bus_clk_en) @[dma_ctrl.scala 220:99]
    node _T_427 = or(_T_426, io.dma_dbg_cmd_done) @[dma_ctrl.scala 220:120]
    node _T_428 = eq(UInt<3>("h04"), RspPtr) @[dma_ctrl.scala 220:150]
    node _T_429 = and(_T_427, _T_428) @[dma_ctrl.scala 220:143]
    node _T_430 = cat(_T_429, _T_424) @[Cat.scala 29:58]
    node _T_431 = cat(_T_430, _T_419) @[Cat.scala 29:58]
    node _T_432 = cat(_T_431, _T_414) @[Cat.scala 29:58]
    node _T_433 = cat(_T_432, _T_409) @[Cat.scala 29:58]
    fifo_reset <= _T_433 @[dma_ctrl.scala 220:21]
    node _T_434 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 222:108]
    node _T_435 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_434) @[dma_ctrl.scala 222:101]
    node _T_436 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_437 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[dma_ctrl.scala 222:236]
    node _T_438 = and(io.iccm_dma_rvalid, _T_437) @[dma_ctrl.scala 222:229]
    node _T_439 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_440 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 222:318]
    node _T_441 = or(_T_440, dma_dbg_cmd_error) @[dma_ctrl.scala 222:340]
    node _T_442 = cat(_T_441, dma_alignment_error) @[Cat.scala 29:58]
    node _T_443 = mux(_T_438, _T_439, _T_442) @[dma_ctrl.scala 222:209]
    node _T_444 = mux(_T_435, _T_436, _T_443) @[dma_ctrl.scala 222:60]
    fifo_error_in[0] <= _T_444 @[dma_ctrl.scala 222:53]
    node _T_445 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 222:108]
    node _T_446 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_445) @[dma_ctrl.scala 222:101]
    node _T_447 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_448 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[dma_ctrl.scala 222:236]
    node _T_449 = and(io.iccm_dma_rvalid, _T_448) @[dma_ctrl.scala 222:229]
    node _T_450 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_451 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 222:318]
    node _T_452 = or(_T_451, dma_dbg_cmd_error) @[dma_ctrl.scala 222:340]
    node _T_453 = cat(_T_452, dma_alignment_error) @[Cat.scala 29:58]
    node _T_454 = mux(_T_449, _T_450, _T_453) @[dma_ctrl.scala 222:209]
    node _T_455 = mux(_T_446, _T_447, _T_454) @[dma_ctrl.scala 222:60]
    fifo_error_in[1] <= _T_455 @[dma_ctrl.scala 222:53]
    node _T_456 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 222:108]
    node _T_457 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_456) @[dma_ctrl.scala 222:101]
    node _T_458 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_459 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[dma_ctrl.scala 222:236]
    node _T_460 = and(io.iccm_dma_rvalid, _T_459) @[dma_ctrl.scala 222:229]
    node _T_461 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_462 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 222:318]
    node _T_463 = or(_T_462, dma_dbg_cmd_error) @[dma_ctrl.scala 222:340]
    node _T_464 = cat(_T_463, dma_alignment_error) @[Cat.scala 29:58]
    node _T_465 = mux(_T_460, _T_461, _T_464) @[dma_ctrl.scala 222:209]
    node _T_466 = mux(_T_457, _T_458, _T_465) @[dma_ctrl.scala 222:60]
    fifo_error_in[2] <= _T_466 @[dma_ctrl.scala 222:53]
    node _T_467 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 222:108]
    node _T_468 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_467) @[dma_ctrl.scala 222:101]
    node _T_469 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_470 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[dma_ctrl.scala 222:236]
    node _T_471 = and(io.iccm_dma_rvalid, _T_470) @[dma_ctrl.scala 222:229]
    node _T_472 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_473 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 222:318]
    node _T_474 = or(_T_473, dma_dbg_cmd_error) @[dma_ctrl.scala 222:340]
    node _T_475 = cat(_T_474, dma_alignment_error) @[Cat.scala 29:58]
    node _T_476 = mux(_T_471, _T_472, _T_475) @[dma_ctrl.scala 222:209]
    node _T_477 = mux(_T_468, _T_469, _T_476) @[dma_ctrl.scala 222:60]
    fifo_error_in[3] <= _T_477 @[dma_ctrl.scala 222:53]
    node _T_478 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 222:108]
    node _T_479 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_478) @[dma_ctrl.scala 222:101]
    node _T_480 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_481 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[dma_ctrl.scala 222:236]
    node _T_482 = and(io.iccm_dma_rvalid, _T_481) @[dma_ctrl.scala 222:229]
    node _T_483 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58]
    node _T_484 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 222:318]
    node _T_485 = or(_T_484, dma_dbg_cmd_error) @[dma_ctrl.scala 222:340]
    node _T_486 = cat(_T_485, dma_alignment_error) @[Cat.scala 29:58]
    node _T_487 = mux(_T_482, _T_483, _T_486) @[dma_ctrl.scala 222:209]
    node _T_488 = mux(_T_479, _T_480, _T_487) @[dma_ctrl.scala 222:60]
    fifo_error_in[4] <= _T_488 @[dma_ctrl.scala 222:53]
    node _T_489 = bits(fifo_error_en, 0, 0) @[dma_ctrl.scala 224:73]
    node _T_490 = orr(fifo_error_in[0]) @[dma_ctrl.scala 224:97]
    node _T_491 = and(_T_489, _T_490) @[dma_ctrl.scala 224:77]
    node _T_492 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_493 = cat(_T_492, fifo_addr[0]) @[Cat.scala 29:58]
    node _T_494 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 224:188]
    node _T_495 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_494) @[dma_ctrl.scala 224:181]
    node _T_496 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[dma_ctrl.scala 224:302]
    node _T_497 = and(io.iccm_dma_rvalid, _T_496) @[dma_ctrl.scala 224:295]
    node _T_498 = cat(io.dbg_dma.dbg_dctl.dbg_cmd_wrdata, io.dbg_dma.dbg_dctl.dbg_cmd_wrdata) @[Cat.scala 29:58]
    node _T_499 = bits(bus_cmd_wdata, 63, 0) @[dma_ctrl.scala 224:439]
    node _T_500 = mux(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_498, _T_499) @[dma_ctrl.scala 224:347]
    node _T_501 = mux(_T_497, io.iccm_dma_rdata, _T_500) @[dma_ctrl.scala 224:275]
    node _T_502 = mux(_T_495, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_501) @[dma_ctrl.scala 224:140]
    node _T_503 = mux(_T_491, _T_493, _T_502) @[dma_ctrl.scala 224:59]
    fifo_data_in[0] <= _T_503 @[dma_ctrl.scala 224:52]
    node _T_504 = bits(fifo_error_en, 1, 1) @[dma_ctrl.scala 224:73]
    node _T_505 = orr(fifo_error_in[1]) @[dma_ctrl.scala 224:97]
    node _T_506 = and(_T_504, _T_505) @[dma_ctrl.scala 224:77]
    node _T_507 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_508 = cat(_T_507, fifo_addr[1]) @[Cat.scala 29:58]
    node _T_509 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 224:188]
    node _T_510 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_509) @[dma_ctrl.scala 224:181]
    node _T_511 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[dma_ctrl.scala 224:302]
    node _T_512 = and(io.iccm_dma_rvalid, _T_511) @[dma_ctrl.scala 224:295]
    node _T_513 = cat(io.dbg_dma.dbg_dctl.dbg_cmd_wrdata, io.dbg_dma.dbg_dctl.dbg_cmd_wrdata) @[Cat.scala 29:58]
    node _T_514 = bits(bus_cmd_wdata, 63, 0) @[dma_ctrl.scala 224:439]
    node _T_515 = mux(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_513, _T_514) @[dma_ctrl.scala 224:347]
    node _T_516 = mux(_T_512, io.iccm_dma_rdata, _T_515) @[dma_ctrl.scala 224:275]
    node _T_517 = mux(_T_510, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_516) @[dma_ctrl.scala 224:140]
    node _T_518 = mux(_T_506, _T_508, _T_517) @[dma_ctrl.scala 224:59]
    fifo_data_in[1] <= _T_518 @[dma_ctrl.scala 224:52]
    node _T_519 = bits(fifo_error_en, 2, 2) @[dma_ctrl.scala 224:73]
    node _T_520 = orr(fifo_error_in[2]) @[dma_ctrl.scala 224:97]
    node _T_521 = and(_T_519, _T_520) @[dma_ctrl.scala 224:77]
    node _T_522 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_523 = cat(_T_522, fifo_addr[2]) @[Cat.scala 29:58]
    node _T_524 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 224:188]
    node _T_525 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_524) @[dma_ctrl.scala 224:181]
    node _T_526 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[dma_ctrl.scala 224:302]
    node _T_527 = and(io.iccm_dma_rvalid, _T_526) @[dma_ctrl.scala 224:295]
    node _T_528 = cat(io.dbg_dma.dbg_dctl.dbg_cmd_wrdata, io.dbg_dma.dbg_dctl.dbg_cmd_wrdata) @[Cat.scala 29:58]
    node _T_529 = bits(bus_cmd_wdata, 63, 0) @[dma_ctrl.scala 224:439]
    node _T_530 = mux(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_528, _T_529) @[dma_ctrl.scala 224:347]
    node _T_531 = mux(_T_527, io.iccm_dma_rdata, _T_530) @[dma_ctrl.scala 224:275]
    node _T_532 = mux(_T_525, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_531) @[dma_ctrl.scala 224:140]
    node _T_533 = mux(_T_521, _T_523, _T_532) @[dma_ctrl.scala 224:59]
    fifo_data_in[2] <= _T_533 @[dma_ctrl.scala 224:52]
    node _T_534 = bits(fifo_error_en, 3, 3) @[dma_ctrl.scala 224:73]
    node _T_535 = orr(fifo_error_in[3]) @[dma_ctrl.scala 224:97]
    node _T_536 = and(_T_534, _T_535) @[dma_ctrl.scala 224:77]
    node _T_537 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_538 = cat(_T_537, fifo_addr[3]) @[Cat.scala 29:58]
    node _T_539 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 224:188]
    node _T_540 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_539) @[dma_ctrl.scala 224:181]
    node _T_541 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[dma_ctrl.scala 224:302]
    node _T_542 = and(io.iccm_dma_rvalid, _T_541) @[dma_ctrl.scala 224:295]
    node _T_543 = cat(io.dbg_dma.dbg_dctl.dbg_cmd_wrdata, io.dbg_dma.dbg_dctl.dbg_cmd_wrdata) @[Cat.scala 29:58]
    node _T_544 = bits(bus_cmd_wdata, 63, 0) @[dma_ctrl.scala 224:439]
    node _T_545 = mux(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_543, _T_544) @[dma_ctrl.scala 224:347]
    node _T_546 = mux(_T_542, io.iccm_dma_rdata, _T_545) @[dma_ctrl.scala 224:275]
    node _T_547 = mux(_T_540, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_546) @[dma_ctrl.scala 224:140]
    node _T_548 = mux(_T_536, _T_538, _T_547) @[dma_ctrl.scala 224:59]
    fifo_data_in[3] <= _T_548 @[dma_ctrl.scala 224:52]
    node _T_549 = bits(fifo_error_en, 4, 4) @[dma_ctrl.scala 224:73]
    node _T_550 = orr(fifo_error_in[4]) @[dma_ctrl.scala 224:97]
    node _T_551 = and(_T_549, _T_550) @[dma_ctrl.scala 224:77]
    node _T_552 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_553 = cat(_T_552, fifo_addr[4]) @[Cat.scala 29:58]
    node _T_554 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[dma_ctrl.scala 224:188]
    node _T_555 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_554) @[dma_ctrl.scala 224:181]
    node _T_556 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[dma_ctrl.scala 224:302]
    node _T_557 = and(io.iccm_dma_rvalid, _T_556) @[dma_ctrl.scala 224:295]
    node _T_558 = cat(io.dbg_dma.dbg_dctl.dbg_cmd_wrdata, io.dbg_dma.dbg_dctl.dbg_cmd_wrdata) @[Cat.scala 29:58]
    node _T_559 = bits(bus_cmd_wdata, 63, 0) @[dma_ctrl.scala 224:439]
    node _T_560 = mux(io.dbg_dma.dbg_ib.dbg_cmd_valid, _T_558, _T_559) @[dma_ctrl.scala 224:347]
    node _T_561 = mux(_T_557, io.iccm_dma_rdata, _T_560) @[dma_ctrl.scala 224:275]
    node _T_562 = mux(_T_555, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_561) @[dma_ctrl.scala 224:140]
    node _T_563 = mux(_T_551, _T_553, _T_562) @[dma_ctrl.scala 224:59]
    fifo_data_in[4] <= _T_563 @[dma_ctrl.scala 224:52]
    node _T_564 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 226:98]
    node _T_565 = bits(fifo_valid, 0, 0) @[dma_ctrl.scala 226:118]
    node _T_566 = mux(_T_564, UInt<1>("h01"), _T_565) @[dma_ctrl.scala 226:86]
    node _T_567 = bits(fifo_reset, 0, 0) @[dma_ctrl.scala 226:136]
    node _T_568 = eq(_T_567, UInt<1>("h00")) @[dma_ctrl.scala 226:125]
    node _T_569 = and(_T_566, _T_568) @[dma_ctrl.scala 226:123]
    reg _T_570 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 226:82]
    _T_570 <= _T_569 @[dma_ctrl.scala 226:82]
    node _T_571 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 226:98]
    node _T_572 = bits(fifo_valid, 1, 1) @[dma_ctrl.scala 226:118]
    node _T_573 = mux(_T_571, UInt<1>("h01"), _T_572) @[dma_ctrl.scala 226:86]
    node _T_574 = bits(fifo_reset, 1, 1) @[dma_ctrl.scala 226:136]
    node _T_575 = eq(_T_574, UInt<1>("h00")) @[dma_ctrl.scala 226:125]
    node _T_576 = and(_T_573, _T_575) @[dma_ctrl.scala 226:123]
    reg _T_577 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 226:82]
    _T_577 <= _T_576 @[dma_ctrl.scala 226:82]
    node _T_578 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 226:98]
    node _T_579 = bits(fifo_valid, 2, 2) @[dma_ctrl.scala 226:118]
    node _T_580 = mux(_T_578, UInt<1>("h01"), _T_579) @[dma_ctrl.scala 226:86]
    node _T_581 = bits(fifo_reset, 2, 2) @[dma_ctrl.scala 226:136]
    node _T_582 = eq(_T_581, UInt<1>("h00")) @[dma_ctrl.scala 226:125]
    node _T_583 = and(_T_580, _T_582) @[dma_ctrl.scala 226:123]
    reg _T_584 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 226:82]
    _T_584 <= _T_583 @[dma_ctrl.scala 226:82]
    node _T_585 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 226:98]
    node _T_586 = bits(fifo_valid, 3, 3) @[dma_ctrl.scala 226:118]
    node _T_587 = mux(_T_585, UInt<1>("h01"), _T_586) @[dma_ctrl.scala 226:86]
    node _T_588 = bits(fifo_reset, 3, 3) @[dma_ctrl.scala 226:136]
    node _T_589 = eq(_T_588, UInt<1>("h00")) @[dma_ctrl.scala 226:125]
    node _T_590 = and(_T_587, _T_589) @[dma_ctrl.scala 226:123]
    reg _T_591 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 226:82]
    _T_591 <= _T_590 @[dma_ctrl.scala 226:82]
    node _T_592 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 226:98]
    node _T_593 = bits(fifo_valid, 4, 4) @[dma_ctrl.scala 226:118]
    node _T_594 = mux(_T_592, UInt<1>("h01"), _T_593) @[dma_ctrl.scala 226:86]
    node _T_595 = bits(fifo_reset, 4, 4) @[dma_ctrl.scala 226:136]
    node _T_596 = eq(_T_595, UInt<1>("h00")) @[dma_ctrl.scala 226:125]
    node _T_597 = and(_T_594, _T_596) @[dma_ctrl.scala 226:123]
    reg _T_598 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 226:82]
    _T_598 <= _T_597 @[dma_ctrl.scala 226:82]
    node _T_599 = cat(_T_598, _T_591) @[Cat.scala 29:58]
    node _T_600 = cat(_T_599, _T_584) @[Cat.scala 29:58]
    node _T_601 = cat(_T_600, _T_577) @[Cat.scala 29:58]
    node _T_602 = cat(_T_601, _T_570) @[Cat.scala 29:58]
    fifo_valid <= _T_602 @[dma_ctrl.scala 226:14]
    node _T_603 = bits(fifo_error_en, 0, 0) @[dma_ctrl.scala 228:103]
    node _T_604 = bits(_T_603, 0, 0) @[dma_ctrl.scala 228:113]
    node _T_605 = mux(_T_604, fifo_error_in[0], fifo_error[0]) @[dma_ctrl.scala 228:89]
    node _T_606 = bits(fifo_reset, 0, 0) @[dma_ctrl.scala 228:196]
    node _T_607 = eq(_T_606, UInt<1>("h00")) @[dma_ctrl.scala 228:185]
    node _T_608 = bits(_T_607, 0, 0) @[Bitwise.scala 72:15]
    node _T_609 = mux(_T_608, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12]
    node _T_610 = and(_T_605, _T_609) @[dma_ctrl.scala 228:150]
    reg _T_611 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 228:85]
    _T_611 <= _T_610 @[dma_ctrl.scala 228:85]
    fifo_error[0] <= _T_611 @[dma_ctrl.scala 228:50]
    node _T_612 = bits(fifo_error_en, 1, 1) @[dma_ctrl.scala 228:103]
    node _T_613 = bits(_T_612, 0, 0) @[dma_ctrl.scala 228:113]
    node _T_614 = mux(_T_613, fifo_error_in[1], fifo_error[1]) @[dma_ctrl.scala 228:89]
    node _T_615 = bits(fifo_reset, 1, 1) @[dma_ctrl.scala 228:196]
    node _T_616 = eq(_T_615, UInt<1>("h00")) @[dma_ctrl.scala 228:185]
    node _T_617 = bits(_T_616, 0, 0) @[Bitwise.scala 72:15]
    node _T_618 = mux(_T_617, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12]
    node _T_619 = and(_T_614, _T_618) @[dma_ctrl.scala 228:150]
    reg _T_620 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 228:85]
    _T_620 <= _T_619 @[dma_ctrl.scala 228:85]
    fifo_error[1] <= _T_620 @[dma_ctrl.scala 228:50]
    node _T_621 = bits(fifo_error_en, 2, 2) @[dma_ctrl.scala 228:103]
    node _T_622 = bits(_T_621, 0, 0) @[dma_ctrl.scala 228:113]
    node _T_623 = mux(_T_622, fifo_error_in[2], fifo_error[2]) @[dma_ctrl.scala 228:89]
    node _T_624 = bits(fifo_reset, 2, 2) @[dma_ctrl.scala 228:196]
    node _T_625 = eq(_T_624, UInt<1>("h00")) @[dma_ctrl.scala 228:185]
    node _T_626 = bits(_T_625, 0, 0) @[Bitwise.scala 72:15]
    node _T_627 = mux(_T_626, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12]
    node _T_628 = and(_T_623, _T_627) @[dma_ctrl.scala 228:150]
    reg _T_629 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 228:85]
    _T_629 <= _T_628 @[dma_ctrl.scala 228:85]
    fifo_error[2] <= _T_629 @[dma_ctrl.scala 228:50]
    node _T_630 = bits(fifo_error_en, 3, 3) @[dma_ctrl.scala 228:103]
    node _T_631 = bits(_T_630, 0, 0) @[dma_ctrl.scala 228:113]
    node _T_632 = mux(_T_631, fifo_error_in[3], fifo_error[3]) @[dma_ctrl.scala 228:89]
    node _T_633 = bits(fifo_reset, 3, 3) @[dma_ctrl.scala 228:196]
    node _T_634 = eq(_T_633, UInt<1>("h00")) @[dma_ctrl.scala 228:185]
    node _T_635 = bits(_T_634, 0, 0) @[Bitwise.scala 72:15]
    node _T_636 = mux(_T_635, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12]
    node _T_637 = and(_T_632, _T_636) @[dma_ctrl.scala 228:150]
    reg _T_638 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 228:85]
    _T_638 <= _T_637 @[dma_ctrl.scala 228:85]
    fifo_error[3] <= _T_638 @[dma_ctrl.scala 228:50]
    node _T_639 = bits(fifo_error_en, 4, 4) @[dma_ctrl.scala 228:103]
    node _T_640 = bits(_T_639, 0, 0) @[dma_ctrl.scala 228:113]
    node _T_641 = mux(_T_640, fifo_error_in[4], fifo_error[4]) @[dma_ctrl.scala 228:89]
    node _T_642 = bits(fifo_reset, 4, 4) @[dma_ctrl.scala 228:196]
    node _T_643 = eq(_T_642, UInt<1>("h00")) @[dma_ctrl.scala 228:185]
    node _T_644 = bits(_T_643, 0, 0) @[Bitwise.scala 72:15]
    node _T_645 = mux(_T_644, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12]
    node _T_646 = and(_T_641, _T_645) @[dma_ctrl.scala 228:150]
    reg _T_647 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 228:85]
    _T_647 <= _T_646 @[dma_ctrl.scala 228:85]
    fifo_error[4] <= _T_647 @[dma_ctrl.scala 228:50]
    node _T_648 = bits(fifo_error_bus_en, 0, 0) @[dma_ctrl.scala 230:111]
    node _T_649 = bits(fifo_error_bus, 0, 0) @[dma_ctrl.scala 230:135]
    node _T_650 = mux(_T_648, UInt<1>("h01"), _T_649) @[dma_ctrl.scala 230:93]
    node _T_651 = bits(fifo_reset, 0, 0) @[dma_ctrl.scala 230:153]
    node _T_652 = eq(_T_651, UInt<1>("h00")) @[dma_ctrl.scala 230:142]
    node _T_653 = and(_T_650, _T_652) @[dma_ctrl.scala 230:140]
    reg _T_654 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 230:89]
    _T_654 <= _T_653 @[dma_ctrl.scala 230:89]
    node _T_655 = bits(fifo_error_bus_en, 1, 1) @[dma_ctrl.scala 230:111]
    node _T_656 = bits(fifo_error_bus, 1, 1) @[dma_ctrl.scala 230:135]
    node _T_657 = mux(_T_655, UInt<1>("h01"), _T_656) @[dma_ctrl.scala 230:93]
    node _T_658 = bits(fifo_reset, 1, 1) @[dma_ctrl.scala 230:153]
    node _T_659 = eq(_T_658, UInt<1>("h00")) @[dma_ctrl.scala 230:142]
    node _T_660 = and(_T_657, _T_659) @[dma_ctrl.scala 230:140]
    reg _T_661 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 230:89]
    _T_661 <= _T_660 @[dma_ctrl.scala 230:89]
    node _T_662 = bits(fifo_error_bus_en, 2, 2) @[dma_ctrl.scala 230:111]
    node _T_663 = bits(fifo_error_bus, 2, 2) @[dma_ctrl.scala 230:135]
    node _T_664 = mux(_T_662, UInt<1>("h01"), _T_663) @[dma_ctrl.scala 230:93]
    node _T_665 = bits(fifo_reset, 2, 2) @[dma_ctrl.scala 230:153]
    node _T_666 = eq(_T_665, UInt<1>("h00")) @[dma_ctrl.scala 230:142]
    node _T_667 = and(_T_664, _T_666) @[dma_ctrl.scala 230:140]
    reg _T_668 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 230:89]
    _T_668 <= _T_667 @[dma_ctrl.scala 230:89]
    node _T_669 = bits(fifo_error_bus_en, 3, 3) @[dma_ctrl.scala 230:111]
    node _T_670 = bits(fifo_error_bus, 3, 3) @[dma_ctrl.scala 230:135]
    node _T_671 = mux(_T_669, UInt<1>("h01"), _T_670) @[dma_ctrl.scala 230:93]
    node _T_672 = bits(fifo_reset, 3, 3) @[dma_ctrl.scala 230:153]
    node _T_673 = eq(_T_672, UInt<1>("h00")) @[dma_ctrl.scala 230:142]
    node _T_674 = and(_T_671, _T_673) @[dma_ctrl.scala 230:140]
    reg _T_675 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 230:89]
    _T_675 <= _T_674 @[dma_ctrl.scala 230:89]
    node _T_676 = bits(fifo_error_bus_en, 4, 4) @[dma_ctrl.scala 230:111]
    node _T_677 = bits(fifo_error_bus, 4, 4) @[dma_ctrl.scala 230:135]
    node _T_678 = mux(_T_676, UInt<1>("h01"), _T_677) @[dma_ctrl.scala 230:93]
    node _T_679 = bits(fifo_reset, 4, 4) @[dma_ctrl.scala 230:153]
    node _T_680 = eq(_T_679, UInt<1>("h00")) @[dma_ctrl.scala 230:142]
    node _T_681 = and(_T_678, _T_680) @[dma_ctrl.scala 230:140]
    reg _T_682 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 230:89]
    _T_682 <= _T_681 @[dma_ctrl.scala 230:89]
    node _T_683 = cat(_T_682, _T_675) @[Cat.scala 29:58]
    node _T_684 = cat(_T_683, _T_668) @[Cat.scala 29:58]
    node _T_685 = cat(_T_684, _T_661) @[Cat.scala 29:58]
    node _T_686 = cat(_T_685, _T_654) @[Cat.scala 29:58]
    fifo_error_bus <= _T_686 @[dma_ctrl.scala 230:21]
    node _T_687 = bits(fifo_pend_en, 0, 0) @[dma_ctrl.scala 232:106]
    node _T_688 = bits(fifo_rpend, 0, 0) @[dma_ctrl.scala 232:126]
    node _T_689 = mux(_T_687, UInt<1>("h01"), _T_688) @[dma_ctrl.scala 232:93]
    node _T_690 = bits(fifo_reset, 0, 0) @[dma_ctrl.scala 232:144]
    node _T_691 = eq(_T_690, UInt<1>("h00")) @[dma_ctrl.scala 232:133]
    node _T_692 = and(_T_689, _T_691) @[dma_ctrl.scala 232:131]
    reg _T_693 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 232:89]
    _T_693 <= _T_692 @[dma_ctrl.scala 232:89]
    node _T_694 = bits(fifo_pend_en, 1, 1) @[dma_ctrl.scala 232:106]
    node _T_695 = bits(fifo_rpend, 1, 1) @[dma_ctrl.scala 232:126]
    node _T_696 = mux(_T_694, UInt<1>("h01"), _T_695) @[dma_ctrl.scala 232:93]
    node _T_697 = bits(fifo_reset, 1, 1) @[dma_ctrl.scala 232:144]
    node _T_698 = eq(_T_697, UInt<1>("h00")) @[dma_ctrl.scala 232:133]
    node _T_699 = and(_T_696, _T_698) @[dma_ctrl.scala 232:131]
    reg _T_700 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 232:89]
    _T_700 <= _T_699 @[dma_ctrl.scala 232:89]
    node _T_701 = bits(fifo_pend_en, 2, 2) @[dma_ctrl.scala 232:106]
    node _T_702 = bits(fifo_rpend, 2, 2) @[dma_ctrl.scala 232:126]
    node _T_703 = mux(_T_701, UInt<1>("h01"), _T_702) @[dma_ctrl.scala 232:93]
    node _T_704 = bits(fifo_reset, 2, 2) @[dma_ctrl.scala 232:144]
    node _T_705 = eq(_T_704, UInt<1>("h00")) @[dma_ctrl.scala 232:133]
    node _T_706 = and(_T_703, _T_705) @[dma_ctrl.scala 232:131]
    reg _T_707 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 232:89]
    _T_707 <= _T_706 @[dma_ctrl.scala 232:89]
    node _T_708 = bits(fifo_pend_en, 3, 3) @[dma_ctrl.scala 232:106]
    node _T_709 = bits(fifo_rpend, 3, 3) @[dma_ctrl.scala 232:126]
    node _T_710 = mux(_T_708, UInt<1>("h01"), _T_709) @[dma_ctrl.scala 232:93]
    node _T_711 = bits(fifo_reset, 3, 3) @[dma_ctrl.scala 232:144]
    node _T_712 = eq(_T_711, UInt<1>("h00")) @[dma_ctrl.scala 232:133]
    node _T_713 = and(_T_710, _T_712) @[dma_ctrl.scala 232:131]
    reg _T_714 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 232:89]
    _T_714 <= _T_713 @[dma_ctrl.scala 232:89]
    node _T_715 = bits(fifo_pend_en, 4, 4) @[dma_ctrl.scala 232:106]
    node _T_716 = bits(fifo_rpend, 4, 4) @[dma_ctrl.scala 232:126]
    node _T_717 = mux(_T_715, UInt<1>("h01"), _T_716) @[dma_ctrl.scala 232:93]
    node _T_718 = bits(fifo_reset, 4, 4) @[dma_ctrl.scala 232:144]
    node _T_719 = eq(_T_718, UInt<1>("h00")) @[dma_ctrl.scala 232:133]
    node _T_720 = and(_T_717, _T_719) @[dma_ctrl.scala 232:131]
    reg _T_721 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 232:89]
    _T_721 <= _T_720 @[dma_ctrl.scala 232:89]
    node _T_722 = cat(_T_721, _T_714) @[Cat.scala 29:58]
    node _T_723 = cat(_T_722, _T_707) @[Cat.scala 29:58]
    node _T_724 = cat(_T_723, _T_700) @[Cat.scala 29:58]
    node _T_725 = cat(_T_724, _T_693) @[Cat.scala 29:58]
    fifo_rpend <= _T_725 @[dma_ctrl.scala 232:21]
    node _T_726 = bits(fifo_done_en, 0, 0) @[dma_ctrl.scala 234:106]
    node _T_727 = bits(fifo_done, 0, 0) @[dma_ctrl.scala 234:125]
    node _T_728 = mux(_T_726, UInt<1>("h01"), _T_727) @[dma_ctrl.scala 234:93]
    node _T_729 = bits(fifo_reset, 0, 0) @[dma_ctrl.scala 234:143]
    node _T_730 = eq(_T_729, UInt<1>("h00")) @[dma_ctrl.scala 234:132]
    node _T_731 = and(_T_728, _T_730) @[dma_ctrl.scala 234:130]
    reg _T_732 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 234:89]
    _T_732 <= _T_731 @[dma_ctrl.scala 234:89]
    node _T_733 = bits(fifo_done_en, 1, 1) @[dma_ctrl.scala 234:106]
    node _T_734 = bits(fifo_done, 1, 1) @[dma_ctrl.scala 234:125]
    node _T_735 = mux(_T_733, UInt<1>("h01"), _T_734) @[dma_ctrl.scala 234:93]
    node _T_736 = bits(fifo_reset, 1, 1) @[dma_ctrl.scala 234:143]
    node _T_737 = eq(_T_736, UInt<1>("h00")) @[dma_ctrl.scala 234:132]
    node _T_738 = and(_T_735, _T_737) @[dma_ctrl.scala 234:130]
    reg _T_739 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 234:89]
    _T_739 <= _T_738 @[dma_ctrl.scala 234:89]
    node _T_740 = bits(fifo_done_en, 2, 2) @[dma_ctrl.scala 234:106]
    node _T_741 = bits(fifo_done, 2, 2) @[dma_ctrl.scala 234:125]
    node _T_742 = mux(_T_740, UInt<1>("h01"), _T_741) @[dma_ctrl.scala 234:93]
    node _T_743 = bits(fifo_reset, 2, 2) @[dma_ctrl.scala 234:143]
    node _T_744 = eq(_T_743, UInt<1>("h00")) @[dma_ctrl.scala 234:132]
    node _T_745 = and(_T_742, _T_744) @[dma_ctrl.scala 234:130]
    reg _T_746 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 234:89]
    _T_746 <= _T_745 @[dma_ctrl.scala 234:89]
    node _T_747 = bits(fifo_done_en, 3, 3) @[dma_ctrl.scala 234:106]
    node _T_748 = bits(fifo_done, 3, 3) @[dma_ctrl.scala 234:125]
    node _T_749 = mux(_T_747, UInt<1>("h01"), _T_748) @[dma_ctrl.scala 234:93]
    node _T_750 = bits(fifo_reset, 3, 3) @[dma_ctrl.scala 234:143]
    node _T_751 = eq(_T_750, UInt<1>("h00")) @[dma_ctrl.scala 234:132]
    node _T_752 = and(_T_749, _T_751) @[dma_ctrl.scala 234:130]
    reg _T_753 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 234:89]
    _T_753 <= _T_752 @[dma_ctrl.scala 234:89]
    node _T_754 = bits(fifo_done_en, 4, 4) @[dma_ctrl.scala 234:106]
    node _T_755 = bits(fifo_done, 4, 4) @[dma_ctrl.scala 234:125]
    node _T_756 = mux(_T_754, UInt<1>("h01"), _T_755) @[dma_ctrl.scala 234:93]
    node _T_757 = bits(fifo_reset, 4, 4) @[dma_ctrl.scala 234:143]
    node _T_758 = eq(_T_757, UInt<1>("h00")) @[dma_ctrl.scala 234:132]
    node _T_759 = and(_T_756, _T_758) @[dma_ctrl.scala 234:130]
    reg _T_760 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 234:89]
    _T_760 <= _T_759 @[dma_ctrl.scala 234:89]
    node _T_761 = cat(_T_760, _T_753) @[Cat.scala 29:58]
    node _T_762 = cat(_T_761, _T_746) @[Cat.scala 29:58]
    node _T_763 = cat(_T_762, _T_739) @[Cat.scala 29:58]
    node _T_764 = cat(_T_763, _T_732) @[Cat.scala 29:58]
    fifo_done <= _T_764 @[dma_ctrl.scala 234:21]
    node _T_765 = bits(fifo_done_bus_en, 0, 0) @[dma_ctrl.scala 236:110]
    node _T_766 = bits(fifo_done_bus, 0, 0) @[dma_ctrl.scala 236:133]
    node _T_767 = mux(_T_765, UInt<1>("h01"), _T_766) @[dma_ctrl.scala 236:93]
    node _T_768 = bits(fifo_reset, 0, 0) @[dma_ctrl.scala 236:151]
    node _T_769 = eq(_T_768, UInt<1>("h00")) @[dma_ctrl.scala 236:140]
    node _T_770 = and(_T_767, _T_769) @[dma_ctrl.scala 236:138]
    reg _T_771 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 236:89]
    _T_771 <= _T_770 @[dma_ctrl.scala 236:89]
    node _T_772 = bits(fifo_done_bus_en, 1, 1) @[dma_ctrl.scala 236:110]
    node _T_773 = bits(fifo_done_bus, 1, 1) @[dma_ctrl.scala 236:133]
    node _T_774 = mux(_T_772, UInt<1>("h01"), _T_773) @[dma_ctrl.scala 236:93]
    node _T_775 = bits(fifo_reset, 1, 1) @[dma_ctrl.scala 236:151]
    node _T_776 = eq(_T_775, UInt<1>("h00")) @[dma_ctrl.scala 236:140]
    node _T_777 = and(_T_774, _T_776) @[dma_ctrl.scala 236:138]
    reg _T_778 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 236:89]
    _T_778 <= _T_777 @[dma_ctrl.scala 236:89]
    node _T_779 = bits(fifo_done_bus_en, 2, 2) @[dma_ctrl.scala 236:110]
    node _T_780 = bits(fifo_done_bus, 2, 2) @[dma_ctrl.scala 236:133]
    node _T_781 = mux(_T_779, UInt<1>("h01"), _T_780) @[dma_ctrl.scala 236:93]
    node _T_782 = bits(fifo_reset, 2, 2) @[dma_ctrl.scala 236:151]
    node _T_783 = eq(_T_782, UInt<1>("h00")) @[dma_ctrl.scala 236:140]
    node _T_784 = and(_T_781, _T_783) @[dma_ctrl.scala 236:138]
    reg _T_785 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 236:89]
    _T_785 <= _T_784 @[dma_ctrl.scala 236:89]
    node _T_786 = bits(fifo_done_bus_en, 3, 3) @[dma_ctrl.scala 236:110]
    node _T_787 = bits(fifo_done_bus, 3, 3) @[dma_ctrl.scala 236:133]
    node _T_788 = mux(_T_786, UInt<1>("h01"), _T_787) @[dma_ctrl.scala 236:93]
    node _T_789 = bits(fifo_reset, 3, 3) @[dma_ctrl.scala 236:151]
    node _T_790 = eq(_T_789, UInt<1>("h00")) @[dma_ctrl.scala 236:140]
    node _T_791 = and(_T_788, _T_790) @[dma_ctrl.scala 236:138]
    reg _T_792 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 236:89]
    _T_792 <= _T_791 @[dma_ctrl.scala 236:89]
    node _T_793 = bits(fifo_done_bus_en, 4, 4) @[dma_ctrl.scala 236:110]
    node _T_794 = bits(fifo_done_bus, 4, 4) @[dma_ctrl.scala 236:133]
    node _T_795 = mux(_T_793, UInt<1>("h01"), _T_794) @[dma_ctrl.scala 236:93]
    node _T_796 = bits(fifo_reset, 4, 4) @[dma_ctrl.scala 236:151]
    node _T_797 = eq(_T_796, UInt<1>("h00")) @[dma_ctrl.scala 236:140]
    node _T_798 = and(_T_795, _T_797) @[dma_ctrl.scala 236:138]
    reg _T_799 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 236:89]
    _T_799 <= _T_798 @[dma_ctrl.scala 236:89]
    node _T_800 = cat(_T_799, _T_792) @[Cat.scala 29:58]
    node _T_801 = cat(_T_800, _T_785) @[Cat.scala 29:58]
    node _T_802 = cat(_T_801, _T_778) @[Cat.scala 29:58]
    node _T_803 = cat(_T_802, _T_771) @[Cat.scala 29:58]
    fifo_done_bus <= _T_803 @[dma_ctrl.scala 236:21]
    node _T_804 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 238:84]
    inst rvclkhdr of rvclkhdr @[lib.scala 352:23]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr.io.en <= _T_804 @[lib.scala 355:17]
    rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_805 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_805 <= fifo_addr_in @[lib.scala 358:16]
    fifo_addr[0] <= _T_805 @[dma_ctrl.scala 238:49]
    node _T_806 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 238:84]
    inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 352:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_1.io.en <= _T_806 @[lib.scala 355:17]
    rvclkhdr_1.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_807 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_807 <= fifo_addr_in @[lib.scala 358:16]
    fifo_addr[1] <= _T_807 @[dma_ctrl.scala 238:49]
    node _T_808 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 238:84]
    inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 352:23]
    rvclkhdr_2.clock <= clock
    rvclkhdr_2.reset <= reset
    rvclkhdr_2.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_2.io.en <= _T_808 @[lib.scala 355:17]
    rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_809 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_809 <= fifo_addr_in @[lib.scala 358:16]
    fifo_addr[2] <= _T_809 @[dma_ctrl.scala 238:49]
    node _T_810 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 238:84]
    inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 352:23]
    rvclkhdr_3.clock <= clock
    rvclkhdr_3.reset <= reset
    rvclkhdr_3.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_3.io.en <= _T_810 @[lib.scala 355:17]
    rvclkhdr_3.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_811 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_811 <= fifo_addr_in @[lib.scala 358:16]
    fifo_addr[3] <= _T_811 @[dma_ctrl.scala 238:49]
    node _T_812 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 238:84]
    inst rvclkhdr_4 of rvclkhdr_4 @[lib.scala 352:23]
    rvclkhdr_4.clock <= clock
    rvclkhdr_4.reset <= reset
    rvclkhdr_4.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_4.io.en <= _T_812 @[lib.scala 355:17]
    rvclkhdr_4.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_813 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_813 <= fifo_addr_in @[lib.scala 358:16]
    fifo_addr[4] <= _T_813 @[dma_ctrl.scala 238:49]
    node _T_814 = bits(fifo_sz_in, 2, 0) @[dma_ctrl.scala 240:100]
    node _T_815 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 240:123]
    reg _T_816 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_815 : @[Reg.scala 28:19]
      _T_816 <= _T_814 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_sz[0] <= _T_816 @[dma_ctrl.scala 240:47]
    node _T_817 = bits(fifo_sz_in, 2, 0) @[dma_ctrl.scala 240:100]
    node _T_818 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 240:123]
    reg _T_819 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_818 : @[Reg.scala 28:19]
      _T_819 <= _T_817 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_sz[1] <= _T_819 @[dma_ctrl.scala 240:47]
    node _T_820 = bits(fifo_sz_in, 2, 0) @[dma_ctrl.scala 240:100]
    node _T_821 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 240:123]
    reg _T_822 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_821 : @[Reg.scala 28:19]
      _T_822 <= _T_820 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_sz[2] <= _T_822 @[dma_ctrl.scala 240:47]
    node _T_823 = bits(fifo_sz_in, 2, 0) @[dma_ctrl.scala 240:100]
    node _T_824 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 240:123]
    reg _T_825 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_824 : @[Reg.scala 28:19]
      _T_825 <= _T_823 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_sz[3] <= _T_825 @[dma_ctrl.scala 240:47]
    node _T_826 = bits(fifo_sz_in, 2, 0) @[dma_ctrl.scala 240:100]
    node _T_827 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 240:123]
    reg _T_828 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_827 : @[Reg.scala 28:19]
      _T_828 <= _T_826 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_sz[4] <= _T_828 @[dma_ctrl.scala 240:47]
    node _T_829 = bits(fifo_byteen_in, 7, 0) @[dma_ctrl.scala 242:108]
    node _T_830 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 242:131]
    node _T_831 = bits(_T_830, 0, 0) @[dma_ctrl.scala 242:141]
    reg _T_832 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_831 : @[Reg.scala 28:19]
      _T_832 <= _T_829 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_byteen[0] <= _T_832 @[dma_ctrl.scala 242:51]
    node _T_833 = bits(fifo_byteen_in, 7, 0) @[dma_ctrl.scala 242:108]
    node _T_834 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 242:131]
    node _T_835 = bits(_T_834, 0, 0) @[dma_ctrl.scala 242:141]
    reg _T_836 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_835 : @[Reg.scala 28:19]
      _T_836 <= _T_833 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_byteen[1] <= _T_836 @[dma_ctrl.scala 242:51]
    node _T_837 = bits(fifo_byteen_in, 7, 0) @[dma_ctrl.scala 242:108]
    node _T_838 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 242:131]
    node _T_839 = bits(_T_838, 0, 0) @[dma_ctrl.scala 242:141]
    reg _T_840 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_839 : @[Reg.scala 28:19]
      _T_840 <= _T_837 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_byteen[2] <= _T_840 @[dma_ctrl.scala 242:51]
    node _T_841 = bits(fifo_byteen_in, 7, 0) @[dma_ctrl.scala 242:108]
    node _T_842 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 242:131]
    node _T_843 = bits(_T_842, 0, 0) @[dma_ctrl.scala 242:141]
    reg _T_844 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_843 : @[Reg.scala 28:19]
      _T_844 <= _T_841 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_byteen[3] <= _T_844 @[dma_ctrl.scala 242:51]
    node _T_845 = bits(fifo_byteen_in, 7, 0) @[dma_ctrl.scala 242:108]
    node _T_846 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 242:131]
    node _T_847 = bits(_T_846, 0, 0) @[dma_ctrl.scala 242:141]
    reg _T_848 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_847 : @[Reg.scala 28:19]
      _T_848 <= _T_845 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_byteen[4] <= _T_848 @[dma_ctrl.scala 242:51]
    node _T_849 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 244:129]
    reg _T_850 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_849 : @[Reg.scala 28:19]
      _T_850 <= fifo_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_851 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 244:129]
    reg _T_852 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_851 : @[Reg.scala 28:19]
      _T_852 <= fifo_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_853 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 244:129]
    reg _T_854 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_853 : @[Reg.scala 28:19]
      _T_854 <= fifo_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_855 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 244:129]
    reg _T_856 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_855 : @[Reg.scala 28:19]
      _T_856 <= fifo_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_857 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 244:129]
    reg _T_858 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_857 : @[Reg.scala 28:19]
      _T_858 <= fifo_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_859 = cat(_T_858, _T_856) @[Cat.scala 29:58]
    node _T_860 = cat(_T_859, _T_854) @[Cat.scala 29:58]
    node _T_861 = cat(_T_860, _T_852) @[Cat.scala 29:58]
    node _T_862 = cat(_T_861, _T_850) @[Cat.scala 29:58]
    fifo_write <= _T_862 @[dma_ctrl.scala 244:21]
    node _T_863 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 246:136]
    reg _T_864 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_863 : @[Reg.scala 28:19]
      _T_864 <= fifo_posted_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_865 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 246:136]
    reg _T_866 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_865 : @[Reg.scala 28:19]
      _T_866 <= fifo_posted_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_867 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 246:136]
    reg _T_868 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_867 : @[Reg.scala 28:19]
      _T_868 <= fifo_posted_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_869 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 246:136]
    reg _T_870 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_869 : @[Reg.scala 28:19]
      _T_870 <= fifo_posted_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_871 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 246:136]
    reg _T_872 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_871 : @[Reg.scala 28:19]
      _T_872 <= fifo_posted_write_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_873 = cat(_T_872, _T_870) @[Cat.scala 29:58]
    node _T_874 = cat(_T_873, _T_868) @[Cat.scala 29:58]
    node _T_875 = cat(_T_874, _T_866) @[Cat.scala 29:58]
    node _T_876 = cat(_T_875, _T_864) @[Cat.scala 29:58]
    fifo_posted_write <= _T_876 @[dma_ctrl.scala 246:21]
    node _T_877 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 248:126]
    reg _T_878 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_877 : @[Reg.scala 28:19]
      _T_878 <= io.dbg_dma.dbg_ib.dbg_cmd_valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_879 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 248:126]
    reg _T_880 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_879 : @[Reg.scala 28:19]
      _T_880 <= io.dbg_dma.dbg_ib.dbg_cmd_valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_881 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 248:126]
    reg _T_882 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_881 : @[Reg.scala 28:19]
      _T_882 <= io.dbg_dma.dbg_ib.dbg_cmd_valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_883 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 248:126]
    reg _T_884 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_883 : @[Reg.scala 28:19]
      _T_884 <= io.dbg_dma.dbg_ib.dbg_cmd_valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_885 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 248:126]
    reg _T_886 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_885 : @[Reg.scala 28:19]
      _T_886 <= io.dbg_dma.dbg_ib.dbg_cmd_valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_887 = cat(_T_886, _T_884) @[Cat.scala 29:58]
    node _T_888 = cat(_T_887, _T_882) @[Cat.scala 29:58]
    node _T_889 = cat(_T_888, _T_880) @[Cat.scala 29:58]
    node _T_890 = cat(_T_889, _T_878) @[Cat.scala 29:58]
    fifo_dbg <= _T_890 @[dma_ctrl.scala 248:21]
    node _T_891 = bits(fifo_data_en, 0, 0) @[dma_ctrl.scala 250:88]
    inst rvclkhdr_5 of rvclkhdr_5 @[lib.scala 352:23]
    rvclkhdr_5.clock <= clock
    rvclkhdr_5.reset <= reset
    rvclkhdr_5.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_5.io.en <= _T_891 @[lib.scala 355:17]
    rvclkhdr_5.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_892 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_892 <= fifo_data_in[0] @[lib.scala 358:16]
    fifo_data[0] <= _T_892 @[dma_ctrl.scala 250:49]
    node _T_893 = bits(fifo_data_en, 1, 1) @[dma_ctrl.scala 250:88]
    inst rvclkhdr_6 of rvclkhdr_6 @[lib.scala 352:23]
    rvclkhdr_6.clock <= clock
    rvclkhdr_6.reset <= reset
    rvclkhdr_6.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_6.io.en <= _T_893 @[lib.scala 355:17]
    rvclkhdr_6.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_894 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_894 <= fifo_data_in[1] @[lib.scala 358:16]
    fifo_data[1] <= _T_894 @[dma_ctrl.scala 250:49]
    node _T_895 = bits(fifo_data_en, 2, 2) @[dma_ctrl.scala 250:88]
    inst rvclkhdr_7 of rvclkhdr_7 @[lib.scala 352:23]
    rvclkhdr_7.clock <= clock
    rvclkhdr_7.reset <= reset
    rvclkhdr_7.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_7.io.en <= _T_895 @[lib.scala 355:17]
    rvclkhdr_7.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_896 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_896 <= fifo_data_in[2] @[lib.scala 358:16]
    fifo_data[2] <= _T_896 @[dma_ctrl.scala 250:49]
    node _T_897 = bits(fifo_data_en, 3, 3) @[dma_ctrl.scala 250:88]
    inst rvclkhdr_8 of rvclkhdr_8 @[lib.scala 352:23]
    rvclkhdr_8.clock <= clock
    rvclkhdr_8.reset <= reset
    rvclkhdr_8.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_8.io.en <= _T_897 @[lib.scala 355:17]
    rvclkhdr_8.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_898 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_898 <= fifo_data_in[3] @[lib.scala 358:16]
    fifo_data[3] <= _T_898 @[dma_ctrl.scala 250:49]
    node _T_899 = bits(fifo_data_en, 4, 4) @[dma_ctrl.scala 250:88]
    inst rvclkhdr_9 of rvclkhdr_9 @[lib.scala 352:23]
    rvclkhdr_9.clock <= clock
    rvclkhdr_9.reset <= reset
    rvclkhdr_9.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_9.io.en <= _T_899 @[lib.scala 355:17]
    rvclkhdr_9.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg _T_900 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    _T_900 <= fifo_data_in[4] @[lib.scala 358:16]
    fifo_data[4] <= _T_900 @[dma_ctrl.scala 250:49]
    node _T_901 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 252:120]
    reg _T_902 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_901 : @[Reg.scala 28:19]
      _T_902 <= bus_cmd_tag @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_tag[0] <= _T_902 @[dma_ctrl.scala 252:48]
    node _T_903 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 252:120]
    reg _T_904 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_903 : @[Reg.scala 28:19]
      _T_904 <= bus_cmd_tag @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_tag[1] <= _T_904 @[dma_ctrl.scala 252:48]
    node _T_905 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 252:120]
    reg _T_906 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_905 : @[Reg.scala 28:19]
      _T_906 <= bus_cmd_tag @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_tag[2] <= _T_906 @[dma_ctrl.scala 252:48]
    node _T_907 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 252:120]
    reg _T_908 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_907 : @[Reg.scala 28:19]
      _T_908 <= bus_cmd_tag @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_tag[3] <= _T_908 @[dma_ctrl.scala 252:48]
    node _T_909 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 252:120]
    reg _T_910 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_909 : @[Reg.scala 28:19]
      _T_910 <= bus_cmd_tag @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_tag[4] <= _T_910 @[dma_ctrl.scala 252:48]
    node _T_911 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 254:120]
    reg _T_912 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_911 : @[Reg.scala 28:19]
      _T_912 <= bus_cmd_mid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_mid[0] <= _T_912 @[dma_ctrl.scala 254:48]
    node _T_913 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 254:120]
    reg _T_914 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_913 : @[Reg.scala 28:19]
      _T_914 <= bus_cmd_mid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_mid[1] <= _T_914 @[dma_ctrl.scala 254:48]
    node _T_915 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 254:120]
    reg _T_916 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_915 : @[Reg.scala 28:19]
      _T_916 <= bus_cmd_mid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_mid[2] <= _T_916 @[dma_ctrl.scala 254:48]
    node _T_917 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 254:120]
    reg _T_918 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_917 : @[Reg.scala 28:19]
      _T_918 <= bus_cmd_mid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_mid[3] <= _T_918 @[dma_ctrl.scala 254:48]
    node _T_919 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 254:120]
    reg _T_920 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_919 : @[Reg.scala 28:19]
      _T_920 <= bus_cmd_mid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_mid[4] <= _T_920 @[dma_ctrl.scala 254:48]
    node _T_921 = bits(fifo_cmd_en, 0, 0) @[dma_ctrl.scala 256:122]
    reg _T_922 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_921 : @[Reg.scala 28:19]
      _T_922 <= bus_cmd_prty @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_prty[0] <= _T_922 @[dma_ctrl.scala 256:49]
    node _T_923 = bits(fifo_cmd_en, 1, 1) @[dma_ctrl.scala 256:122]
    reg _T_924 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_923 : @[Reg.scala 28:19]
      _T_924 <= bus_cmd_prty @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_prty[1] <= _T_924 @[dma_ctrl.scala 256:49]
    node _T_925 = bits(fifo_cmd_en, 2, 2) @[dma_ctrl.scala 256:122]
    reg _T_926 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_925 : @[Reg.scala 28:19]
      _T_926 <= bus_cmd_prty @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_prty[2] <= _T_926 @[dma_ctrl.scala 256:49]
    node _T_927 = bits(fifo_cmd_en, 3, 3) @[dma_ctrl.scala 256:122]
    reg _T_928 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_927 : @[Reg.scala 28:19]
      _T_928 <= bus_cmd_prty @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_prty[3] <= _T_928 @[dma_ctrl.scala 256:49]
    node _T_929 = bits(fifo_cmd_en, 4, 4) @[dma_ctrl.scala 256:122]
    reg _T_930 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_929 : @[Reg.scala 28:19]
      _T_930 <= bus_cmd_prty @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    fifo_prty[4] <= _T_930 @[dma_ctrl.scala 256:49]
    node _T_931 = eq(WrPtr, UInt<3>("h04")) @[dma_ctrl.scala 260:30]
    node _T_932 = bits(_T_931, 0, 0) @[dma_ctrl.scala 260:57]
    node _T_933 = add(WrPtr, UInt<1>("h01")) @[dma_ctrl.scala 260:76]
    node _T_934 = tail(_T_933, 1) @[dma_ctrl.scala 260:76]
    node _T_935 = mux(_T_932, UInt<1>("h00"), _T_934) @[dma_ctrl.scala 260:22]
    NxtWrPtr <= _T_935 @[dma_ctrl.scala 260:16]
    node _T_936 = eq(RdPtr, UInt<3>("h04")) @[dma_ctrl.scala 262:30]
    node _T_937 = bits(_T_936, 0, 0) @[dma_ctrl.scala 262:57]
    node _T_938 = add(RdPtr, UInt<1>("h01")) @[dma_ctrl.scala 262:76]
    node _T_939 = tail(_T_938, 1) @[dma_ctrl.scala 262:76]
    node _T_940 = mux(_T_937, UInt<1>("h00"), _T_939) @[dma_ctrl.scala 262:22]
    NxtRdPtr <= _T_940 @[dma_ctrl.scala 262:16]
    node _T_941 = eq(RspPtr, UInt<3>("h04")) @[dma_ctrl.scala 264:31]
    node _T_942 = bits(_T_941, 0, 0) @[dma_ctrl.scala 264:58]
    node _T_943 = add(RspPtr, UInt<1>("h01")) @[dma_ctrl.scala 264:78]
    node _T_944 = tail(_T_943, 1) @[dma_ctrl.scala 264:78]
    node _T_945 = mux(_T_942, UInt<1>("h00"), _T_944) @[dma_ctrl.scala 264:22]
    NxtRspPtr <= _T_945 @[dma_ctrl.scala 264:16]
    node WrPtrEn = orr(fifo_cmd_en) @[dma_ctrl.scala 266:30]
    node _T_946 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 268:55]
    node _T_947 = bits(dma_address_error, 0, 0) @[dma_ctrl.scala 268:114]
    node _T_948 = bits(dma_alignment_error, 0, 0) @[dma_ctrl.scala 268:143]
    node _T_949 = or(_T_947, _T_948) @[dma_ctrl.scala 268:121]
    node _T_950 = or(_T_949, dma_dbg_cmd_error) @[dma_ctrl.scala 268:150]
    node RdPtrEn = or(_T_946, _T_950) @[dma_ctrl.scala 268:93]
    node _T_951 = or(bus_rsp_sent, bus_posted_write_done) @[dma_ctrl.scala 270:55]
    node _T_952 = and(_T_951, io.dma_bus_clk_en) @[dma_ctrl.scala 270:80]
    node RspPtrEn = or(io.dma_dbg_cmd_done, _T_952) @[dma_ctrl.scala 270:39]
    reg _T_953 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when WrPtrEn : @[Reg.scala 28:19]
      _T_953 <= NxtWrPtr @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    WrPtr <= _T_953 @[dma_ctrl.scala 272:16]
    node _T_954 = bits(RdPtrEn, 0, 0) @[dma_ctrl.scala 277:38]
    reg _T_955 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_954 : @[Reg.scala 28:19]
      _T_955 <= NxtRdPtr @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    RdPtr <= _T_955 @[dma_ctrl.scala 276:16]
    node _T_956 = bits(RspPtrEn, 0, 0) @[dma_ctrl.scala 281:40]
    reg _T_957 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_956 : @[Reg.scala 28:19]
      _T_957 <= NxtRspPtr @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    RspPtr <= _T_957 @[dma_ctrl.scala 280:16]
    wire num_fifo_vld_tmp : UInt<4>
    num_fifo_vld_tmp <= UInt<1>("h00")
    wire num_fifo_vld_tmp2 : UInt<4>
    num_fifo_vld_tmp2 <= UInt<1>("h00")
    node _T_958 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12]
    node _T_959 = cat(_T_958, axi_mstr_prty_en) @[Cat.scala 29:58]
    node _T_960 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12]
    node _T_961 = cat(_T_960, bus_rsp_sent) @[Cat.scala 29:58]
    node _T_962 = sub(_T_959, _T_961) @[dma_ctrl.scala 291:62]
    node _T_963 = tail(_T_962, 1) @[dma_ctrl.scala 291:62]
    num_fifo_vld_tmp <= _T_963 @[dma_ctrl.scala 291:25]
    node _T_964 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12]
    node _T_965 = bits(fifo_valid, 0, 0) @[dma_ctrl.scala 293:88]
    node _T_966 = cat(_T_964, _T_965) @[Cat.scala 29:58]
    node _T_967 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12]
    node _T_968 = bits(fifo_valid, 1, 1) @[dma_ctrl.scala 293:88]
    node _T_969 = cat(_T_967, _T_968) @[Cat.scala 29:58]
    node _T_970 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12]
    node _T_971 = bits(fifo_valid, 2, 2) @[dma_ctrl.scala 293:88]
    node _T_972 = cat(_T_970, _T_971) @[Cat.scala 29:58]
    node _T_973 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12]
    node _T_974 = bits(fifo_valid, 3, 3) @[dma_ctrl.scala 293:88]
    node _T_975 = cat(_T_973, _T_974) @[Cat.scala 29:58]
    node _T_976 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12]
    node _T_977 = bits(fifo_valid, 4, 4) @[dma_ctrl.scala 293:88]
    node _T_978 = cat(_T_976, _T_977) @[Cat.scala 29:58]
    node _T_979 = add(_T_966, _T_969) @[dma_ctrl.scala 293:102]
    node _T_980 = tail(_T_979, 1) @[dma_ctrl.scala 293:102]
    node _T_981 = add(_T_980, _T_972) @[dma_ctrl.scala 293:102]
    node _T_982 = tail(_T_981, 1) @[dma_ctrl.scala 293:102]
    node _T_983 = add(_T_982, _T_975) @[dma_ctrl.scala 293:102]
    node _T_984 = tail(_T_983, 1) @[dma_ctrl.scala 293:102]
    node _T_985 = add(_T_984, _T_978) @[dma_ctrl.scala 293:102]
    node _T_986 = tail(_T_985, 1) @[dma_ctrl.scala 293:102]
    num_fifo_vld_tmp2 <= _T_986 @[dma_ctrl.scala 293:25]
    node _T_987 = add(num_fifo_vld_tmp, num_fifo_vld_tmp2) @[dma_ctrl.scala 295:45]
    node _T_988 = tail(_T_987, 1) @[dma_ctrl.scala 295:45]
    num_fifo_vld <= _T_988 @[dma_ctrl.scala 295:25]
    node fifo_full_spec = geq(num_fifo_vld_tmp2, UInt<3>("h05")) @[dma_ctrl.scala 297:46]
    node _T_989 = or(fifo_full, dbg_dma_bubble_bus) @[dma_ctrl.scala 299:39]
    node dma_fifo_ready = not(_T_989) @[dma_ctrl.scala 299:27]
    node _T_990 = dshr(fifo_valid, RdPtr) @[dma_ctrl.scala 303:38]
    node _T_991 = bits(_T_990, 0, 0) @[dma_ctrl.scala 303:38]
    node _T_992 = dshr(fifo_done, RdPtr) @[dma_ctrl.scala 303:58]
    node _T_993 = bits(_T_992, 0, 0) @[dma_ctrl.scala 303:58]
    node _T_994 = eq(_T_993, UInt<1>("h00")) @[dma_ctrl.scala 303:48]
    node _T_995 = and(_T_991, _T_994) @[dma_ctrl.scala 303:46]
    node _T_996 = dshr(fifo_dbg, RdPtr) @[dma_ctrl.scala 303:77]
    node _T_997 = bits(_T_996, 0, 0) @[dma_ctrl.scala 303:77]
    node _T_998 = eq(_T_997, UInt<1>("h00")) @[dma_ctrl.scala 303:68]
    node _T_999 = and(_T_995, _T_998) @[dma_ctrl.scala 303:66]
    node _T_1000 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_iccm) @[dma_ctrl.scala 303:111]
    node _T_1001 = not(_T_1000) @[dma_ctrl.scala 303:88]
    node _T_1002 = and(_T_999, _T_1001) @[dma_ctrl.scala 303:85]
    dma_address_error <= _T_1002 @[dma_ctrl.scala 303:25]
    node _T_1003 = dshr(fifo_valid, RdPtr) @[dma_ctrl.scala 304:38]
    node _T_1004 = bits(_T_1003, 0, 0) @[dma_ctrl.scala 304:38]
    node _T_1005 = dshr(fifo_done, RdPtr) @[dma_ctrl.scala 304:58]
    node _T_1006 = bits(_T_1005, 0, 0) @[dma_ctrl.scala 304:58]
    node _T_1007 = eq(_T_1006, UInt<1>("h00")) @[dma_ctrl.scala 304:48]
    node _T_1008 = and(_T_1004, _T_1007) @[dma_ctrl.scala 304:46]
    node _T_1009 = eq(dma_address_error, UInt<1>("h00")) @[dma_ctrl.scala 304:68]
    node _T_1010 = and(_T_1008, _T_1009) @[dma_ctrl.scala 304:66]
    node _T_1011 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 305:22]
    node _T_1012 = eq(_T_1011, UInt<1>("h01")) @[dma_ctrl.scala 305:28]
    node _T_1013 = bits(dma_mem_addr_int, 0, 0) @[dma_ctrl.scala 305:55]
    node _T_1014 = and(_T_1012, _T_1013) @[dma_ctrl.scala 305:37]
    node _T_1015 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 306:23]
    node _T_1016 = eq(_T_1015, UInt<2>("h02")) @[dma_ctrl.scala 306:29]
    node _T_1017 = bits(dma_mem_addr_int, 1, 0) @[dma_ctrl.scala 306:57]
    node _T_1018 = orr(_T_1017) @[dma_ctrl.scala 306:64]
    node _T_1019 = and(_T_1016, _T_1018) @[dma_ctrl.scala 306:38]
    node _T_1020 = or(_T_1014, _T_1019) @[dma_ctrl.scala 305:60]
    node _T_1021 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 307:23]
    node _T_1022 = eq(_T_1021, UInt<2>("h03")) @[dma_ctrl.scala 307:29]
    node _T_1023 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 307:57]
    node _T_1024 = orr(_T_1023) @[dma_ctrl.scala 307:64]
    node _T_1025 = and(_T_1022, _T_1024) @[dma_ctrl.scala 307:38]
    node _T_1026 = or(_T_1020, _T_1025) @[dma_ctrl.scala 306:70]
    node _T_1027 = bits(dma_mem_sz_int, 1, 0) @[dma_ctrl.scala 308:48]
    node _T_1028 = eq(_T_1027, UInt<2>("h02")) @[dma_ctrl.scala 308:55]
    node _T_1029 = bits(dma_mem_sz_int, 1, 0) @[dma_ctrl.scala 308:81]
    node _T_1030 = eq(_T_1029, UInt<2>("h03")) @[dma_ctrl.scala 308:88]
    node _T_1031 = or(_T_1028, _T_1030) @[dma_ctrl.scala 308:64]
    node _T_1032 = not(_T_1031) @[dma_ctrl.scala 308:31]
    node _T_1033 = and(dma_mem_addr_in_iccm, _T_1032) @[dma_ctrl.scala 308:29]
    node _T_1034 = or(_T_1026, _T_1033) @[dma_ctrl.scala 307:70]
    node _T_1035 = and(dma_mem_addr_in_dccm, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 309:29]
    node _T_1036 = bits(dma_mem_sz_int, 1, 0) @[dma_ctrl.scala 309:87]
    node _T_1037 = eq(_T_1036, UInt<2>("h02")) @[dma_ctrl.scala 309:94]
    node _T_1038 = bits(dma_mem_sz_int, 1, 0) @[dma_ctrl.scala 309:120]
    node _T_1039 = eq(_T_1038, UInt<2>("h03")) @[dma_ctrl.scala 309:127]
    node _T_1040 = or(_T_1037, _T_1039) @[dma_ctrl.scala 309:103]
    node _T_1041 = not(_T_1040) @[dma_ctrl.scala 309:70]
    node _T_1042 = and(_T_1035, _T_1041) @[dma_ctrl.scala 309:68]
    node _T_1043 = or(_T_1034, _T_1042) @[dma_ctrl.scala 308:108]
    node _T_1044 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 310:62]
    node _T_1045 = eq(_T_1044, UInt<2>("h02")) @[dma_ctrl.scala 310:69]
    node _T_1046 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1045) @[dma_ctrl.scala 310:45]
    node _T_1047 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 310:108]
    node _T_1048 = eq(_T_1047, UInt<1>("h00")) @[dma_ctrl.scala 310:114]
    node _T_1049 = bits(dma_mem_byteen, 3, 0) @[dma_ctrl.scala 310:141]
    node _T_1050 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 311:26]
    node _T_1051 = eq(_T_1050, UInt<1>("h01")) @[dma_ctrl.scala 311:32]
    node _T_1052 = bits(dma_mem_byteen, 4, 1) @[dma_ctrl.scala 311:59]
    node _T_1053 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 312:26]
    node _T_1054 = eq(_T_1053, UInt<2>("h02")) @[dma_ctrl.scala 312:32]
    node _T_1055 = bits(dma_mem_byteen, 5, 2) @[dma_ctrl.scala 312:59]
    node _T_1056 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 313:26]
    node _T_1057 = eq(_T_1056, UInt<2>("h03")) @[dma_ctrl.scala 313:32]
    node _T_1058 = bits(dma_mem_byteen, 6, 3) @[dma_ctrl.scala 313:59]
    node _T_1059 = mux(_T_1048, _T_1049, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1060 = mux(_T_1051, _T_1052, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1061 = mux(_T_1054, _T_1055, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1062 = mux(_T_1057, _T_1058, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1063 = or(_T_1059, _T_1060) @[Mux.scala 27:72]
    node _T_1064 = or(_T_1063, _T_1061) @[Mux.scala 27:72]
    node _T_1065 = or(_T_1064, _T_1062) @[Mux.scala 27:72]
    wire _T_1066 : UInt<4> @[Mux.scala 27:72]
    _T_1066 <= _T_1065 @[Mux.scala 27:72]
    node _T_1067 = neq(_T_1066, UInt<4>("h0f")) @[dma_ctrl.scala 313:68]
    node _T_1068 = and(_T_1046, _T_1067) @[dma_ctrl.scala 310:78]
    node _T_1069 = or(_T_1043, _T_1068) @[dma_ctrl.scala 309:145]
    node _T_1070 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 314:62]
    node _T_1071 = eq(_T_1070, UInt<2>("h03")) @[dma_ctrl.scala 314:69]
    node _T_1072 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1071) @[dma_ctrl.scala 314:45]
    node _T_1073 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 314:97]
    node _T_1074 = eq(_T_1073, UInt<4>("h0f")) @[dma_ctrl.scala 314:103]
    node _T_1075 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 314:133]
    node _T_1076 = eq(_T_1075, UInt<8>("h0f0")) @[dma_ctrl.scala 314:139]
    node _T_1077 = or(_T_1074, _T_1076) @[dma_ctrl.scala 314:116]
    node _T_1078 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 314:169]
    node _T_1079 = eq(_T_1078, UInt<8>("h0ff")) @[dma_ctrl.scala 314:175]
    node _T_1080 = or(_T_1077, _T_1079) @[dma_ctrl.scala 314:152]
    node _T_1081 = eq(_T_1080, UInt<1>("h00")) @[dma_ctrl.scala 314:80]
    node _T_1082 = and(_T_1072, _T_1081) @[dma_ctrl.scala 314:78]
    node _T_1083 = or(_T_1069, _T_1082) @[dma_ctrl.scala 313:79]
    node _T_1084 = and(_T_1010, _T_1083) @[dma_ctrl.scala 304:87]
    dma_alignment_error <= _T_1084 @[dma_ctrl.scala 304:25]
    node _T_1085 = and(fifo_empty, dbg_dma_bubble_bus) @[dma_ctrl.scala 319:50]
    io.dbg_dma_io.dma_dbg_ready <= _T_1085 @[dma_ctrl.scala 319:36]
    node _T_1086 = dshr(fifo_valid, RspPtr) @[dma_ctrl.scala 320:39]
    node _T_1087 = bits(_T_1086, 0, 0) @[dma_ctrl.scala 320:39]
    node _T_1088 = dshr(fifo_dbg, RspPtr) @[dma_ctrl.scala 320:58]
    node _T_1089 = bits(_T_1088, 0, 0) @[dma_ctrl.scala 320:58]
    node _T_1090 = and(_T_1087, _T_1089) @[dma_ctrl.scala 320:48]
    node _T_1091 = dshr(fifo_done, RspPtr) @[dma_ctrl.scala 320:78]
    node _T_1092 = bits(_T_1091, 0, 0) @[dma_ctrl.scala 320:78]
    node _T_1093 = and(_T_1090, _T_1092) @[dma_ctrl.scala 320:67]
    io.dma_dbg_cmd_done <= _T_1093 @[dma_ctrl.scala 320:25]
    node _T_1094 = bits(fifo_addr[RspPtr], 2, 2) @[dma_ctrl.scala 321:49]
    node _T_1095 = bits(fifo_data[RspPtr], 63, 32) @[dma_ctrl.scala 321:71]
    node _T_1096 = bits(fifo_data[RspPtr], 31, 0) @[dma_ctrl.scala 321:98]
    node _T_1097 = mux(_T_1094, _T_1095, _T_1096) @[dma_ctrl.scala 321:31]
    io.dma_dbg_rddata <= _T_1097 @[dma_ctrl.scala 321:25]
    node _T_1098 = orr(fifo_error[RspPtr]) @[dma_ctrl.scala 322:47]
    io.dma_dbg_cmd_fail <= _T_1098 @[dma_ctrl.scala 322:25]
    node _T_1099 = dshr(fifo_valid, RdPtr) @[dma_ctrl.scala 324:38]
    node _T_1100 = bits(_T_1099, 0, 0) @[dma_ctrl.scala 324:38]
    node _T_1101 = dshr(fifo_done, RdPtr) @[dma_ctrl.scala 324:58]
    node _T_1102 = bits(_T_1101, 0, 0) @[dma_ctrl.scala 324:58]
    node _T_1103 = eq(_T_1102, UInt<1>("h00")) @[dma_ctrl.scala 324:48]
    node _T_1104 = and(_T_1100, _T_1103) @[dma_ctrl.scala 324:46]
    node _T_1105 = dshr(fifo_dbg, RdPtr) @[dma_ctrl.scala 324:76]
    node _T_1106 = bits(_T_1105, 0, 0) @[dma_ctrl.scala 324:76]
    node _T_1107 = and(_T_1104, _T_1106) @[dma_ctrl.scala 324:66]
    node _T_1108 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_iccm) @[dma_ctrl.scala 324:111]
    node _T_1109 = or(_T_1108, dma_mem_addr_in_pic) @[dma_ctrl.scala 324:134]
    node _T_1110 = not(_T_1109) @[dma_ctrl.scala 324:88]
    node _T_1111 = bits(_T_1110, 0, 0) @[dma_ctrl.scala 324:164]
    node _T_1112 = bits(dma_mem_sz_int, 1, 0) @[dma_ctrl.scala 324:184]
    node _T_1113 = neq(_T_1112, UInt<2>("h02")) @[dma_ctrl.scala 324:191]
    node _T_1114 = or(_T_1111, _T_1113) @[dma_ctrl.scala 324:167]
    node _T_1115 = and(_T_1107, _T_1114) @[dma_ctrl.scala 324:84]
    dma_dbg_cmd_error <= _T_1115 @[dma_ctrl.scala 324:25]
    node _T_1116 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[dma_ctrl.scala 328:80]
    node _T_1117 = and(dma_mem_req, _T_1116) @[dma_ctrl.scala 328:56]
    node _T_1118 = geq(dma_nack_count, dma_nack_count_csr) @[dma_ctrl.scala 328:121]
    node _T_1119 = and(_T_1117, _T_1118) @[dma_ctrl.scala 328:103]
    io.dec_dma.tlu_dma.dma_dccm_stall_any <= _T_1119 @[dma_ctrl.scala 328:41]
    node _T_1120 = and(dma_mem_req, dma_mem_addr_in_iccm) @[dma_ctrl.scala 329:56]
    node _T_1121 = geq(dma_nack_count, dma_nack_count_csr) @[dma_ctrl.scala 329:97]
    node _T_1122 = and(_T_1120, _T_1121) @[dma_ctrl.scala 329:79]
    io.ifu_dma.dma_ifc.dma_iccm_stall_any <= _T_1122 @[dma_ctrl.scala 329:41]
    io.dec_dma.tlu_dma.dma_iccm_stall_any <= io.ifu_dma.dma_ifc.dma_iccm_stall_any @[dma_ctrl.scala 330:41]
    io.dec_dma.dctl_dma.dma_dccm_stall_any <= io.dec_dma.tlu_dma.dma_dccm_stall_any @[dma_ctrl.scala 331:42]
    node _T_1123 = orr(fifo_valid) @[dma_ctrl.scala 334:30]
    node _T_1124 = not(_T_1123) @[dma_ctrl.scala 334:17]
    fifo_empty <= _T_1124 @[dma_ctrl.scala 334:14]
    dma_nack_count_csr <= io.dec_dma.tlu_dma.dec_tlu_dma_qos_prty @[dma_ctrl.scala 338:22]
    node _T_1125 = geq(dma_nack_count, dma_nack_count_csr) @[dma_ctrl.scala 339:45]
    node _T_1126 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 339:115]
    node _T_1127 = eq(_T_1126, UInt<1>("h00")) @[dma_ctrl.scala 339:77]
    node _T_1128 = bits(_T_1127, 0, 0) @[Bitwise.scala 72:15]
    node _T_1129 = mux(_T_1128, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12]
    node _T_1130 = bits(dma_nack_count, 2, 0) @[dma_ctrl.scala 339:171]
    node _T_1131 = and(_T_1129, _T_1130) @[dma_ctrl.scala 339:155]
    node _T_1132 = bits(dma_mem_req, 0, 0) @[dma_ctrl.scala 339:196]
    node _T_1133 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 339:243]
    node _T_1134 = eq(_T_1133, UInt<1>("h00")) @[dma_ctrl.scala 339:205]
    node _T_1135 = and(_T_1132, _T_1134) @[dma_ctrl.scala 339:203]
    node _T_1136 = bits(dma_nack_count, 2, 0) @[dma_ctrl.scala 339:298]
    node _T_1137 = add(_T_1136, UInt<1>("h01")) @[dma_ctrl.scala 339:304]
    node _T_1138 = tail(_T_1137, 1) @[dma_ctrl.scala 339:304]
    node _T_1139 = mux(_T_1135, _T_1138, UInt<1>("h00")) @[dma_ctrl.scala 339:182]
    node dma_nack_count_d = mux(_T_1125, _T_1131, _T_1139) @[dma_ctrl.scala 339:29]
    node _T_1140 = bits(dma_nack_count_d, 2, 0) @[dma_ctrl.scala 342:31]
    node _T_1141 = bits(dma_mem_req, 0, 0) @[dma_ctrl.scala 342:55]
    reg _T_1142 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1141 : @[Reg.scala 28:19]
      _T_1142 <= _T_1140 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    dma_nack_count <= _T_1142 @[dma_ctrl.scala 341:22]
    node _T_1143 = dshr(fifo_valid, RdPtr) @[dma_ctrl.scala 347:33]
    node _T_1144 = bits(_T_1143, 0, 0) @[dma_ctrl.scala 347:33]
    node _T_1145 = dshr(fifo_rpend, RdPtr) @[dma_ctrl.scala 347:54]
    node _T_1146 = bits(_T_1145, 0, 0) @[dma_ctrl.scala 347:54]
    node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[dma_ctrl.scala 347:43]
    node _T_1148 = and(_T_1144, _T_1147) @[dma_ctrl.scala 347:41]
    node _T_1149 = dshr(fifo_done, RdPtr) @[dma_ctrl.scala 347:74]
    node _T_1150 = bits(_T_1149, 0, 0) @[dma_ctrl.scala 347:74]
    node _T_1151 = eq(_T_1150, UInt<1>("h00")) @[dma_ctrl.scala 347:64]
    node _T_1152 = and(_T_1148, _T_1151) @[dma_ctrl.scala 347:62]
    node _T_1153 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 347:104]
    node _T_1154 = or(_T_1153, dma_dbg_cmd_error) @[dma_ctrl.scala 347:126]
    node _T_1155 = eq(_T_1154, UInt<1>("h00")) @[dma_ctrl.scala 347:84]
    node _T_1156 = and(_T_1152, _T_1155) @[dma_ctrl.scala 347:82]
    dma_mem_req <= _T_1156 @[dma_ctrl.scala 347:20]
    node _T_1157 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[dma_ctrl.scala 348:79]
    node _T_1158 = and(dma_mem_req, _T_1157) @[dma_ctrl.scala 348:55]
    node _T_1159 = and(_T_1158, io.lsu_dma.dccm_ready) @[dma_ctrl.scala 348:102]
    io.lsu_dma.dma_lsc_ctl.dma_dccm_req <= _T_1159 @[dma_ctrl.scala 348:40]
    node _T_1160 = and(dma_mem_req, dma_mem_addr_in_iccm) @[dma_ctrl.scala 349:55]
    node _T_1161 = and(_T_1160, io.iccm_ready) @[dma_ctrl.scala 349:78]
    io.ifu_dma.dma_mem_ctl.dma_iccm_req <= _T_1161 @[dma_ctrl.scala 349:40]
    io.lsu_dma.dma_mem_tag <= RdPtr @[dma_ctrl.scala 350:28]
    dma_mem_addr_int <= fifo_addr[RdPtr] @[dma_ctrl.scala 351:20]
    dma_mem_sz_int <= fifo_sz[RdPtr] @[dma_ctrl.scala 352:20]
    node _T_1162 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 353:101]
    node _T_1163 = eq(_T_1162, UInt<8>("h0f0")) @[dma_ctrl.scala 353:107]
    node _T_1164 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1163) @[dma_ctrl.scala 353:84]
    node _T_1165 = bits(dma_mem_addr_int, 31, 3) @[dma_ctrl.scala 353:141]
    node _T_1166 = bits(dma_mem_addr_int, 1, 0) @[dma_ctrl.scala 353:171]
    node _T_1167 = cat(_T_1165, UInt<1>("h01")) @[Cat.scala 29:58]
    node _T_1168 = cat(_T_1167, _T_1166) @[Cat.scala 29:58]
    node _T_1169 = bits(dma_mem_addr_int, 31, 0) @[dma_ctrl.scala 353:196]
    node _T_1170 = mux(_T_1164, _T_1168, _T_1169) @[dma_ctrl.scala 353:46]
    io.lsu_dma.dma_lsc_ctl.dma_mem_addr <= _T_1170 @[dma_ctrl.scala 353:40]
    node _T_1171 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 354:102]
    node _T_1172 = eq(_T_1171, UInt<4>("h0f")) @[dma_ctrl.scala 354:108]
    node _T_1173 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 354:138]
    node _T_1174 = eq(_T_1173, UInt<8>("h0f0")) @[dma_ctrl.scala 354:144]
    node _T_1175 = or(_T_1172, _T_1174) @[dma_ctrl.scala 354:121]
    node _T_1176 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1175) @[dma_ctrl.scala 354:84]
    node _T_1177 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 354:178]
    node _T_1178 = mux(_T_1176, UInt<2>("h02"), _T_1177) @[dma_ctrl.scala 354:46]
    io.lsu_dma.dma_lsc_ctl.dma_mem_sz <= _T_1178 @[dma_ctrl.scala 354:40]
    dma_mem_byteen <= fifo_byteen[RdPtr] @[dma_ctrl.scala 355:20]
    node _T_1179 = dshr(fifo_write, RdPtr) @[dma_ctrl.scala 356:53]
    node _T_1180 = bits(_T_1179, 0, 0) @[dma_ctrl.scala 356:53]
    io.lsu_dma.dma_lsc_ctl.dma_mem_write <= _T_1180 @[dma_ctrl.scala 356:40]
    io.lsu_dma.dma_lsc_ctl.dma_mem_wdata <= fifo_data[RdPtr] @[dma_ctrl.scala 357:40]
    node _T_1181 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 361:83]
    node _T_1182 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, _T_1181) @[dma_ctrl.scala 361:81]
    io.dec_dma.tlu_dma.dma_pmu_dccm_read <= _T_1182 @[dma_ctrl.scala 361:42]
    node _T_1183 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 362:81]
    io.dec_dma.tlu_dma.dma_pmu_dccm_write <= _T_1183 @[dma_ctrl.scala 362:42]
    node _T_1184 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 363:82]
    node _T_1185 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 363:123]
    node _T_1186 = and(_T_1184, _T_1185) @[dma_ctrl.scala 363:121]
    io.dec_dma.tlu_dma.dma_pmu_any_read <= _T_1186 @[dma_ctrl.scala 363:42]
    node _T_1187 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 364:82]
    node _T_1188 = and(_T_1187, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 364:121]
    io.dec_dma.tlu_dma.dma_pmu_any_write <= _T_1188 @[dma_ctrl.scala 364:42]
    reg _T_1189 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 369:12]
    _T_1189 <= fifo_full_spec @[dma_ctrl.scala 369:12]
    fifo_full <= _T_1189 @[dma_ctrl.scala 368:22]
    reg _T_1190 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 373:12]
    _T_1190 <= io.dbg_dma_io.dbg_dma_bubble @[dma_ctrl.scala 373:12]
    dbg_dma_bubble_bus <= _T_1190 @[dma_ctrl.scala 372:22]
    reg _T_1191 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 377:12]
    _T_1191 <= io.dma_dbg_cmd_done @[dma_ctrl.scala 377:12]
    dma_dbg_cmd_done_q <= _T_1191 @[dma_ctrl.scala 376:22]
    node _T_1192 = and(bus_cmd_valid, io.dma_bus_clk_en) @[dma_ctrl.scala 382:44]
    node _T_1193 = or(_T_1192, io.dbg_dma.dbg_ib.dbg_cmd_valid) @[dma_ctrl.scala 382:65]
    node dma_buffer_c1_clken = or(_T_1193, io.clk_override) @[dma_ctrl.scala 382:99]
    node _T_1194 = or(bus_cmd_valid, bus_rsp_valid) @[dma_ctrl.scala 383:44]
    node _T_1195 = or(_T_1194, io.dbg_dma.dbg_ib.dbg_cmd_valid) @[dma_ctrl.scala 383:60]
    node _T_1196 = or(_T_1195, io.dma_dbg_cmd_done) @[dma_ctrl.scala 383:94]
    node _T_1197 = or(_T_1196, dma_dbg_cmd_done_q) @[dma_ctrl.scala 383:116]
    node _T_1198 = orr(fifo_valid) @[dma_ctrl.scala 383:151]
    node _T_1199 = or(_T_1197, _T_1198) @[dma_ctrl.scala 383:137]
    node dma_free_clken = or(_T_1199, io.clk_override) @[dma_ctrl.scala 383:156]
    inst dma_buffer_c1cgc of rvclkhdr_10 @[dma_ctrl.scala 385:32]
    dma_buffer_c1cgc.clock <= clock
    dma_buffer_c1cgc.reset <= reset
    dma_buffer_c1cgc.io.en <= dma_buffer_c1_clken @[dma_ctrl.scala 386:33]
    dma_buffer_c1cgc.io.scan_mode <= io.scan_mode @[dma_ctrl.scala 387:33]
    dma_buffer_c1cgc.io.clk <= clock @[dma_ctrl.scala 388:33]
    dma_buffer_c1_clk <= dma_buffer_c1cgc.io.l1clk @[dma_ctrl.scala 389:33]
    inst dma_free_cgc of rvclkhdr_11 @[dma_ctrl.scala 391:28]
    dma_free_cgc.clock <= clock
    dma_free_cgc.reset <= reset
    dma_free_cgc.io.en <= dma_free_clken @[dma_ctrl.scala 392:29]
    dma_free_cgc.io.scan_mode <= io.scan_mode @[dma_ctrl.scala 393:29]
    dma_free_cgc.io.clk <= clock @[dma_ctrl.scala 394:29]
    dma_free_clk <= dma_free_cgc.io.l1clk @[dma_ctrl.scala 395:29]
    inst dma_bus_cgc of rvclkhdr_12 @[dma_ctrl.scala 397:27]
    dma_bus_cgc.clock <= clock
    dma_bus_cgc.reset <= reset
    dma_bus_cgc.io.en <= io.dma_bus_clk_en @[dma_ctrl.scala 398:28]
    dma_bus_cgc.io.scan_mode <= io.scan_mode @[dma_ctrl.scala 399:28]
    dma_bus_cgc.io.clk <= clock @[dma_ctrl.scala 400:28]
    dma_bus_clk <= dma_bus_cgc.io.l1clk @[dma_ctrl.scala 401:28]
    node wrbuf_en = and(io.dma_axi.aw.valid, io.dma_axi.aw.ready) @[dma_ctrl.scala 405:47]
    node wrbuf_data_en = and(io.dma_axi.w.valid, io.dma_axi.w.ready) @[dma_ctrl.scala 406:46]
    node wrbuf_cmd_sent = and(axi_mstr_prty_en, bus_cmd_write) @[dma_ctrl.scala 407:40]
    node _T_1200 = bits(wrbuf_cmd_sent, 0, 0) @[dma_ctrl.scala 408:42]
    node _T_1201 = eq(wrbuf_en, UInt<1>("h00")) @[dma_ctrl.scala 408:51]
    node wrbuf_rst = and(_T_1200, _T_1201) @[dma_ctrl.scala 408:49]
    node _T_1202 = bits(wrbuf_cmd_sent, 0, 0) @[dma_ctrl.scala 409:42]
    node _T_1203 = eq(wrbuf_data_en, UInt<1>("h00")) @[dma_ctrl.scala 409:51]
    node wrbuf_data_rst = and(_T_1202, _T_1203) @[dma_ctrl.scala 409:49]
    node _T_1204 = mux(wrbuf_en, UInt<1>("h01"), wrbuf_vld) @[dma_ctrl.scala 411:63]
    node _T_1205 = eq(wrbuf_rst, UInt<1>("h00")) @[dma_ctrl.scala 411:92]
    node _T_1206 = and(_T_1204, _T_1205) @[dma_ctrl.scala 411:90]
    reg _T_1207 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 411:59]
    _T_1207 <= _T_1206 @[dma_ctrl.scala 411:59]
    wrbuf_vld <= _T_1207 @[dma_ctrl.scala 411:25]
    node _T_1208 = mux(wrbuf_data_en, UInt<1>("h01"), wrbuf_data_vld) @[dma_ctrl.scala 413:63]
    node _T_1209 = eq(wrbuf_data_rst, UInt<1>("h00")) @[dma_ctrl.scala 413:102]
    node _T_1210 = and(_T_1208, _T_1209) @[dma_ctrl.scala 413:100]
    reg _T_1211 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 413:59]
    _T_1211 <= _T_1210 @[dma_ctrl.scala 413:59]
    wrbuf_data_vld <= _T_1211 @[dma_ctrl.scala 413:25]
    reg wrbuf_tag : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when wrbuf_en : @[Reg.scala 28:19]
      wrbuf_tag <= io.dma_axi.aw.bits.id @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wrbuf_sz : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when wrbuf_en : @[Reg.scala 28:19]
      wrbuf_sz <= io.dma_axi.aw.bits.size @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_1212 = and(wrbuf_en, io.dma_bus_clk_en) @[dma_ctrl.scala 423:68]
    inst rvclkhdr_10 of rvclkhdr_13 @[lib.scala 352:23]
    rvclkhdr_10.clock <= clock
    rvclkhdr_10.reset <= reset
    rvclkhdr_10.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_10.io.en <= _T_1212 @[lib.scala 355:17]
    rvclkhdr_10.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg wrbuf_addr : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    wrbuf_addr <= io.dma_axi.aw.bits.addr @[lib.scala 358:16]
    node _T_1213 = and(wrbuf_data_en, io.dma_bus_clk_en) @[dma_ctrl.scala 425:72]
    inst rvclkhdr_11 of rvclkhdr_14 @[lib.scala 352:23]
    rvclkhdr_11.clock <= clock
    rvclkhdr_11.reset <= reset
    rvclkhdr_11.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_11.io.en <= _T_1213 @[lib.scala 355:17]
    rvclkhdr_11.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg wrbuf_data : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    wrbuf_data <= io.dma_axi.w.bits.data @[lib.scala 358:16]
    reg wrbuf_byteen : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when wrbuf_data_en : @[Reg.scala 28:19]
      wrbuf_byteen <= io.dma_axi.w.bits.strb @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node rdbuf_en = and(io.dma_axi.ar.valid, io.dma_axi.ar.ready) @[dma_ctrl.scala 433:59]
    node _T_1214 = eq(bus_cmd_write, UInt<1>("h00")) @[dma_ctrl.scala 434:44]
    node rdbuf_cmd_sent = and(axi_mstr_prty_en, _T_1214) @[dma_ctrl.scala 434:42]
    node _T_1215 = bits(rdbuf_cmd_sent, 0, 0) @[dma_ctrl.scala 435:54]
    node _T_1216 = eq(rdbuf_en, UInt<1>("h00")) @[dma_ctrl.scala 435:63]
    node rdbuf_rst = and(_T_1215, _T_1216) @[dma_ctrl.scala 435:61]
    node _T_1217 = mux(rdbuf_en, UInt<1>("h01"), rdbuf_vld) @[dma_ctrl.scala 437:51]
    node _T_1218 = eq(rdbuf_rst, UInt<1>("h00")) @[dma_ctrl.scala 437:80]
    node _T_1219 = and(_T_1217, _T_1218) @[dma_ctrl.scala 437:78]
    reg _T_1220 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 437:47]
    _T_1220 <= _T_1219 @[dma_ctrl.scala 437:47]
    rdbuf_vld <= _T_1220 @[dma_ctrl.scala 437:13]
    reg rdbuf_tag : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when rdbuf_en : @[Reg.scala 28:19]
      rdbuf_tag <= io.dma_axi.ar.bits.id @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg rdbuf_sz : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when rdbuf_en : @[Reg.scala 28:19]
      rdbuf_sz <= io.dma_axi.ar.bits.size @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_1221 = and(rdbuf_en, io.dma_bus_clk_en) @[dma_ctrl.scala 447:61]
    inst rvclkhdr_12 of rvclkhdr_15 @[lib.scala 352:23]
    rvclkhdr_12.clock <= clock
    rvclkhdr_12.reset <= reset
    rvclkhdr_12.io.clk <= clock @[lib.scala 354:18]
    rvclkhdr_12.io.en <= _T_1221 @[lib.scala 355:17]
    rvclkhdr_12.io.scan_mode <= io.scan_mode @[lib.scala 356:24]
    reg rdbuf_addr : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16]
    rdbuf_addr <= io.dma_axi.ar.bits.addr @[lib.scala 358:16]
    node _T_1222 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[dma_ctrl.scala 449:44]
    node _T_1223 = and(wrbuf_vld, _T_1222) @[dma_ctrl.scala 449:42]
    node _T_1224 = not(_T_1223) @[dma_ctrl.scala 449:30]
    io.dma_axi.aw.ready <= _T_1224 @[dma_ctrl.scala 449:27]
    node _T_1225 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[dma_ctrl.scala 450:49]
    node _T_1226 = and(wrbuf_data_vld, _T_1225) @[dma_ctrl.scala 450:47]
    node _T_1227 = not(_T_1226) @[dma_ctrl.scala 450:30]
    io.dma_axi.w.ready <= _T_1227 @[dma_ctrl.scala 450:27]
    node _T_1228 = eq(rdbuf_cmd_sent, UInt<1>("h00")) @[dma_ctrl.scala 451:44]
    node _T_1229 = and(rdbuf_vld, _T_1228) @[dma_ctrl.scala 451:42]
    node _T_1230 = not(_T_1229) @[dma_ctrl.scala 451:30]
    io.dma_axi.ar.ready <= _T_1230 @[dma_ctrl.scala 451:27]
    node _T_1231 = and(wrbuf_vld, wrbuf_data_vld) @[dma_ctrl.scala 455:51]
    node _T_1232 = or(_T_1231, rdbuf_vld) @[dma_ctrl.scala 455:69]
    bus_cmd_valid <= _T_1232 @[dma_ctrl.scala 455:37]
    node _T_1233 = and(bus_cmd_valid, dma_fifo_ready) @[dma_ctrl.scala 456:54]
    axi_mstr_prty_en <= _T_1233 @[dma_ctrl.scala 456:37]
    bus_cmd_write <= axi_mstr_sel @[dma_ctrl.scala 457:37]
    bus_cmd_posted_write <= UInt<1>("h00") @[dma_ctrl.scala 458:25]
    node _T_1234 = bits(axi_mstr_sel, 0, 0) @[dma_ctrl.scala 459:57]
    node _T_1235 = mux(_T_1234, wrbuf_addr, rdbuf_addr) @[dma_ctrl.scala 459:43]
    bus_cmd_addr <= _T_1235 @[dma_ctrl.scala 459:37]
    node _T_1236 = bits(axi_mstr_sel, 0, 0) @[dma_ctrl.scala 460:59]
    node _T_1237 = mux(_T_1236, wrbuf_sz, rdbuf_sz) @[dma_ctrl.scala 460:45]
    bus_cmd_sz <= _T_1237 @[dma_ctrl.scala 460:39]
    bus_cmd_wdata <= wrbuf_data @[dma_ctrl.scala 461:37]
    bus_cmd_byteen <= wrbuf_byteen @[dma_ctrl.scala 462:37]
    node _T_1238 = bits(axi_mstr_sel, 0, 0) @[dma_ctrl.scala 463:57]
    node _T_1239 = mux(_T_1238, wrbuf_tag, rdbuf_tag) @[dma_ctrl.scala 463:43]
    bus_cmd_tag <= _T_1239 @[dma_ctrl.scala 463:37]
    bus_cmd_mid <= UInt<1>("h00") @[dma_ctrl.scala 464:37]
    bus_cmd_prty <= UInt<1>("h00") @[dma_ctrl.scala 465:37]
    node _T_1240 = and(wrbuf_vld, wrbuf_data_vld) @[dma_ctrl.scala 469:43]
    node _T_1241 = and(_T_1240, rdbuf_vld) @[dma_ctrl.scala 469:60]
    node _T_1242 = eq(_T_1241, UInt<1>("h01")) @[dma_ctrl.scala 469:73]
    node _T_1243 = and(wrbuf_vld, wrbuf_data_vld) @[dma_ctrl.scala 469:111]
    node _T_1244 = mux(_T_1242, axi_mstr_priority, _T_1243) @[dma_ctrl.scala 469:31]
    axi_mstr_sel <= _T_1244 @[dma_ctrl.scala 469:25]
    node axi_mstr_prty_in = not(axi_mstr_priority) @[dma_ctrl.scala 470:27]
    node _T_1245 = bits(axi_mstr_prty_en, 0, 0) @[dma_ctrl.scala 474:55]
    reg _T_1246 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1245 : @[Reg.scala 28:19]
      _T_1246 <= axi_mstr_prty_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    axi_mstr_priority <= _T_1246 @[dma_ctrl.scala 473:27]
    node _T_1247 = dshr(fifo_valid, RspPtr) @[dma_ctrl.scala 477:39]
    node _T_1248 = bits(_T_1247, 0, 0) @[dma_ctrl.scala 477:39]
    node _T_1249 = dshr(fifo_dbg, RspPtr) @[dma_ctrl.scala 477:59]
    node _T_1250 = bits(_T_1249, 0, 0) @[dma_ctrl.scala 477:59]
    node _T_1251 = eq(_T_1250, UInt<1>("h00")) @[dma_ctrl.scala 477:50]
    node _T_1252 = and(_T_1248, _T_1251) @[dma_ctrl.scala 477:48]
    node _T_1253 = dshr(fifo_done_bus, RspPtr) @[dma_ctrl.scala 477:83]
    node _T_1254 = bits(_T_1253, 0, 0) @[dma_ctrl.scala 477:83]
    node axi_rsp_valid = and(_T_1252, _T_1254) @[dma_ctrl.scala 477:68]
    node _T_1255 = dshr(fifo_write, RspPtr) @[dma_ctrl.scala 479:39]
    node axi_rsp_write = bits(_T_1255, 0, 0) @[dma_ctrl.scala 479:39]
    node _T_1256 = bits(fifo_error[RspPtr], 0, 0) @[dma_ctrl.scala 480:51]
    node _T_1257 = bits(fifo_error[RspPtr], 1, 1) @[dma_ctrl.scala 480:83]
    node _T_1258 = mux(_T_1257, UInt<2>("h03"), UInt<1>("h00")) @[dma_ctrl.scala 480:64]
    node axi_rsp_error = mux(_T_1256, UInt<2>("h02"), _T_1258) @[dma_ctrl.scala 480:32]
    node _T_1259 = and(axi_rsp_valid, axi_rsp_write) @[dma_ctrl.scala 486:44]
    io.dma_axi.b.valid <= _T_1259 @[dma_ctrl.scala 486:27]
    node _T_1260 = bits(axi_rsp_error, 1, 0) @[dma_ctrl.scala 487:57]
    io.dma_axi.b.bits.resp <= _T_1260 @[dma_ctrl.scala 487:41]
    io.dma_axi.b.bits.id <= fifo_tag[RspPtr] @[dma_ctrl.scala 488:33]
    node _T_1261 = eq(axi_rsp_write, UInt<1>("h00")) @[dma_ctrl.scala 490:46]
    node _T_1262 = and(axi_rsp_valid, _T_1261) @[dma_ctrl.scala 490:44]
    io.dma_axi.r.valid <= _T_1262 @[dma_ctrl.scala 490:27]
    io.dma_axi.r.bits.resp <= axi_rsp_error @[dma_ctrl.scala 491:41]
    node _T_1263 = bits(fifo_data[RspPtr], 63, 0) @[dma_ctrl.scala 492:59]
    io.dma_axi.r.bits.data <= _T_1263 @[dma_ctrl.scala 492:43]
    io.dma_axi.r.bits.last <= UInt<1>("h01") @[dma_ctrl.scala 493:41]
    io.dma_axi.r.bits.id <= fifo_tag[RspPtr] @[dma_ctrl.scala 494:37]
    bus_posted_write_done <= UInt<1>("h00") @[dma_ctrl.scala 496:25]
    node _T_1264 = or(io.dma_axi.b.valid, io.dma_axi.r.valid) @[dma_ctrl.scala 497:60]
    bus_rsp_valid <= _T_1264 @[dma_ctrl.scala 497:37]
    node _T_1265 = and(io.dma_axi.b.valid, io.dma_axi.b.ready) @[dma_ctrl.scala 498:61]
    node _T_1266 = and(io.dma_axi.r.valid, io.dma_axi.r.ready) @[dma_ctrl.scala 498:105]
    node _T_1267 = or(_T_1265, _T_1266) @[dma_ctrl.scala 498:83]
    bus_rsp_sent <= _T_1267 @[dma_ctrl.scala 498:37]
    io.lsu_dma.dma_dccm_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[dma_ctrl.scala 499:40]
    io.lsu_dma.dma_dccm_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[dma_ctrl.scala 500:41]
    io.ifu_dma.dma_mem_ctl.dma_mem_sz <= io.lsu_dma.dma_lsc_ctl.dma_mem_sz @[dma_ctrl.scala 501:37]
    io.ifu_dma.dma_mem_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[dma_ctrl.scala 502:39]
    io.ifu_dma.dma_mem_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[dma_ctrl.scala 503:40]
    io.ifu_dma.dma_mem_ctl.dma_mem_write <= io.lsu_dma.dma_lsc_ctl.dma_mem_write @[dma_ctrl.scala 504:40]
    io.ifu_dma.dma_mem_ctl.dma_mem_tag <= io.lsu_dma.dma_mem_tag @[dma_ctrl.scala 505:38]
    
